Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Feb  2 04:58:42 2022
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.792      -30.242                     48                32147        0.054        0.000                      0                32127        2.750        0.000                       0                 10881  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
CAM_PCLK        {0.000 13.850}       27.700          36.101          
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 12.500}       25.000          40.000          
  clk0_bufgin   {0.000 20.000}       40.000          25.000          
  clk1_bufgin   {-2.500 17.500}      40.000          25.000          
  clkfb_bufgin  {0.000 12.500}       25.000          40.000          
rd_clk          {0.000 20.000}       40.000          25.000          
wr_clk          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0           -1.397      -27.046                     46                31019        0.054        0.000                      0                31019        2.750        0.000                       0                 10416  
clk_fpga_1           20.079        0.000                      0                  212        0.158        0.000                      0                  212        7.500        0.000                       0                    97  
  clk0_bufgin        35.372        0.000                      0                   58        0.187        0.000                      0                   58       19.500        0.000                       0                    46  
  clk1_bufgin                                                                                                                                                    37.845        0.000                       0                     2  
  clkfb_bufgin                                                                                                                                                   22.845        0.000                       0                     3  
rd_clk               34.032        0.000                      0                  185        0.092        0.000                      0                  185       19.020        0.000                       0                   130  
wr_clk                2.477        0.000                      0                  310        0.122        0.000                      0                  310        3.500        0.000                       0                   187  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
wr_clk        clk_fpga_0          3.239        0.000                      0                   89        0.065        0.000                      0                   89  
clk_fpga_0    clk0_bufgin         2.125        0.000                      0                    1        1.493        0.000                      0                    1  
rd_clk        clk0_bufgin        37.508        0.000                      0                   27        0.073        0.000                      0                   27  
clk_fpga_0    rd_clk              1.932        0.000                      0                   38        0.707        0.000                      0                   38  
wr_clk        rd_clk              6.669        0.000                      0                   10                                                                        
clk_fpga_0    wr_clk             -1.792       -3.196                      2                  256        0.210        0.000                      0                  256  
rd_clk        wr_clk              4.608        0.000                      0                   13        0.185        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.542        0.000                      0                   81        0.161        0.000                      0                   81  
**async_default**  rd_clk             rd_clk                  37.076        0.000                      0                   27        0.470        0.000                      0                   27  
**async_default**  wr_clk             wr_clk                   5.731        0.000                      0                   44        0.417        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           46  Failing Endpoints,  Worst Slack       -1.397ns,  Total Violation      -27.046ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.397ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 4.996ns (53.786%)  route 4.293ns (46.214%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 10.653 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.633     2.927    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y77         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.419     3.346 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/Q
                         net (fo=7, routed)           0.517     3.863    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[11]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.299     4.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_10/O
                         net (fo=2, routed)           0.413     4.575    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[0]
    SLICE_X47Y78         LUT5 (Prop_lut5_I3_O)        0.118     4.693 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3/O
                         net (fo=2, routed)           0.859     5.552    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.326     5.878 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.878    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.428 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.428    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.656 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.656    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.770 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.770    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.009 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__3/O[2]
                         net (fo=2, routed)           0.780     7.789    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__3_n_5
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.331     8.120 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_1/O
                         net (fo=2, routed)           0.690     8.810    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_1_n_0
    SLICE_X44Y82         LUT4 (Prop_lut4_I3_O)        0.327     9.137 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_5/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_5_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.538 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.652    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.875 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__5/O[0]
                         net (fo=3, routed)           0.419    10.294    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[24]
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.299    10.593 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_3/O
                         net (fo=2, routed)           0.615    11.208    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_3_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.332 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_7/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_7_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.216 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__6/O[1]
                         net (fo=1, routed)           0.000    12.216    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[29]
    SLICE_X43Y85         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.474    10.653    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X43Y85         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[29]/C
                         clock pessimism              0.229    10.882    
                         clock uncertainty           -0.125    10.757    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.062    10.819    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[29]
  -------------------------------------------------------------------
                         required time                         10.819    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                 -1.397    

Slack (VIOLATED) :        -1.376ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 4.975ns (53.681%)  route 4.293ns (46.319%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 10.653 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.633     2.927    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y77         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.419     3.346 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/Q
                         net (fo=7, routed)           0.517     3.863    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[11]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.299     4.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_10/O
                         net (fo=2, routed)           0.413     4.575    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[0]
    SLICE_X47Y78         LUT5 (Prop_lut5_I3_O)        0.118     4.693 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3/O
                         net (fo=2, routed)           0.859     5.552    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.326     5.878 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.878    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.428 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.428    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.656 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.656    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.770 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.770    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.009 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__3/O[2]
                         net (fo=2, routed)           0.780     7.789    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__3_n_5
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.331     8.120 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_1/O
                         net (fo=2, routed)           0.690     8.810    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_1_n_0
    SLICE_X44Y82         LUT4 (Prop_lut4_I3_O)        0.327     9.137 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_5/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_5_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.538 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.652    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.875 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__5/O[0]
                         net (fo=3, routed)           0.419    10.294    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[24]
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.299    10.593 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_3/O
                         net (fo=2, routed)           0.615    11.208    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_3_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.332 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_7/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_7_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.195 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__6/O[3]
                         net (fo=1, routed)           0.000    12.195    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[31]
    SLICE_X43Y85         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.474    10.653    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X43Y85         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[31]/C
                         clock pessimism              0.229    10.882    
                         clock uncertainty           -0.125    10.757    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.062    10.819    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[31]
  -------------------------------------------------------------------
                         required time                         10.819    
                         arrival time                         -12.195    
  -------------------------------------------------------------------
                         slack                                 -1.376    

Slack (VIOLATED) :        -1.302ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 4.901ns (53.309%)  route 4.293ns (46.691%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 10.653 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.633     2.927    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y77         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.419     3.346 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/Q
                         net (fo=7, routed)           0.517     3.863    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[11]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.299     4.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_10/O
                         net (fo=2, routed)           0.413     4.575    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[0]
    SLICE_X47Y78         LUT5 (Prop_lut5_I3_O)        0.118     4.693 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3/O
                         net (fo=2, routed)           0.859     5.552    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.326     5.878 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.878    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.428 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.428    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.656 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.656    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.770 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.770    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.009 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__3/O[2]
                         net (fo=2, routed)           0.780     7.789    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__3_n_5
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.331     8.120 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_1/O
                         net (fo=2, routed)           0.690     8.810    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_1_n_0
    SLICE_X44Y82         LUT4 (Prop_lut4_I3_O)        0.327     9.137 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_5/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_5_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.538 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.652    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.875 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__5/O[0]
                         net (fo=3, routed)           0.419    10.294    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[24]
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.299    10.593 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_3/O
                         net (fo=2, routed)           0.615    11.208    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_3_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.332 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_7/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_7_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.121 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__6/O[2]
                         net (fo=1, routed)           0.000    12.121    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[30]
    SLICE_X43Y85         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.474    10.653    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X43Y85         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[30]/C
                         clock pessimism              0.229    10.882    
                         clock uncertainty           -0.125    10.757    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.062    10.819    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[30]
  -------------------------------------------------------------------
                         required time                         10.819    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                 -1.302    

Slack (VIOLATED) :        -1.286ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 4.885ns (53.227%)  route 4.293ns (46.773%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 10.653 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.633     2.927    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y77         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.419     3.346 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/Q
                         net (fo=7, routed)           0.517     3.863    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[11]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.299     4.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_10/O
                         net (fo=2, routed)           0.413     4.575    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[0]
    SLICE_X47Y78         LUT5 (Prop_lut5_I3_O)        0.118     4.693 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3/O
                         net (fo=2, routed)           0.859     5.552    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.326     5.878 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.878    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.428 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.428    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.656 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.656    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.770 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.770    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.009 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__3/O[2]
                         net (fo=2, routed)           0.780     7.789    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__3_n_5
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.331     8.120 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_1/O
                         net (fo=2, routed)           0.690     8.810    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_1_n_0
    SLICE_X44Y82         LUT4 (Prop_lut4_I3_O)        0.327     9.137 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_5/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_5_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.538 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.652    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.875 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__5/O[0]
                         net (fo=3, routed)           0.419    10.294    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[24]
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.299    10.593 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_3/O
                         net (fo=2, routed)           0.615    11.208    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_3_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.332 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_7/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_7_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.105 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__6/O[0]
                         net (fo=1, routed)           0.000    12.105    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[28]
    SLICE_X43Y85         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.474    10.653    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X43Y85         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[28]/C
                         clock pessimism              0.229    10.882    
                         clock uncertainty           -0.125    10.757    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.062    10.819    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[28]
  -------------------------------------------------------------------
                         required time                         10.819    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                 -1.286    

Slack (VIOLATED) :        -1.154ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 4.752ns (52.539%)  route 4.293ns (47.461%))
  Logic Levels:           16  (CARRY4=9 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 10.652 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.633     2.927    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y77         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.419     3.346 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/Q
                         net (fo=7, routed)           0.517     3.863    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[11]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.299     4.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_10/O
                         net (fo=2, routed)           0.413     4.575    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[0]
    SLICE_X47Y78         LUT5 (Prop_lut5_I3_O)        0.118     4.693 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3/O
                         net (fo=2, routed)           0.859     5.552    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.326     5.878 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.878    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.428 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.428    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.656 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.656    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.770 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.770    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.009 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__3/O[2]
                         net (fo=2, routed)           0.780     7.789    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__3_n_5
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.331     8.120 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_1/O
                         net (fo=2, routed)           0.690     8.810    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_1_n_0
    SLICE_X44Y82         LUT4 (Prop_lut4_I3_O)        0.327     9.137 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_5/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_5_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.538 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.652    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.875 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__5/O[0]
                         net (fo=3, routed)           0.419    10.294    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[24]
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.299    10.593 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_3/O
                         net (fo=2, routed)           0.615    11.208    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_3_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.332 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_7/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_7_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.972 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5/O[3]
                         net (fo=1, routed)           0.000    11.972    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[27]
    SLICE_X43Y84         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.473    10.652    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X43Y84         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[27]/C
                         clock pessimism              0.229    10.881    
                         clock uncertainty           -0.125    10.756    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)        0.062    10.818    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[27]
  -------------------------------------------------------------------
                         required time                         10.818    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                 -1.154    

Slack (VIOLATED) :        -1.120ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 4.847ns (53.790%)  route 4.164ns (46.210%))
  Logic Levels:           15  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 10.652 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.633     2.927    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y77         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.419     3.346 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/Q
                         net (fo=7, routed)           0.517     3.863    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[11]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.299     4.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_10/O
                         net (fo=2, routed)           0.413     4.575    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[0]
    SLICE_X47Y78         LUT5 (Prop_lut5_I3_O)        0.118     4.693 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3/O
                         net (fo=2, routed)           0.859     5.552    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.326     5.878 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.878    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.428 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.428    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.656 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.656    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.895 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/O[2]
                         net (fo=2, routed)           0.778     7.672    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_5
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.331     8.003 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_i_1/O
                         net (fo=2, routed)           0.690     8.693    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_i_1_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I3_O)        0.327     9.020 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.020    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_i_5_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.421 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.421    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.734 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/O[3]
                         net (fo=3, routed)           0.489    10.223    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[19]
    SLICE_X45Y83         LUT5 (Prop_lut5_I4_O)        0.306    10.529 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_4/O
                         net (fo=2, routed)           0.419    10.948    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.072 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_8/O
                         net (fo=1, routed)           0.000    11.072    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_8_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.604 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.604    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.938 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5/O[1]
                         net (fo=1, routed)           0.000    11.938    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[25]
    SLICE_X43Y84         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.473    10.652    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X43Y84         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[25]/C
                         clock pessimism              0.229    10.881    
                         clock uncertainty           -0.125    10.756    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)        0.062    10.818    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[25]
  -------------------------------------------------------------------
                         required time                         10.818    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 4.692ns (52.223%)  route 4.293ns (47.777%))
  Logic Levels:           16  (CARRY4=9 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 10.652 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.633     2.927    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y77         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.419     3.346 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/Q
                         net (fo=7, routed)           0.517     3.863    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[11]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.299     4.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_10/O
                         net (fo=2, routed)           0.413     4.575    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[0]
    SLICE_X47Y78         LUT5 (Prop_lut5_I3_O)        0.118     4.693 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3/O
                         net (fo=2, routed)           0.859     5.552    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.326     5.878 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.878    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.428 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.428    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.656 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.656    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.770 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.770    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.009 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__3/O[2]
                         net (fo=2, routed)           0.780     7.789    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__3_n_5
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.331     8.120 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_1/O
                         net (fo=2, routed)           0.690     8.810    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_1_n_0
    SLICE_X44Y82         LUT4 (Prop_lut4_I3_O)        0.327     9.137 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_5/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_5_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.538 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.652    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.875 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__5/O[0]
                         net (fo=3, routed)           0.419    10.294    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[24]
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.299    10.593 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_3/O
                         net (fo=2, routed)           0.615    11.208    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_3_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.332 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_7/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_i_7_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.912 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5/O[2]
                         net (fo=1, routed)           0.000    11.912    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[26]
    SLICE_X43Y84         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.473    10.652    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X43Y84         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[26]/C
                         clock pessimism              0.229    10.881    
                         clock uncertainty           -0.125    10.756    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)        0.062    10.818    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[26]
  -------------------------------------------------------------------
                         required time                         10.818    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.009ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 4.736ns (53.213%)  route 4.164ns (46.787%))
  Logic Levels:           15  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 10.652 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.633     2.927    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y77         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.419     3.346 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/Q
                         net (fo=7, routed)           0.517     3.863    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[11]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.299     4.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_10/O
                         net (fo=2, routed)           0.413     4.575    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[0]
    SLICE_X47Y78         LUT5 (Prop_lut5_I3_O)        0.118     4.693 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3/O
                         net (fo=2, routed)           0.859     5.552    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.326     5.878 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.878    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.428 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.428    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.656 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.656    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.895 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/O[2]
                         net (fo=2, routed)           0.778     7.672    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_5
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.331     8.003 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_i_1/O
                         net (fo=2, routed)           0.690     8.693    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_i_1_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I3_O)        0.327     9.020 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.020    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_i_5_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.421 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.421    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.734 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/O[3]
                         net (fo=3, routed)           0.489    10.223    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[19]
    SLICE_X45Y83         LUT5 (Prop_lut5_I4_O)        0.306    10.529 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_4/O
                         net (fo=2, routed)           0.419    10.948    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.072 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_8/O
                         net (fo=1, routed)           0.000    11.072    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_8_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.604 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.604    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.827 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5/O[0]
                         net (fo=1, routed)           0.000    11.827    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[24]
    SLICE_X43Y84         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.473    10.652    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X43Y84         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[24]/C
                         clock pessimism              0.229    10.881    
                         clock uncertainty           -0.125    10.756    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)        0.062    10.818    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[24]
  -------------------------------------------------------------------
                         required time                         10.818    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                 -1.009    

Slack (VIOLATED) :        -0.954ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 4.733ns (53.519%)  route 4.111ns (46.481%))
  Logic Levels:           14  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 10.651 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.633     2.927    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y77         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.419     3.346 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/Q
                         net (fo=7, routed)           0.517     3.863    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[11]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.299     4.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_10/O
                         net (fo=2, routed)           0.413     4.575    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[0]
    SLICE_X47Y78         LUT5 (Prop_lut5_I3_O)        0.118     4.693 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3/O
                         net (fo=2, routed)           0.859     5.552    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.326     5.878 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.878    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.428 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.428    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.667 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0/O[2]
                         net (fo=2, routed)           0.778     7.444    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_n_5
    SLICE_X44Y79         LUT3 (Prop_lut3_I0_O)        0.331     7.775 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__0_i_1/O
                         net (fo=2, routed)           0.648     8.424    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__0_i_1_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.327     8.751 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.751    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__0_i_5_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.152 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__0_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.465 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__1/O[3]
                         net (fo=3, routed)           0.477     9.942    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[11]
    SLICE_X45Y81         LUT5 (Prop_lut5_I4_O)        0.306    10.248 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__2_i_4/O
                         net (fo=2, routed)           0.419    10.667    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__2_i_4_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.791 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.791    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__2_i_8_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.323 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.323    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.437    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__3_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.771 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4/O[1]
                         net (fo=1, routed)           0.000    11.771    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[21]
    SLICE_X43Y83         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.472    10.651    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X43Y83         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[21]/C
                         clock pessimism              0.229    10.880    
                         clock uncertainty           -0.125    10.755    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.062    10.817    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[21]
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                 -0.954    

Slack (VIOLATED) :        -0.933ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.823ns  (logic 4.712ns (53.409%)  route 4.111ns (46.591%))
  Logic Levels:           14  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 10.651 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.633     2.927    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y77         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.419     3.346 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[11]/Q
                         net (fo=7, routed)           0.517     3.863    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[11]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.299     4.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_10/O
                         net (fo=2, routed)           0.413     4.575    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[0]
    SLICE_X47Y78         LUT5 (Prop_lut5_I3_O)        0.118     4.693 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3/O
                         net (fo=2, routed)           0.859     5.552    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_3_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.326     5.878 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.878    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_i_6_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.428 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.428    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.667 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0/O[2]
                         net (fo=2, routed)           0.778     7.444    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_n_5
    SLICE_X44Y79         LUT3 (Prop_lut3_I0_O)        0.331     7.775 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__0_i_1/O
                         net (fo=2, routed)           0.648     8.424    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__0_i_1_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.327     8.751 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.751    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__0_i_5_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.152 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__0_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.465 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__1/O[3]
                         net (fo=3, routed)           0.477     9.942    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[11]
    SLICE_X45Y81         LUT5 (Prop_lut5_I4_O)        0.306    10.248 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__2_i_4/O
                         net (fo=2, routed)           0.419    10.667    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__2_i_4_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.791 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.791    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__2_i_8_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.323 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.323    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.437    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__3_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.750 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4/O[3]
                         net (fo=1, routed)           0.000    11.750    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[23]
    SLICE_X43Y83         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.472    10.651    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X43Y83         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[23]/C
                         clock pessimism              0.229    10.880    
                         clock uncertainty           -0.125    10.755    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.062    10.817    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[23]
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                 -0.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.763%)  route 0.223ns (61.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=107, routed)         0.223     1.258    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[21]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.763%)  route 0.223ns (61.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=107, routed)         0.223     1.258    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.763%)  route 0.223ns (61.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=107, routed)         0.223     1.258    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.763%)  route 0.223ns (61.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=107, routed)         0.223     1.258    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.229%)  route 0.207ns (55.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.551     0.887    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X50Y58         FDRE                                         r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=112, routed)         0.207     1.257    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WE
    SLICE_X46Y57         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.823     1.189    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X46Y57         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y57         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.202    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.229%)  route 0.207ns (55.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.551     0.887    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X50Y58         FDRE                                         r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=112, routed)         0.207     1.257    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WE
    SLICE_X46Y57         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.823     1.189    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X46Y57         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y57         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.202    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.229%)  route 0.207ns (55.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.551     0.887    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X50Y58         FDRE                                         r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=112, routed)         0.207     1.257    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WE
    SLICE_X46Y57         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.823     1.189    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X46Y57         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y57         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.202    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.229%)  route 0.207ns (55.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.551     0.887    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X50Y58         FDRE                                         r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=112, routed)         0.207     1.257    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WE
    SLICE_X46Y57         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.823     1.189    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X46Y57         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y57         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.202    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.229%)  route 0.207ns (55.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.551     0.887    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X50Y58         FDRE                                         r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=112, routed)         0.207     1.257    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WE
    SLICE_X46Y57         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.823     1.189    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X46Y57         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y57         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.202    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.229%)  route 0.207ns (55.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.551     0.887    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X50Y58         FDRE                                         r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=112, routed)         0.207     1.257    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WE
    SLICE_X46Y57         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.823     1.189    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X46Y57         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y57         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.202    design_1_i/axi_smc_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X11Y42    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X11Y42    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X11Y43    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awprot_d_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X11Y45    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awprot_d_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X11Y45    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awprot_d_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X11Y45    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X13Y44    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X13Y44    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X11Y42    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[3]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X62Y74    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X62Y74    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X62Y74    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X62Y74    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X62Y74    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X62Y74    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X62Y74    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X62Y74    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X46Y71    design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X46Y71    design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X16Y44    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X16Y44    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X16Y44    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X16Y44    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X16Y44    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X16Y44    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X16Y44    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X16Y44    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X46Y64    design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X46Y64    design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       20.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.079ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.232ns (27.351%)  route 3.272ns (72.649%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.884     3.178    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_DCLK_DRDY)
                                                      0.984     4.162 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DRDY
                         net (fo=6, routed)           2.021     6.183    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/drdy
    SLICE_X101Y4         LUT6 (Prop_lut6_I0_O)        0.124     6.307 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state[2]_i_2/O
                         net (fo=1, routed)           1.252     7.558    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state[2]_i_2_n_0
    SLICE_X106Y4         LUT6 (Prop_lut6_I0_O)        0.124     7.682 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.682    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/next_state[2]
    SLICE_X106Y4         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X106Y4         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.230    28.109    
                         clock uncertainty           -0.377    27.732    
    SLICE_X106Y4         FDRE (Setup_fdre_C_D)        0.029    27.761    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         27.761    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                 20.079    

Slack (MET) :             20.227ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.842ns (19.298%)  route 3.521ns (80.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 27.882 - 25.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.880     3.174    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X107Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[1]/Q
                         net (fo=42, routed)          2.190     5.783    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep_n_0_[1]
    SLICE_X108Y1         LUT6 (Prop_lut6_I1_O)        0.299     6.082 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g1_b14/O
                         net (fo=5, routed)           1.331     7.413    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g1_b14_n_0
    SLICE_X113Y2         LUT3 (Prop_lut3_I0_O)        0.124     7.537 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[11]_i_1/O
                         net (fo=1, routed)           0.000     7.537    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/p_0_out[11]
    SLICE_X113Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.703    27.882    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[11]/C
                         clock pessimism              0.230    28.112    
                         clock uncertainty           -0.377    27.735    
    SLICE_X113Y2         FDRE (Setup_fdre_C_D)        0.029    27.764    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[11]
  -------------------------------------------------------------------
                         required time                         27.764    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                 20.227    

Slack (MET) :             20.245ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.870ns (19.813%)  route 3.521ns (80.187%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 27.882 - 25.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.880     3.174    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X107Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[1]/Q
                         net (fo=42, routed)          2.190     5.783    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep_n_0_[1]
    SLICE_X108Y1         LUT6 (Prop_lut6_I1_O)        0.299     6.082 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g1_b14/O
                         net (fo=5, routed)           1.331     7.413    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g1_b14_n_0
    SLICE_X113Y2         LUT3 (Prop_lut3_I0_O)        0.152     7.565 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[13]_i_1/O
                         net (fo=1, routed)           0.000     7.565    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/p_0_out[13]
    SLICE_X113Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.703    27.882    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[13]/C
                         clock pessimism              0.230    28.112    
                         clock uncertainty           -0.377    27.735    
    SLICE_X113Y2         FDRE (Setup_fdre_C_D)        0.075    27.810    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[13]
  -------------------------------------------------------------------
                         required time                         27.810    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                 20.245    

Slack (MET) :             20.293ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.872ns (20.077%)  route 3.471ns (79.923%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 27.882 - 25.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.880     3.174    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X107Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[1]/Q
                         net (fo=42, routed)          2.660     6.253    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep_n_0_[1]
    SLICE_X110Y0         LUT6 (Prop_lut6_I1_O)        0.299     6.552 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g0_b4/O
                         net (fo=1, routed)           0.811     7.363    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g0_b4_n_0
    SLICE_X110Y1         LUT3 (Prop_lut3_I2_O)        0.154     7.517 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[4]_i_1/O
                         net (fo=1, routed)           0.000     7.517    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/p_0_out[4]
    SLICE_X110Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.703    27.882    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X110Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[4]/C
                         clock pessimism              0.230    28.112    
                         clock uncertainty           -0.377    27.735    
    SLICE_X110Y1         FDRE (Setup_fdre_C_D)        0.075    27.810    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[4]
  -------------------------------------------------------------------
                         required time                         27.810    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                 20.293    

Slack (MET) :             20.386ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.456ns (12.012%)  route 3.340ns (87.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.732     3.026    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X76Y38         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y38         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          3.340     6.822    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]_0[0]
    SLICE_X108Y4         FDSE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X108Y4         FDSE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.230    28.109    
                         clock uncertainty           -0.377    27.732    
    SLICE_X108Y4         FDSE (Setup_fdse_C_S)       -0.524    27.208    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         27.208    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                 20.386    

Slack (MET) :             20.386ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.456ns (12.012%)  route 3.340ns (87.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.732     3.026    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X76Y38         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y38         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          3.340     6.822    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]_0[0]
    SLICE_X108Y4         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X108Y4         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.230    28.109    
                         clock uncertainty           -0.377    27.732    
    SLICE_X108Y4         FDRE (Setup_fdre_C_R)       -0.524    27.208    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         27.208    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                 20.386    

Slack (MET) :             20.404ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.704ns (16.661%)  route 3.522ns (83.339%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 27.881 - 25.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.880     3.174    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X106Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y8         FDRE (Prop_fdre_C_Q)         0.456     3.630 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[2]/Q
                         net (fo=43, routed)          2.715     6.345    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep_n_0_[2]
    SLICE_X108Y1         LUT6 (Prop_lut6_I2_O)        0.124     6.469 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g0_b14/O
                         net (fo=1, routed)           0.806     7.276    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g0_b14_n_0
    SLICE_X109Y1         LUT3 (Prop_lut3_I2_O)        0.124     7.400 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[14]_i_1/O
                         net (fo=1, routed)           0.000     7.400    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/p_0_out[14]
    SLICE_X109Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.701    27.881    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X109Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[14]/C
                         clock pessimism              0.271    28.151    
                         clock uncertainty           -0.377    27.774    
    SLICE_X109Y1         FDRE (Setup_fdre_C_D)        0.029    27.803    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[14]
  -------------------------------------------------------------------
                         required time                         27.803    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 20.404    

Slack (MET) :             20.526ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.704ns (17.323%)  route 3.360ns (82.677%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 27.882 - 25.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.880     3.174    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X106Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y8         FDRE (Prop_fdre_C_Q)         0.456     3.630 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[2]/Q
                         net (fo=43, routed)          2.721     6.351    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep_n_0_[2]
    SLICE_X109Y1         LUT6 (Prop_lut6_I2_O)        0.124     6.475 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g0_b19/O
                         net (fo=1, routed)           0.639     7.114    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g0_b19_n_0
    SLICE_X111Y1         LUT3 (Prop_lut3_I2_O)        0.124     7.238 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[19]_i_1/O
                         net (fo=1, routed)           0.000     7.238    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/p_0_out[19]
    SLICE_X111Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.703    27.882    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X111Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[19]/C
                         clock pessimism              0.230    28.112    
                         clock uncertainty           -0.377    27.735    
    SLICE_X111Y1         FDRE (Setup_fdre_C_D)        0.029    27.764    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[19]
  -------------------------------------------------------------------
                         required time                         27.764    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                 20.526    

Slack (MET) :             20.634ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.870ns (21.527%)  route 3.171ns (78.473%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 27.881 - 25.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.880     3.174    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X107Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[1]/Q
                         net (fo=42, routed)          2.515     6.108    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep_n_0_[1]
    SLICE_X108Y1         LUT6 (Prop_lut6_I1_O)        0.299     6.407 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g0_b9/O
                         net (fo=1, routed)           0.656     7.063    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g0_b9_n_0
    SLICE_X109Y1         LUT3 (Prop_lut3_I2_O)        0.152     7.215 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[9]_i_1/O
                         net (fo=1, routed)           0.000     7.215    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/p_0_out[9]
    SLICE_X109Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.701    27.881    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X109Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[9]/C
                         clock pessimism              0.271    28.151    
                         clock uncertainty           -0.377    27.774    
    SLICE_X109Y1         FDRE (Setup_fdre_C_D)        0.075    27.849    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[9]
  -------------------------------------------------------------------
                         required time                         27.849    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                 20.634    

Slack (MET) :             20.638ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.842ns (21.097%)  route 3.149ns (78.903%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 27.881 - 25.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.880     3.174    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X107Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[1]/Q
                         net (fo=42, routed)          2.716     6.309    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep_n_0_[1]
    SLICE_X109Y0         LUT6 (Prop_lut6_I1_O)        0.299     6.608 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g0_b5/O
                         net (fo=1, routed)           0.433     7.041    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g0_b5_n_0
    SLICE_X109Y0         LUT3 (Prop_lut3_I2_O)        0.124     7.165 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[5]_i_1/O
                         net (fo=1, routed)           0.000     7.165    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/p_0_out[5]
    SLICE_X109Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.701    27.881    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X109Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[5]/C
                         clock pessimism              0.271    28.151    
                         clock uncertainty           -0.377    27.774    
    SLICE_X109Y0         FDRE (Setup_fdre_C_D)        0.029    27.803    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[5]
  -------------------------------------------------------------------
                         required time                         27.803    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                 20.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.006%)  route 0.109ns (36.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X111Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y0         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[17]/Q
                         net (fo=2, routed)           0.109     1.229    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[17]
    SLICE_X112Y0         LUT5 (Prop_lut5_I0_O)        0.045     1.274 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[7]_i_1/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[7]_i_1_n_0
    SLICE_X112Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[7]/C
                         clock pessimism             -0.285     0.995    
    SLICE_X112Y0         FDRE (Hold_fdre_C_D)         0.121     1.116    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (70.006%)  route 0.080ns (29.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.640     0.976    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X107Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y7         FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.080     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr[5]
    SLICE_X106Y7         LUT5 (Prop_lut5_I1_O)        0.045     1.241 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.241    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr[6]_i_1_n_0
    SLICE_X106Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.911     1.277    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X106Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[6]/C
                         clock pessimism             -0.289     0.989    
    SLICE_X106Y7         FDRE (Hold_fdre_C_D)         0.092     1.081    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.614     0.950    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X101Y4         FDSE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y4         FDSE (Prop_fdse_C_Q)         0.141     1.090 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count_reg[0]/Q
                         net (fo=7, routed)           0.121     1.212    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count[0]
    SLICE_X100Y4         LUT6 (Prop_lut6_I2_O)        0.045     1.257 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.257    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count[3]_i_1_n_0
    SLICE_X100Y4         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.883     1.249    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X100Y4         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count_reg[3]/C
                         clock pessimism             -0.286     0.963    
    SLICE_X100Y4         FDRE (Hold_fdre_C_D)         0.120     1.083    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.582%)  route 0.126ns (40.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X111Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y0         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[8]/Q
                         net (fo=1, routed)           0.126     1.246    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[8]
    SLICE_X112Y0         LUT3 (Prop_lut3_I1_O)        0.045     1.291 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[8]_i_1/O
                         net (fo=1, routed)           0.000     1.291    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[8]_i_1_n_0
    SLICE_X112Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[8]/C
                         clock pessimism             -0.285     0.995    
    SLICE_X112Y0         FDRE (Hold_fdre_C_D)         0.121     1.116    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.613     0.949    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X102Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y7         FDRE (Prop_fdre_C_Q)         0.148     1.097 r  design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg[0]/Q
                         net (fo=1, routed)           0.059     1.156    design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg_n_0_[0]
    SLICE_X102Y7         LUT4 (Prop_lut4_I0_O)        0.098     1.254 r  design_1_i/dispsub_0/inst/dclkgen/start[0]_i_1/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/dispsub_0/inst/dclkgen/p_3_out[0]
    SLICE_X102Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.883     1.249    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X102Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[0]/C
                         clock pessimism             -0.300     0.949    
    SLICE_X102Y7         FDRE (Hold_fdre_C_D)         0.120     1.069    design_1_i/dispsub_0/inst/dclkgen/start_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DI[9]
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.046%)  route 0.240ns (62.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y1         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[9]/Q
                         net (fo=2, routed)           0.240     1.359    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/di[9]
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.916     1.282    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
                         clock pessimism             -0.263     1.019    
    MMCME2_ADV_X1Y0      MMCME2_ADV (Hold_mmcme2_adv_DCLK_DI[9])
                                                      0.150     1.169    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DI[5]
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.957%)  route 0.241ns (63.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[5]/Q
                         net (fo=2, routed)           0.241     1.360    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/di[5]
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.916     1.282    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
                         clock pessimism             -0.263     1.019    
    MMCME2_ADV_X1Y0      MMCME2_ADV (Hold_mmcme2_adv_DCLK_DI[5])
                                                      0.150     1.169    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.571%)  route 0.104ns (31.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X111Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y2         FDRE (Prop_fdre_C_Q)         0.128     1.107 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[10]/Q
                         net (fo=1, routed)           0.104     1.211    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[10]
    SLICE_X112Y1         LUT5 (Prop_lut5_I3_O)        0.099     1.310 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[10]_i_1/O
                         net (fo=1, routed)           0.000     1.310    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[10]_i_1_n_0
    SLICE_X112Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[10]/C
                         clock pessimism             -0.285     0.995    
    SLICE_X112Y1         FDRE (Hold_fdre_C_D)         0.120     1.115    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DI[11]
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.426%)  route 0.246ns (63.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y1         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[11]/Q
                         net (fo=2, routed)           0.246     1.366    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/di[11]
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.916     1.282    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
                         clock pessimism             -0.263     1.019    
    MMCME2_ADV_X1Y0      MMCME2_ADV (Hold_mmcme2_adv_DCLK_DI[11])
                                                      0.150     1.169    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DI[2]
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.072%)  route 0.250ns (63.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[2]/Q
                         net (fo=2, routed)           0.250     1.369    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/di[2]
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.916     1.282    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
                         clock pessimism             -0.263     1.019    
    MMCME2_ADV_X1Y0      MMCME2_ADV (Hold_mmcme2_adv_DCLK_DI[2])
                                                      0.150     1.169    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999         25.000      20.001     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17   design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X76Y38     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X76Y38     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X88Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X88Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X102Y11    design_1_i/dispsub_0/inst/dclkgen/resol_ff1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X102Y11    design_1_i/dispsub_0/inst/dclkgen/resol_ff1_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X102Y7     design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK    n/a            2.500         12.500      10.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK    n/a            2.500         12.500      10.001     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X76Y38     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X76Y38     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X88Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X88Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X102Y11    design_1_i/dispsub_0/inst/dclkgen/resol_ff1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X102Y11    design_1_i/dispsub_0/inst/dclkgen/resol_ff1_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/DCLK    n/a            2.500         12.500      10.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK    n/a            2.500         12.500      10.001     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X76Y38     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X76Y38     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X88Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X88Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X76Y38     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X76Y38     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk0_bufgin
  To Clock:  clk0_bufgin

Setup :            0  Failing Endpoints,  Worst Slack       35.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.372ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/rgb_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/genblk1[10].od_i/D2
                            (rising edge-triggered cell ODDR clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.456ns (12.194%)  route 3.284ns (87.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 43.022 - 40.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.721     3.018    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  design_1_i/dispsub_0/inst/rgb_reg_reg[22]/Q
                         net (fo=1, routed)           3.284     6.758    design_1_i/dispsub_0/inst/din2[10]
    OLOGIC_X1Y141        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[10].od_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.839    43.022    design_1_i/dispsub_0/inst/DCLK
    OLOGIC_X1Y141        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[10].od_i/C
                         clock pessimism              0.129    43.151    
                         clock uncertainty           -0.187    42.964    
    OLOGIC_X1Y141        ODDR (Setup_oddr_C_D2)      -0.834    42.130    design_1_i/dispsub_0/inst/genblk1[10].od_i
  -------------------------------------------------------------------
                         required time                         42.130    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                 35.372    

Slack (MET) :             35.384ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/genblk1[11].od_i/D1
                            (rising edge-triggered cell ODDR clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.456ns (12.234%)  route 3.271ns (87.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 43.022 - 40.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.721     3.018    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  design_1_i/dispsub_0/inst/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           3.271     6.745    design_1_i/dispsub_0/inst/rgb_reg_reg_n_0_[11]
    OLOGIC_X1Y142        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[11].od_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.839    43.022    design_1_i/dispsub_0/inst/DCLK
    OLOGIC_X1Y142        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[11].od_i/C
                         clock pessimism              0.129    43.151    
                         clock uncertainty           -0.187    42.964    
    OLOGIC_X1Y142        ODDR (Setup_oddr_C_D1)      -0.834    42.130    design_1_i/dispsub_0/inst/genblk1[11].od_i
  -------------------------------------------------------------------
                         required time                         42.130    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 35.384    

Slack (MET) :             35.497ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/rgb_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/genblk1[6].od_i/D2
                            (rising edge-triggered cell ODDR clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.518ns (14.330%)  route 3.097ns (85.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 43.021 - 40.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.720     3.017    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  design_1_i/dispsub_0/inst/rgb_reg_reg[18]/Q
                         net (fo=1, routed)           3.097     6.632    design_1_i/dispsub_0/inst/din2[6]
    OLOGIC_X1Y139        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[6].od_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.839    43.021    design_1_i/dispsub_0/inst/DCLK
    OLOGIC_X1Y139        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[6].od_i/C
                         clock pessimism              0.129    43.150    
                         clock uncertainty           -0.187    42.963    
    OLOGIC_X1Y139        ODDR (Setup_oddr_C_D2)      -0.834    42.129    design_1_i/dispsub_0/inst/genblk1[6].od_i
  -------------------------------------------------------------------
                         required time                         42.129    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                 35.497    

Slack (MET) :             35.505ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/genblk1[7].od_i/D1
                            (rising edge-triggered cell ODDR clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.456ns (12.650%)  route 3.149ns (87.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 43.021 - 40.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.722     3.019    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  design_1_i/dispsub_0/inst/rgb_reg_reg[7]/Q
                         net (fo=1, routed)           3.149     6.624    design_1_i/dispsub_0/inst/rgb_reg_reg_n_0_[7]
    OLOGIC_X1Y140        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[7].od_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.839    43.021    design_1_i/dispsub_0/inst/DCLK
    OLOGIC_X1Y140        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[7].od_i/C
                         clock pessimism              0.129    43.150    
                         clock uncertainty           -0.187    42.963    
    OLOGIC_X1Y140        ODDR (Setup_oddr_C_D1)      -0.834    42.129    design_1_i/dispsub_0/inst/genblk1[7].od_i
  -------------------------------------------------------------------
                         required time                         42.129    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                 35.505    

Slack (MET) :             35.554ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/genblk1[6].od_i/D1
                            (rising edge-triggered cell ODDR clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.419ns (12.390%)  route 2.963ns (87.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 43.021 - 40.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.721     3.018    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  design_1_i/dispsub_0/inst/rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.963     6.400    design_1_i/dispsub_0/inst/rgb_reg_reg_n_0_[6]
    OLOGIC_X1Y139        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[6].od_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.839    43.021    design_1_i/dispsub_0/inst/DCLK
    OLOGIC_X1Y139        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[6].od_i/C
                         clock pessimism              0.129    43.150    
                         clock uncertainty           -0.187    42.963    
    OLOGIC_X1Y139        ODDR (Setup_oddr_C_D1)      -1.009    41.954    design_1_i/dispsub_0/inst/genblk1[6].od_i
  -------------------------------------------------------------------
                         required time                         41.954    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                 35.554    

Slack (MET) :             35.570ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/rgb_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/genblk1[11].od_i/D2
                            (rising edge-triggered cell ODDR clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.456ns (12.878%)  route 3.085ns (87.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 43.022 - 40.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.722     3.019    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  design_1_i/dispsub_0/inst/rgb_reg_reg[23]/Q
                         net (fo=1, routed)           3.085     6.560    design_1_i/dispsub_0/inst/din2[11]
    OLOGIC_X1Y142        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[11].od_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.839    43.022    design_1_i/dispsub_0/inst/DCLK
    OLOGIC_X1Y142        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[11].od_i/C
                         clock pessimism              0.129    43.151    
                         clock uncertainty           -0.187    42.964    
    OLOGIC_X1Y142        ODDR (Setup_oddr_C_D2)      -0.834    42.130    design_1_i/dispsub_0/inst/genblk1[11].od_i
  -------------------------------------------------------------------
                         required time                         42.130    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                 35.570    

Slack (MET) :             35.570ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/rgb_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/genblk1[7].od_i/D2
                            (rising edge-triggered cell ODDR clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.456ns (12.879%)  route 3.085ns (87.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 43.021 - 40.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.721     3.018    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  design_1_i/dispsub_0/inst/rgb_reg_reg[19]/Q
                         net (fo=1, routed)           3.085     6.559    design_1_i/dispsub_0/inst/din2[7]
    OLOGIC_X1Y140        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[7].od_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.839    43.021    design_1_i/dispsub_0/inst/DCLK
    OLOGIC_X1Y140        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[7].od_i/C
                         clock pessimism              0.129    43.150    
                         clock uncertainty           -0.187    42.963    
    OLOGIC_X1Y140        ODDR (Setup_oddr_C_D2)      -0.834    42.129    design_1_i/dispsub_0/inst/genblk1[7].od_i
  -------------------------------------------------------------------
                         required time                         42.129    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                 35.570    

Slack (MET) :             35.574ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/genblk1[10].od_i/D1
                            (rising edge-triggered cell ODDR clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.456ns (12.888%)  route 3.082ns (87.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 43.022 - 40.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.721     3.018    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  design_1_i/dispsub_0/inst/rgb_reg_reg[10]/Q
                         net (fo=1, routed)           3.082     6.556    design_1_i/dispsub_0/inst/rgb_reg_reg_n_0_[10]
    OLOGIC_X1Y141        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[10].od_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.839    43.022    design_1_i/dispsub_0/inst/DCLK
    OLOGIC_X1Y141        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[10].od_i/C
                         clock pessimism              0.129    43.151    
                         clock uncertainty           -0.187    42.964    
    OLOGIC_X1Y141        ODDR (Setup_oddr_C_D1)      -0.834    42.130    design_1_i/dispsub_0/inst/genblk1[10].od_i
  -------------------------------------------------------------------
                         required time                         42.130    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 35.574    

Slack (MET) :             35.613ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/rgb_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/genblk1[5].od_i/D2
                            (rising edge-triggered cell ODDR clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.456ns (13.045%)  route 3.040ns (86.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 43.018 - 40.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.720     3.017    design_1_i/dispsub_0/inst/DCLK
    SLICE_X83Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.456     3.473 r  design_1_i/dispsub_0/inst/rgb_reg_reg[17]/Q
                         net (fo=1, routed)           3.040     6.513    design_1_i/dispsub_0/inst/din2[5]
    OLOGIC_X1Y136        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[5].od_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.836    43.018    design_1_i/dispsub_0/inst/DCLK
    OLOGIC_X1Y136        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[5].od_i/C
                         clock pessimism              0.129    43.146    
                         clock uncertainty           -0.187    42.960    
    OLOGIC_X1Y136        ODDR (Setup_oddr_C_D2)      -0.834    42.126    design_1_i/dispsub_0/inst/genblk1[5].od_i
  -------------------------------------------------------------------
                         required time                         42.126    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                 35.613    

Slack (MET) :             35.645ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/genblk1[9].od_i/D1
                            (rising edge-triggered cell ODDR clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.419ns (12.756%)  route 2.866ns (87.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 43.012 - 40.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.721     3.018    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  design_1_i/dispsub_0/inst/rgb_reg_reg[9]/Q
                         net (fo=1, routed)           2.866     6.303    design_1_i/dispsub_0/inst/rgb_reg_reg_n_0_[9]
    OLOGIC_X1Y128        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[9].od_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.829    43.012    design_1_i/dispsub_0/inst/DCLK
    OLOGIC_X1Y128        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[9].od_i/C
                         clock pessimism              0.129    43.140    
                         clock uncertainty           -0.187    42.954    
    OLOGIC_X1Y128        ODDR (Setup_oddr_C_D1)      -1.006    41.948    design_1_i/dispsub_0/inst/genblk1[9].od_i
  -------------------------------------------------------------------
                         required time                         41.948    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                 35.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/de0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.584     0.922    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y41         FDRE                                         r  design_1_i/dispsub_0/inst/de0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y41         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/dispsub_0/inst/de0_reg/Q
                         net (fo=1, routed)           0.116     1.179    design_1_i/dispsub_0/inst/de0
    SLICE_X69Y41         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.851     1.219    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y41         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_DE_reg/C
                         clock pessimism             -0.297     0.922    
    SLICE_X69Y41         FDRE (Hold_fdre_C_D)         0.070     0.992    design_1_i/dispsub_0/inst/DVI_DE_reg
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/hsync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_HSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.584     0.922    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y41         FDRE                                         r  design_1_i/dispsub_0/inst/hsync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y41         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/dispsub_0/inst/hsync0_reg/Q
                         net (fo=1, routed)           0.116     1.179    design_1_i/dispsub_0/inst/hsync0
    SLICE_X69Y41         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_HSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.851     1.219    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y41         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_HSYNC_reg/C
                         clock pessimism             -0.297     0.922    
    SLICE_X69Y41         FDRE (Hold_fdre_C_D)         0.066     0.988    design_1_i/dispsub_0/inst/DVI_HSYNC_reg
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/drst_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.584     0.921    design_1_i/dispsub_0/inst/DCLK
    SLICE_X72Y38         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/Q
                         net (fo=1, routed)           0.120     1.182    design_1_i/dispsub_0/inst/drst_ff_reg_n_0_[0]
    SLICE_X72Y38         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.851     1.219    design_1_i/dispsub_0/inst/DCLK
    SLICE_X72Y38         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                         clock pessimism             -0.298     0.921    
    SLICE_X72Y38         FDRE (Hold_fdre_C_D)         0.066     0.987    design_1_i/dispsub_0/inst/drst_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/vsync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_VSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.576     0.914    design_1_i/dispsub_0/inst/DCLK
    SLICE_X66Y83         FDRE                                         r  design_1_i/dispsub_0/inst/vsync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.164     1.078 r  design_1_i/dispsub_0/inst/vsync0_reg/Q
                         net (fo=1, routed)           0.176     1.254    design_1_i/dispsub_0/inst/vsync0
    SLICE_X66Y83         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.843     1.211    design_1_i/dispsub_0/inst/DCLK
    SLICE_X66Y83         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_VSYNC_reg/C
                         clock pessimism             -0.297     0.914    
    SLICE_X66Y83         FDRE (Hold_fdre_C_D)         0.059     0.973    design_1_i/dispsub_0/inst/DVI_VSYNC_reg
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_DE_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.697%)  route 0.254ns (64.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.584     0.921    design_1_i/dispsub_0/inst/DCLK
    SLICE_X72Y38         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.254     1.316    design_1_i/dispsub_0/inst/DRST
    SLICE_X69Y41         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_DE_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.851     1.219    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y41         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_DE_reg/C
                         clock pessimism             -0.263     0.956    
    SLICE_X69Y41         FDRE (Hold_fdre_C_R)        -0.018     0.938    design_1_i/dispsub_0/inst/DVI_DE_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_HSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.697%)  route 0.254ns (64.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.584     0.921    design_1_i/dispsub_0/inst/DCLK
    SLICE_X72Y38         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.254     1.316    design_1_i/dispsub_0/inst/DRST
    SLICE_X69Y41         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_HSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.851     1.219    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y41         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_HSYNC_reg/C
                         clock pessimism             -0.263     0.956    
    SLICE_X69Y41         FDRE (Hold_fdre_C_R)        -0.018     0.938    design_1_i/dispsub_0/inst/DVI_HSYNC_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/de0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.697%)  route 0.254ns (64.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.584     0.921    design_1_i/dispsub_0/inst/DCLK
    SLICE_X72Y38         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.254     1.316    design_1_i/dispsub_0/inst/DRST
    SLICE_X69Y41         FDRE                                         r  design_1_i/dispsub_0/inst/de0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.851     1.219    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y41         FDRE                                         r  design_1_i/dispsub_0/inst/de0_reg/C
                         clock pessimism             -0.263     0.956    
    SLICE_X69Y41         FDRE (Hold_fdre_C_R)        -0.018     0.938    design_1_i/dispsub_0/inst/de0_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/hsync0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.697%)  route 0.254ns (64.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.584     0.921    design_1_i/dispsub_0/inst/DCLK
    SLICE_X72Y38         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.254     1.316    design_1_i/dispsub_0/inst/DRST
    SLICE_X69Y41         FDRE                                         r  design_1_i/dispsub_0/inst/hsync0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.851     1.219    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y41         FDRE                                         r  design_1_i/dispsub_0/inst/hsync0_reg/C
                         clock pessimism             -0.263     0.956    
    SLICE_X69Y41         FDRE (Hold_fdre_C_R)        -0.018     0.938    design_1_i/dispsub_0/inst/hsync0_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_VSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.126%)  route 0.933ns (86.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.584     0.921    design_1_i/dispsub_0/inst/DCLK
    SLICE_X72Y38         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.933     1.996    design_1_i/dispsub_0/inst/DRST
    SLICE_X66Y83         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_VSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.843     1.211    design_1_i/dispsub_0/inst/DCLK
    SLICE_X66Y83         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_VSYNC_reg/C
                         clock pessimism             -0.030     1.181    
    SLICE_X66Y83         FDRE (Hold_fdre_C_R)         0.009     1.190    design_1_i/dispsub_0/inst/DVI_VSYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/vsync0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.126%)  route 0.933ns (86.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.584     0.921    design_1_i/dispsub_0/inst/DCLK
    SLICE_X72Y38         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.933     1.996    design_1_i/dispsub_0/inst/DRST
    SLICE_X66Y83         FDRE                                         r  design_1_i/dispsub_0/inst/vsync0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.843     1.211    design_1_i/dispsub_0/inst/DCLK
    SLICE_X66Y83         FDRE                                         r  design_1_i/dispsub_0/inst/vsync0_reg/C
                         clock pessimism             -0.030     1.181    
    SLICE_X66Y83         FDRE (Hold_fdre_C_R)         0.009     1.190    design_1_i/dispsub_0/inst/vsync0_reg
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.806    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_bufgin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/I
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y133    design_1_i/dispsub_0/inst/genblk1[0].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y141    design_1_i/dispsub_0/inst/genblk1[10].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y142    design_1_i/dispsub_0/inst/genblk1[11].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y134    design_1_i/dispsub_0/inst/genblk1[1].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y119    design_1_i/dispsub_0/inst/genblk1[2].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y120    design_1_i/dispsub_0/inst/genblk1[3].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y135    design_1_i/dispsub_0/inst/genblk1[4].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y136    design_1_i/dispsub_0/inst/genblk1[5].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y139    design_1_i/dispsub_0/inst/genblk1[6].od_i/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y89     design_1_i/dispsub_0/inst/rgb_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y89     design_1_i/dispsub_0/inst/rgb_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y89     design_1_i/dispsub_0/inst/rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y89     design_1_i/dispsub_0/inst/rgb_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y89     design_1_i/dispsub_0/inst/rgb_reg_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y89     design_1_i/dispsub_0/inst/rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y89     design_1_i/dispsub_0/inst/rgb_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y89     design_1_i/dispsub_0/inst/rgb_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y41     design_1_i/dispsub_0/inst/DVI_DE_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y41     design_1_i/dispsub_0/inst/DVI_HSYNC_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y41     design_1_i/dispsub_0/inst/DVI_DE_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y41     design_1_i/dispsub_0/inst/DVI_DE_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y41     design_1_i/dispsub_0/inst/DVI_HSYNC_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y41     design_1_i/dispsub_0/inst/DVI_HSYNC_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y83     design_1_i/dispsub_0/inst/DVI_VSYNC_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y41     design_1_i/dispsub_0/inst/de0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y41     design_1_i/dispsub_0/inst/de0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y38     design_1_i/dispsub_0/inst/drst_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y38     design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y41     design_1_i/dispsub_0/inst/hsync0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufgin
  To Clock:  clk1_bufgin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufgin
Waveform(ns):       { -2.500 17.500 }
Period(ns):         40.000
Sources:            { design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK1/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_bufgin
  To Clock:  clkfb_bufgin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_bufgin
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         25.000      22.845     BUFGCTRL_X0Y2    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_FB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  rd_clk
  To Clock:  rd_clk

Setup :            0  Failing Endpoints,  Worst Slack       34.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.032ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 2.454ns (43.526%)  route 3.184ns (56.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 41.539 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.703     1.703    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.157 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           3.184     7.341    design_1_i/display_0/inst/disp_buffer/fifo_out[11]
    SLICE_X64Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.539    41.539    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[3]/C
                         clock pessimism              0.000    41.539    
                         clock uncertainty           -0.098    41.440    
    SLICE_X64Y86         FDRE (Setup_fdre_C_D)       -0.067    41.373    design_1_i/display_0/inst/disp_buffer/DSP_G_reg[3]
  -------------------------------------------------------------------
                         required time                         41.373    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                 34.032    

Slack (MET) :             34.137ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 2.454ns (44.277%)  route 3.088ns (55.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 41.539 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.703     1.703    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     4.157 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[11]
                         net (fo=1, routed)           3.088     7.246    design_1_i/display_0/inst/disp_buffer/fifo_out[20]
    SLICE_X64Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.539    41.539    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]/C
                         clock pessimism              0.000    41.539    
                         clock uncertainty           -0.098    41.440    
    SLICE_X64Y86         FDRE (Setup_fdre_C_D)       -0.058    41.382    design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]
  -------------------------------------------------------------------
                         required time                         41.382    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                 34.137    

Slack (MET) :             34.150ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 2.454ns (44.464%)  route 3.065ns (55.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 41.533 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.703     1.703    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     4.157 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=1, routed)           3.065     7.223    design_1_i/display_0/inst/disp_buffer/fifo_out[21]
    SLICE_X65Y80         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.533    41.533    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X65Y80         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/C
                         clock pessimism              0.000    41.533    
                         clock uncertainty           -0.098    41.434    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)       -0.062    41.372    design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]
  -------------------------------------------------------------------
                         required time                         41.372    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 34.150    

Slack (MET) :             34.212ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 2.454ns (44.994%)  route 3.000ns (55.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 41.539 - 40.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.707     1.707    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y16         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.161 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           3.000     7.162    design_1_i/display_0/inst/disp_buffer/fifo_out[1]
    SLICE_X65Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.539    41.539    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X65Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[1]/C
                         clock pessimism              0.000    41.539    
                         clock uncertainty           -0.098    41.440    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)       -0.067    41.373    design_1_i/display_0/inst/disp_buffer/DSP_B_reg[1]
  -------------------------------------------------------------------
                         required time                         41.373    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                 34.212    

Slack (MET) :             34.216ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 2.454ns (45.148%)  route 2.981ns (54.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 41.539 - 40.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.707     1.707    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y16         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     4.161 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           2.981     7.143    design_1_i/display_0/inst/disp_buffer/fifo_out[5]
    SLICE_X65Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.539    41.539    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X65Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]/C
                         clock pessimism              0.000    41.539    
                         clock uncertainty           -0.098    41.440    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)       -0.081    41.359    design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]
  -------------------------------------------------------------------
                         required time                         41.359    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                 34.216    

Slack (MET) :             34.234ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 2.454ns (45.264%)  route 2.967ns (54.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 41.539 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.703     1.703    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     4.157 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           2.967     7.125    design_1_i/display_0/inst/disp_buffer/fifo_out[17]
    SLICE_X64Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.539    41.539    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]/C
                         clock pessimism              0.000    41.539    
                         clock uncertainty           -0.098    41.440    
    SLICE_X64Y86         FDRE (Setup_fdre_C_D)       -0.081    41.359    design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]
  -------------------------------------------------------------------
                         required time                         41.359    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                 34.234    

Slack (MET) :             34.245ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 2.454ns (45.208%)  route 2.974ns (54.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 41.533 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.703     1.703    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     4.157 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.974     7.132    design_1_i/display_0/inst/disp_buffer/fifo_out[13]
    SLICE_X65Y80         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.533    41.533    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X65Y80         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[5]/C
                         clock pessimism              0.000    41.533    
                         clock uncertainty           -0.098    41.434    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)       -0.058    41.376    design_1_i/display_0/inst/disp_buffer/DSP_G_reg[5]
  -------------------------------------------------------------------
                         required time                         41.376    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                 34.245    

Slack (MET) :             34.261ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_R_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 2.454ns (45.303%)  route 2.963ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.703     1.703    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     4.157 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           2.963     7.120    design_1_i/display_0/inst/disp_buffer/fifo_out[22]
    SLICE_X64Y84         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.538    41.538    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y84         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[6]/C
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.098    41.439    
    SLICE_X64Y84         FDRE (Setup_fdre_C_D)       -0.058    41.381    design_1_i/display_0/inst/disp_buffer/DSP_R_reg[6]
  -------------------------------------------------------------------
                         required time                         41.381    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 34.261    

Slack (MET) :             34.261ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 2.454ns (45.330%)  route 2.960ns (54.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.703     1.703    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.157 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.960     7.117    design_1_i/display_0/inst/disp_buffer/fifo_out[16]
    SLICE_X64Y84         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.538    41.538    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y84         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[0]/C
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.098    41.439    
    SLICE_X64Y84         FDRE (Setup_fdre_C_D)       -0.061    41.378    design_1_i/display_0/inst/disp_buffer/DSP_R_reg[0]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                 34.261    

Slack (MET) :             34.262ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 2.454ns (45.359%)  route 2.956ns (54.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 41.539 - 40.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.707     1.707    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y16         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.161 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[7]
                         net (fo=1, routed)           2.956     7.118    design_1_i/display_0/inst/disp_buffer/fifo_out[7]
    SLICE_X65Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.539    41.539    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X65Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[7]/C
                         clock pessimism              0.000    41.539    
                         clock uncertainty           -0.098    41.440    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)       -0.061    41.379    design_1_i/display_0/inst/disp_buffer/DSP_B_reg[7]
  -------------------------------------------------------------------
                         required time                         41.379    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                 34.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/syncgen/DSP_preDE_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X51Y34         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_preDE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/display_0/inst/syncgen/DSP_preDE_reg/Q
                         net (fo=7, routed)           0.081     0.774    design_1_i/display_0/inst/disp_buffer/rd_en
    SLICE_X50Y34         SRL16E                                       r  design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.817     0.817    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X50Y34         SRL16E                                       r  design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/CLK
                         clock pessimism             -0.252     0.565    
    SLICE_X50Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.682    design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.750    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X35Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.264     0.554    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.075     0.629    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.750    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X33Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.264     0.554    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.075     0.629    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X47Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDPE (Prop_fdpe_C_Q)         0.141     0.693 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.748    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[0]
    SLICE_X47Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X47Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.265     0.552    
    SLICE_X47Y30         FDPE (Hold_fdpe_C_D)         0.075     0.627    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X45Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.748    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X45Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X45Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.265     0.552    
    SLICE_X45Y30         FDRE (Hold_fdre_C_D)         0.075     0.627    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.772    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X34Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.264     0.553    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.064     0.617    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.773    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X32Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.264     0.554    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.064     0.618    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.773    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X32Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.264     0.554    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.064     0.618    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.773    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X32Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.264     0.554    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.060     0.614    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.772    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X34Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.264     0.553    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.060     0.613    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rd_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/display_0/inst/DCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y16  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7   design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X47Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X47Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X46Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X45Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X45Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X45Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X50Y34  design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X50Y34  design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y35  design_1_i/display_0/inst/drst_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y35  design_1_i/display_0/inst/drst_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y34  design_1_i/display_0/inst/syncgen/DSP_preDE_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y34  design_1_i/display_0/inst/syncgen/HCNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y34  design_1_i/display_0/inst/syncgen/HCNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y34  design_1_i/display_0/inst/syncgen/HCNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y34  design_1_i/display_0/inst/syncgen/HCNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y32  design_1_i/display_0/inst/syncgen/VCNT_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X50Y34  design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X50Y34  design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/CLK
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X47Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X47Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X47Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X47Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X46Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X46Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  wr_clk
  To Clock:  wr_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.580ns (12.327%)  route 4.125ns (87.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.726     1.726    design_1_i/display_0/inst/ACLK
    SLICE_X59Y38         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.456     2.182 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.333     5.515    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.124     5.639 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.792     6.431    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[23]/C
                         clock pessimism              0.000     9.468    
                         clock uncertainty           -0.035     9.432    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524     8.908    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.580ns (12.327%)  route 4.125ns (87.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.726     1.726    design_1_i/display_0/inst/ACLK
    SLICE_X59Y38         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.456     2.182 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.333     5.515    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.124     5.639 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.792     6.431    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[24]/C
                         clock pessimism              0.000     9.468    
                         clock uncertainty           -0.035     9.432    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524     8.908    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[24]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.580ns (12.327%)  route 4.125ns (87.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.726     1.726    design_1_i/display_0/inst/ACLK
    SLICE_X59Y38         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.456     2.182 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.333     5.515    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.124     5.639 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.792     6.431    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[25]/C
                         clock pessimism              0.000     9.468    
                         clock uncertainty           -0.035     9.432    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524     8.908    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[25]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.580ns (12.327%)  route 4.125ns (87.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.726     1.726    design_1_i/display_0/inst/ACLK
    SLICE_X59Y38         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.456     2.182 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.333     5.515    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.124     5.639 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.792     6.431    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[26]/C
                         clock pessimism              0.000     9.468    
                         clock uncertainty           -0.035     9.432    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524     8.908    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[26]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.580ns (12.327%)  route 4.125ns (87.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.726     1.726    design_1_i/display_0/inst/ACLK
    SLICE_X59Y38         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.456     2.182 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.333     5.515    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.124     5.639 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.792     6.431    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[27]/C
                         clock pessimism              0.000     9.468    
                         clock uncertainty           -0.035     9.432    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524     8.908    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[27]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.580ns (12.327%)  route 4.125ns (87.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.726     1.726    design_1_i/display_0/inst/ACLK
    SLICE_X59Y38         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.456     2.182 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.333     5.515    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.124     5.639 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.792     6.431    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[28]/C
                         clock pessimism              0.000     9.468    
                         clock uncertainty           -0.035     9.432    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524     8.908    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[28]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.580ns (12.327%)  route 4.125ns (87.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.726     1.726    design_1_i/display_0/inst/ACLK
    SLICE_X59Y38         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.456     2.182 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.333     5.515    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.124     5.639 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.792     6.431    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[8]/C
                         clock pessimism              0.000     9.468    
                         clock uncertainty           -0.035     9.432    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524     8.908    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.580ns (12.327%)  route 4.125ns (87.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.726     1.726    design_1_i/display_0/inst/ACLK
    SLICE_X59Y38         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.456     2.182 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.333     5.515    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.124     5.639 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.792     6.431    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[9]/C
                         clock pessimism              0.000     9.468    
                         clock uncertainty           -0.035     9.432    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524     8.908    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.580ns (12.551%)  route 4.041ns (87.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.726     1.726    design_1_i/display_0/inst/ACLK
    SLICE_X59Y38         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.456     2.182 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.333     5.515    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.124     5.639 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.708     6.347    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X36Y79         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[12]/C
                         clock pessimism              0.000     9.468    
                         clock uncertainty           -0.035     9.432    
    SLICE_X36Y79         FDRE (Setup_fdre_C_R)       -0.524     8.908    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[12]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.580ns (12.551%)  route 4.041ns (87.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.726     1.726    design_1_i/display_0/inst/ACLK
    SLICE_X59Y38         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.456     2.182 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.333     5.515    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.124     5.639 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.708     6.347    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X36Y79         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[13]/C
                         clock pessimism              0.000     9.468    
                         clock uncertainty           -0.035     9.432    
    SLICE_X36Y79         FDRE (Setup_fdre_C_R)       -0.524     8.908    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  2.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X43Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.750    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X43Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X43Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.265     0.554    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.075     0.629    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.059     0.751    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X40Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.816     0.816    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.264     0.552    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.076     0.628    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.062     0.754    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X40Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.816     0.816    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.264     0.552    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.078     0.630    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.058     0.750    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X40Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.816     0.816    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.264     0.552    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.071     0.623    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.065     0.758    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X40Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.816     0.816    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.264     0.552    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.075     0.627    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.555     0.555    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y31         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDPE (Prop_fdpe_C_Q)         0.141     0.696 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.065     0.761    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X44Y31         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.820     0.820    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y31         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.265     0.555    
    SLICE_X44Y31         FDPE (Hold_fdpe_C_D)         0.075     0.630    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X48Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDPE (Prop_fdpe_C_Q)         0.141     0.694 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     0.759    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X48Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X48Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X48Y30         FDPE (Hold_fdpe_C_D)         0.075     0.628    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.546     0.546    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X37Y78         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/Q
                         net (fo=3, routed)           0.101     0.788    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[10]
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.045     0.833 r  design_1_i/display_0/inst/disp_regctrl/RDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.833    design_1_i/display_0/inst/disp_regctrl/RDATA[10]_i_1_n_0
    SLICE_X36Y78         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.812     0.812    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X36Y78         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[10]/C
                         clock pessimism             -0.253     0.559    
    SLICE_X36Y78         FDRE (Hold_fdre_C_D)         0.120     0.679    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X36Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.771    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X36Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.816     0.816    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X36Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.264     0.552    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.064     0.616    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X36Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.771    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X36Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.816     0.816    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X36Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.264     0.552    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.064     0.616    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wr_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/display_0/inst/ACLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y16  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y7   design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X44Y31  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X44Y31  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X44Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X44Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X44Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X44Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X44Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X44Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X44Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X44Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X44Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X44Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y32  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y33  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y33  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y33  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y33  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y34  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y34  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y34  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y34  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y78  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y78  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  wr_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1089]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 2.088ns (36.614%)  route 3.615ns (63.386%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.638     1.638    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X37Y78         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/Q
                         net (fo=3, routed)           2.655     4.749    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.873 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_1/O
                         net (fo=1, routed)           0.000     4.873    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][3]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.274 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.388 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.502 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.730    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.078 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__4/O[1]
                         net (fo=2, routed)           0.959     7.038    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[35]
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.303     7.341 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1089]_i_1/O
                         net (fo=1, routed)           0.000     7.341    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1089]_i_1_n_0
    SLICE_X44Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1089]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.494    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X44Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1089]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.548    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)        0.031    10.579    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1089]
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1088]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.997ns (37.229%)  route 3.367ns (62.771%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.638     1.638    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X37Y78         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/Q
                         net (fo=3, routed)           2.655     4.749    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.873 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_1/O
                         net (fo=1, routed)           0.000     4.873    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][3]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.274 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.388 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.502 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.730    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.965 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__4/O[0]
                         net (fo=2, routed)           0.712     6.677    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[34]
    SLICE_X39Y44         LUT3 (Prop_lut3_I1_O)        0.325     7.002 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1088]_i_1/O
                         net (fo=1, routed)           0.000     7.002    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1088]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1088]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.495    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X39Y44         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1088]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.549    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.075    10.624    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1088]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1081]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 1.882ns (34.909%)  route 3.509ns (65.091%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.638     1.638    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X37Y78         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/Q
                         net (fo=3, routed)           2.655     4.749    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.873 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_1/O
                         net (fo=1, routed)           0.000     4.873    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][3]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.274 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.388 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.502 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.850 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/O[1]
                         net (fo=2, routed)           0.854     6.704    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[27]
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.325     7.029 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1081]_i_1/O
                         net (fo=1, routed)           0.000     7.029    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1081]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1081]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.495    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X36Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1081]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.549    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.118    10.667    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1081]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1084]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 1.857ns (34.818%)  route 3.476ns (65.182%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.638     1.638    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X37Y78         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/Q
                         net (fo=3, routed)           2.655     4.749    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.873 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_1/O
                         net (fo=1, routed)           0.000     4.873    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][3]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.274 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.388 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.502 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.851 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/O[0]
                         net (fo=2, routed)           0.821     6.672    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[30]
    SLICE_X36Y41         LUT3 (Prop_lut3_I1_O)        0.299     6.971 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1084]_i_1/O
                         net (fo=1, routed)           0.000     6.971    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1084]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1084]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.494    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X36Y41         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1084]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.548    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.079    10.627    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1084]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1083]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.872ns (36.113%)  route 3.312ns (63.887%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.638     1.638    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X37Y78         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/Q
                         net (fo=3, routed)           2.655     4.749    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.873 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_1/O
                         net (fo=1, routed)           0.000     4.873    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][3]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.274 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.388 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.502 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.831 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/O[3]
                         net (fo=2, routed)           0.656     6.488    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[29]
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.334     6.822 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1083]_i_1/O
                         net (fo=1, routed)           0.000     6.822    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1083]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1083]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.495    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X36Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1083]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.549    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.118    10.667    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1083]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.655ns (32.050%)  route 3.509ns (67.950%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.638     1.638    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X37Y78         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/Q
                         net (fo=3, routed)           2.655     4.749    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.873 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_1/O
                         net (fo=1, routed)           0.000     4.873    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][3]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.274 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.388 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.623 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/O[0]
                         net (fo=2, routed)           0.853     6.477    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[22]
    SLICE_X36Y41         LUT3 (Prop_lut3_I1_O)        0.325     6.802 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1076]_i_1/O
                         net (fo=1, routed)           0.000     6.802    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1076]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.494    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X36Y41         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.548    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.118    10.666    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1086]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.910ns (37.015%)  route 3.250ns (62.985%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.638     1.638    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X37Y78         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/Q
                         net (fo=3, routed)           2.655     4.749    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.873 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_1/O
                         net (fo=1, routed)           0.000     4.873    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][3]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.274 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.388 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.502 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.872 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/O[2]
                         net (fo=2, routed)           0.595     6.467    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[32]
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.331     6.798 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1086]_i_1/O
                         net (fo=1, routed)           0.000     6.798    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1086]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1086]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.495    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X36Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1086]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.549    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.118    10.667    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1086]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.893ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1073]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.632ns (32.035%)  route 3.462ns (67.965%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.638     1.638    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X37Y78         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/Q
                         net (fo=3, routed)           2.655     4.749    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.873 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_1/O
                         net (fo=1, routed)           0.000     4.873    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][3]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.274 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.622 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/O[1]
                         net (fo=2, routed)           0.807     6.429    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[19]
    SLICE_X36Y41         LUT3 (Prop_lut3_I1_O)        0.303     6.732 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1073]_i_1/O
                         net (fo=1, routed)           0.000     6.732    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1073]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1073]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.494    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X36Y41         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1073]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.548    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.077    10.625    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1073]
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                  3.893    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.958ns (39.066%)  route 3.054ns (60.934%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.638     1.638    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X37Y78         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/Q
                         net (fo=3, routed)           2.655     4.749    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.873 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_1/O
                         net (fo=1, routed)           0.000     4.873    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][3]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.274 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.388 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.502 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.945 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/O[3]
                         net (fo=2, routed)           0.399     6.344    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[33]
    SLICE_X39Y44         LUT3 (Prop_lut3_I1_O)        0.306     6.650 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1087]_i_1/O
                         net (fo=1, routed)           0.000     6.650    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1087]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.495    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X39Y44         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.549    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.029    10.578    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]
  -------------------------------------------------------------------
                         required time                         10.578    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1085]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.974ns (39.040%)  route 3.082ns (60.960%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.638     1.638    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X37Y78         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[10]/Q
                         net (fo=3, routed)           2.655     4.749    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.873 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_1/O
                         net (fo=1, routed)           0.000     4.873    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][3]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.274 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.388 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.502 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.964 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/O[1]
                         net (fo=2, routed)           0.427     6.391    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[31]
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.303     6.694 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1085]_i_1/O
                         net (fo=1, routed)           0.000     6.694    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1085]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1085]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.495    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X36Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1085]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.549    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.079    10.628    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1085]
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  3.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1082]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.656ns (36.413%)  route 1.146ns (63.587%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.490     1.490    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X37Y35         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367     1.857 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[21]/Q
                         net (fo=4, routed)           1.146     3.003    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[14]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.100     3.103 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry__2_i_1/O
                         net (fo=1, routed)           0.000     3.103    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[22][2]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.292 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/O[2]
                         net (fo=2, routed)           0.000     3.292    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[28]
    SLICE_X37Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1082]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.669     2.963    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1082]/C
                         clock pessimism             -0.149     2.814    
                         clock uncertainty            0.125     2.939    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.287     3.226    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1082]
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1088]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.656ns (36.148%)  route 1.159ns (63.852%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.491     1.491    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X37Y37         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.367     1.858 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[27]/Q
                         net (fo=4, routed)           1.159     3.017    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[19]
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.117 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry__4_i_2/O
                         net (fo=1, routed)           0.000     3.117    design_1_i/display_0/inst/disp_vramctrl/S[0]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     3.306 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__4/O[0]
                         net (fo=2, routed)           0.000     3.306    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[34]
    SLICE_X37Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1088]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.669     2.963    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1088]/C
                         clock pessimism             -0.149     2.814    
                         clock uncertainty            0.125     2.939    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.287     3.226    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1088]
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1079]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.268ns (28.020%)  route 0.688ns (71.980%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.548     0.548    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X37Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[17]/Q
                         net (fo=3, routed)           0.688     1.377    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[28][10]
    SLICE_X37Y42         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.504 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/O[3]
                         net (fo=2, routed)           0.000     1.504    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[25]
    SLICE_X37Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1079]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.828     1.194    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1079]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.125     1.319    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.102     1.421    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1079]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1075]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.268ns (27.203%)  route 0.717ns (72.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.546     0.546    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X37Y78         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[13]/Q
                         net (fo=3, routed)           0.717     1.404    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[28][6]
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.531 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/O[3]
                         net (fo=2, routed)           0.000     1.531    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[21]
    SLICE_X37Y41         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1075]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.828     1.194    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y41         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1075]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.125     1.319    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.102     1.421    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1075]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1080]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.312ns (31.185%)  route 0.688ns (68.815%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.548     0.548    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X37Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[17]/Q
                         net (fo=3, routed)           0.688     1.377    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[28][10]
    SLICE_X37Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.494 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.494    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.548 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/O[0]
                         net (fo=2, routed)           0.000     1.548    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[26]
    SLICE_X37Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1080]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.829     1.195    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1080]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.125     1.320    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.102     1.422    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1080]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/RDATA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.726ns (39.317%)  route 1.121ns (60.683%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     1.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.385     1.853 r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[9]/Q
                         net (fo=1, routed)           0.477     2.330    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/RDATA_DISP[9]
    SLICE_X39Y82         LUT4 (Prop_lut4_I3_O)        0.241     2.571 r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.643     3.214    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata[9]_i_2_n_0
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.100     3.314 r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     3.314    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/p_1_in[9]
    SLICE_X39Y85         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y85         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.148     2.793    
                         clock uncertainty            0.125     2.918    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.270     3.188    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/RDATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.676ns (35.840%)  route 1.210ns (64.160%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.464     1.464    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X39Y76         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.337     1.801 r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[5]/Q
                         net (fo=1, routed)           0.674     2.474    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/RDATA_DISP[5]
    SLICE_X41Y77         LUT4 (Prop_lut4_I3_O)        0.239     2.713 r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.536     3.250    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X41Y87         LUT3 (Prop_lut3_I0_O)        0.100     3.350 r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     3.350    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/p_1_in[5]
    SLICE_X41Y87         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y87         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.114     2.827    
                         clock uncertainty            0.125     2.952    
    SLICE_X41Y87         FDRE (Hold_fdre_C_D)         0.270     3.222    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1084]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.656ns (35.106%)  route 1.213ns (64.894%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.490     1.490    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X37Y36         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.367     1.857 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[23]/Q
                         net (fo=4, routed)           1.213     3.070    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[15]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.100     3.170 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry__3_i_4/O
                         net (fo=1, routed)           0.000     3.170    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[26][0]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     3.359 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/O[0]
                         net (fo=2, routed)           0.000     3.359    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[30]
    SLICE_X37Y44         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1084]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.669     2.963    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y44         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1084]/C
                         clock pessimism             -0.149     2.814    
                         clock uncertainty            0.125     2.939    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.287     3.226    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1084]
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/RDATA_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.723ns (37.047%)  route 1.229ns (62.953%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     1.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X36Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.385     1.853 r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[17]/Q
                         net (fo=1, routed)           0.668     2.520    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/RDATA_DISP[17]
    SLICE_X36Y81         LUT4 (Prop_lut4_I3_O)        0.238     2.758 r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata[17]_i_2/O
                         net (fo=1, routed)           0.561     3.319    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata[17]_i_2_n_0
    SLICE_X32Y79         LUT3 (Prop_lut3_I0_O)        0.100     3.419 r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     3.419    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/p_1_in[17]
    SLICE_X32Y79         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.114     2.819    
                         clock uncertainty            0.125     2.944    
    SLICE_X32Y79         FDRE (Hold_fdre_C_D)         0.333     3.277    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.277    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1089]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.641ns (34.133%)  route 1.237ns (65.867%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.491     1.491    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X37Y37         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.367     1.858 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[28]/Q
                         net (fo=4, routed)           1.237     3.095    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[20]
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.100     3.195 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry__4_i_1/O
                         net (fo=1, routed)           0.000     3.195    design_1_i/display_0/inst/disp_vramctrl/S[1]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     3.369 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__4/O[1]
                         net (fo=2, routed)           0.000     3.369    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[35]
    SLICE_X37Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1089]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.669     2.963    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1089]/C
                         clock pessimism             -0.149     2.814    
                         clock uncertainty            0.125     2.939    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.287     3.226    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1089]
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk0_bufgin

Setup :            0  Failing Endpoints,  Worst Slack        2.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.493ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/dispsub_0/inst/drst_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk0_bufgin rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        5.253ns  (logic 0.580ns (11.042%)  route 4.673ns (88.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 42.736 - 40.000 ) 
    Source Clock Delay      (SCD):    2.999ns = ( 34.999 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.705    34.999    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X60Y82         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.456    35.455 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=635, routed)         4.673    40.128    design_1_i/dispsub_0/inst/dclkgen/ARESETN
    SLICE_X72Y38         LUT1 (Prop_lut1_I0_O)        0.124    40.252 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff[0]_i_1/O
                         net (fo=2, routed)           0.000    40.252    design_1_i/dispsub_0/inst/p_1_out[0]
    SLICE_X72Y38         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.553    42.736    design_1_i/dispsub_0/inst/DCLK
    SLICE_X72Y38         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/C
                         clock pessimism              0.000    42.736    
                         clock uncertainty           -0.388    42.347    
    SLICE_X72Y38         FDRE (Setup_fdre_C_D)        0.029    42.376    design_1_i/dispsub_0/inst/drst_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         42.376    
                         arrival time                         -40.252    
  -------------------------------------------------------------------
                         slack                                  2.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/dispsub_0/inst/drst_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.186ns (8.148%)  route 2.097ns (91.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.573     0.909    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X60Y82         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=635, routed)         2.097     3.146    design_1_i/dispsub_0/inst/dclkgen/ARESETN
    SLICE_X72Y38         LUT1 (Prop_lut1_I0_O)        0.045     3.191 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff[0]_i_1/O
                         net (fo=2, routed)           0.000     3.191    design_1_i/dispsub_0/inst/p_1_out[0]
    SLICE_X72Y38         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.851     1.219    design_1_i/dispsub_0/inst/DCLK
    SLICE_X72Y38         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/C
                         clock pessimism              0.000     1.219    
                         clock uncertainty            0.388     1.607    
    SLICE_X72Y38         FDRE (Hold_fdre_C_D)         0.091     1.698    design_1_i/dispsub_0/inst/drst_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  1.493    





---------------------------------------------------------------------------------------------------
From Clock:  rd_clk
  To Clock:  clk0_bufgin

Setup :            0  Failing Endpoints,  Worst Slack       37.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.508ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.456ns (13.474%)  route 2.928ns (86.526%))
  Logic Levels:           0  
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 42.727 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.700     1.700    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X60Y72         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.456     2.156 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[1]/Q
                         net (fo=1, routed)           2.928     5.084    design_1_i/dispsub_0/inst/D[9]
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.545    42.727    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[9]/C
                         clock pessimism              0.114    42.841    
                         clock uncertainty           -0.187    42.654    
    SLICE_X81Y88         FDRE (Setup_fdre_C_D)       -0.062    42.592    design_1_i/dispsub_0/inst/rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         42.592    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                 37.508    

Slack (MET) :             37.509ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/vsync0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.518ns (15.523%)  route 2.819ns (84.477%))
  Logic Levels:           0  
  Clock Path Skew:        1.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 42.719 - 40.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.641     1.641    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X50Y30         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     2.159 r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/Q
                         net (fo=4, routed)           2.819     4.978    design_1_i/dispsub_0/inst/DSP_VSYNC_X
    SLICE_X66Y83         FDRE                                         r  design_1_i/dispsub_0/inst/vsync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.537    42.719    design_1_i/dispsub_0/inst/DCLK
    SLICE_X66Y83         FDRE                                         r  design_1_i/dispsub_0/inst/vsync0_reg/C
                         clock pessimism              0.000    42.719    
                         clock uncertainty           -0.187    42.532    
    SLICE_X66Y83         FDRE (Setup_fdre_C_D)       -0.045    42.487    design_1_i/dispsub_0/inst/vsync0_reg
  -------------------------------------------------------------------
                         required time                         42.487    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                 37.509    

Slack (MET) :             37.731ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.456ns (14.344%)  route 2.723ns (85.656%))
  Logic Levels:           0  
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 42.727 - 40.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.713     1.713    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[2]/Q
                         net (fo=1, routed)           2.723     4.892    design_1_i/dispsub_0/inst/D[18]
    SLICE_X82Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.545    42.727    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[18]/C
                         clock pessimism              0.114    42.841    
                         clock uncertainty           -0.187    42.654    
    SLICE_X82Y87         FDRE (Setup_fdre_C_D)       -0.031    42.623    design_1_i/dispsub_0/inst/rgb_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         42.623    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                 37.731    

Slack (MET) :             37.756ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.456ns (14.744%)  route 2.637ns (85.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 42.727 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.711     1.711    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y84         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.456     2.167 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[0]/Q
                         net (fo=1, routed)           2.637     4.804    design_1_i/dispsub_0/inst/D[16]
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.545    42.727    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[16]/C
                         clock pessimism              0.114    42.841    
                         clock uncertainty           -0.187    42.654    
    SLICE_X81Y88         FDRE (Setup_fdre_C_D)       -0.095    42.559    design_1_i/dispsub_0/inst/rgb_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         42.559    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 37.756    

Slack (MET) :             37.817ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.419ns (14.636%)  route 2.444ns (85.364%))
  Logic Levels:           0  
  Clock Path Skew:        1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 42.727 - 40.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.706     1.706    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X65Y80         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.419     2.125 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[3]/Q
                         net (fo=1, routed)           2.444     4.569    design_1_i/dispsub_0/inst/D[19]
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.545    42.727    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[19]/C
                         clock pessimism              0.114    42.841    
                         clock uncertainty           -0.187    42.654    
    SLICE_X81Y88         FDRE (Setup_fdre_C_D)       -0.268    42.386    design_1_i/dispsub_0/inst/rgb_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         42.386    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                 37.817    

Slack (MET) :             37.872ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.456ns (15.070%)  route 2.570ns (84.930%))
  Logic Levels:           0  
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 42.727 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.711     1.711    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X65Y84         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     2.167 r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[3]/Q
                         net (fo=1, routed)           2.570     4.737    design_1_i/dispsub_0/inst/D[3]
    SLICE_X82Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.545    42.727    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[3]/C
                         clock pessimism              0.114    42.841    
                         clock uncertainty           -0.187    42.654    
    SLICE_X82Y87         FDRE (Setup_fdre_C_D)       -0.045    42.609    design_1_i/dispsub_0/inst/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         42.609    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                 37.872    

Slack (MET) :             37.873ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.456ns (15.255%)  route 2.533ns (84.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 42.727 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.711     1.711    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X65Y84         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     2.167 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[2]/Q
                         net (fo=1, routed)           2.533     4.700    design_1_i/dispsub_0/inst/D[10]
    SLICE_X80Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.545    42.727    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[10]/C
                         clock pessimism              0.114    42.841    
                         clock uncertainty           -0.187    42.654    
    SLICE_X80Y88         FDRE (Setup_fdre_C_D)       -0.081    42.573    design_1_i/dispsub_0/inst/rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         42.573    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                 37.873    

Slack (MET) :             37.947ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.456ns (15.336%)  route 2.517ns (84.664%))
  Logic Levels:           0  
  Clock Path Skew:        1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 42.727 - 40.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.706     1.706    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X65Y80         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     2.162 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[0]/Q
                         net (fo=1, routed)           2.517     4.679    design_1_i/dispsub_0/inst/D[8]
    SLICE_X82Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.545    42.727    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[8]/C
                         clock pessimism              0.114    42.841    
                         clock uncertainty           -0.187    42.654    
    SLICE_X82Y87         FDRE (Setup_fdre_C_D)       -0.028    42.626    design_1_i/dispsub_0/inst/rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         42.626    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                 37.947    

Slack (MET) :             37.966ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.456ns (15.627%)  route 2.462ns (84.373%))
  Logic Levels:           0  
  Clock Path Skew:        1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 42.728 - 40.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.713     1.713    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]/Q
                         net (fo=1, routed)           2.462     4.631    design_1_i/dispsub_0/inst/D[20]
    SLICE_X81Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.546    42.728    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[20]/C
                         clock pessimism              0.114    42.842    
                         clock uncertainty           -0.187    42.655    
    SLICE_X81Y89         FDRE (Setup_fdre_C_D)       -0.058    42.597    design_1_i/dispsub_0/inst/rgb_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         42.597    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                 37.966    

Slack (MET) :             38.019ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.456ns (15.912%)  route 2.410ns (84.088%))
  Logic Levels:           0  
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 42.727 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.711     1.711    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y84         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.456     2.167 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[6]/Q
                         net (fo=1, routed)           2.410     4.577    design_1_i/dispsub_0/inst/D[22]
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.545    42.727    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[22]/C
                         clock pessimism              0.114    42.841    
                         clock uncertainty           -0.187    42.654    
    SLICE_X81Y88         FDRE (Setup_fdre_C_D)       -0.058    42.596    design_1_i/dispsub_0/inst/rgb_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         42.596    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 38.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.367ns (20.105%)  route 1.458ns (79.895%))
  Logic Levels:           0  
  Clock Path Skew:        1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.017ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.529     1.529    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X60Y72         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.367     1.896 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[7]/Q
                         net (fo=1, routed)           1.458     3.354    design_1_i/dispsub_0/inst/D[15]
    SLICE_X83Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.720     3.017    design_1_i/dispsub_0/inst/DCLK
    SLICE_X83Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[15]/C
                         clock pessimism             -0.114     2.903    
                         clock uncertainty            0.187     3.090    
    SLICE_X83Y87         FDRE (Hold_fdre_C_D)         0.192     3.282    design_1_i/dispsub_0/inst/rgb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           3.354    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_DE_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/de0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.385ns (21.897%)  route 1.373ns (78.103%))
  Logic Levels:           0  
  Clock Path Skew:        1.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.473     1.473    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X50Y34         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_DE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.385     1.858 r  design_1_i/display_0/inst/disp_buffer/DSP_DE_reg/Q
                         net (fo=1, routed)           1.373     3.232    design_1_i/dispsub_0/inst/DSP_DE
    SLICE_X69Y41         FDRE                                         r  design_1_i/dispsub_0/inst/de0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.729     3.026    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y41         FDRE                                         r  design_1_i/dispsub_0/inst/de0_reg/C
                         clock pessimism             -0.115     2.911    
                         clock uncertainty            0.187     3.098    
    SLICE_X69Y41         FDRE (Hold_fdre_C_D)         0.058     3.156    design_1_i/dispsub_0/inst/de0_reg
  -------------------------------------------------------------------
                         required time                         -3.156    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.367ns (20.055%)  route 1.463ns (79.945%))
  Logic Levels:           0  
  Clock Path Skew:        1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.533     1.533    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X65Y80         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.367     1.900 r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[6]/Q
                         net (fo=1, routed)           1.463     3.363    design_1_i/dispsub_0/inst/D[6]
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.721     3.018    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[6]/C
                         clock pessimism             -0.114     2.904    
                         clock uncertainty            0.187     3.091    
    SLICE_X81Y88         FDRE (Hold_fdre_C_D)         0.191     3.282    design_1_i/dispsub_0/inst/rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.367ns (19.960%)  route 1.472ns (80.040%))
  Logic Levels:           0  
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.539     1.539    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.367     1.906 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[3]/Q
                         net (fo=1, routed)           1.472     3.377    design_1_i/dispsub_0/inst/D[11]
    SLICE_X80Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.721     3.018    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[11]/C
                         clock pessimism             -0.114     2.904    
                         clock uncertainty            0.187     3.091    
    SLICE_X80Y88         FDRE (Hold_fdre_C_D)         0.196     3.287    design_1_i/dispsub_0/inst/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.287    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.337ns (19.786%)  route 1.366ns (80.214%))
  Logic Levels:           0  
  Clock Path Skew:        1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.533     1.533    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X65Y80         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.337     1.870 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[7]/Q
                         net (fo=1, routed)           1.366     3.236    design_1_i/dispsub_0/inst/D[23]
    SLICE_X80Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.722     3.019    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[23]/C
                         clock pessimism             -0.114     2.905    
                         clock uncertainty            0.187     3.092    
    SLICE_X80Y89         FDRE (Hold_fdre_C_D)         0.052     3.144    design_1_i/dispsub_0/inst/rgb_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.144    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.367ns (19.919%)  route 1.475ns (80.081%))
  Logic Levels:           0  
  Clock Path Skew:        1.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.539     1.539    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X65Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.367     1.906 r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]/Q
                         net (fo=1, routed)           1.475     3.381    design_1_i/dispsub_0/inst/D[5]
    SLICE_X80Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.722     3.019    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[5]/C
                         clock pessimism             -0.114     2.905    
                         clock uncertainty            0.187     3.092    
    SLICE_X80Y89         FDRE (Hold_fdre_C_D)         0.196     3.288    design_1_i/dispsub_0/inst/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.381    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.367ns (19.775%)  route 1.489ns (80.225%))
  Logic Levels:           0  
  Clock Path Skew:        1.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.017ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.539     1.539    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y86         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.367     1.906 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]/Q
                         net (fo=1, routed)           1.489     3.395    design_1_i/dispsub_0/inst/D[17]
    SLICE_X83Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.720     3.017    design_1_i/dispsub_0/inst/DCLK
    SLICE_X83Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[17]/C
                         clock pessimism             -0.114     2.903    
                         clock uncertainty            0.187     3.090    
    SLICE_X83Y87         FDRE (Hold_fdre_C_D)         0.180     3.270    design_1_i/dispsub_0/inst/rgb_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.367ns (19.507%)  route 1.514ns (80.493%))
  Logic Levels:           0  
  Clock Path Skew:        1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.533     1.533    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X65Y80         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.367     1.900 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[5]/Q
                         net (fo=1, routed)           1.514     3.414    design_1_i/dispsub_0/inst/D[13]
    SLICE_X81Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.722     3.019    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[13]/C
                         clock pessimism             -0.114     2.905    
                         clock uncertainty            0.187     3.092    
    SLICE_X81Y89         FDRE (Hold_fdre_C_D)         0.192     3.284    design_1_i/dispsub_0/inst/rgb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.367ns (19.487%)  route 1.516ns (80.513%))
  Logic Levels:           0  
  Clock Path Skew:        1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.538     1.538    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y84         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.367     1.905 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[6]/Q
                         net (fo=1, routed)           1.516     3.421    design_1_i/dispsub_0/inst/D[14]
    SLICE_X81Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.722     3.019    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[14]/C
                         clock pessimism             -0.114     2.905    
                         clock uncertainty            0.187     3.092    
    SLICE_X81Y89         FDRE (Hold_fdre_C_D)         0.180     3.272    design_1_i/dispsub_0/inst/rgb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.337ns (18.729%)  route 1.462ns (81.271%))
  Logic Levels:           0  
  Clock Path Skew:        1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.533     1.533    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X65Y80         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.337     1.870 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/Q
                         net (fo=1, routed)           1.462     3.332    design_1_i/dispsub_0/inst/D[21]
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.721     3.018    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[21]/C
                         clock pessimism             -0.114     2.904    
                         clock uncertainty            0.187     3.091    
    SLICE_X81Y88         FDRE (Hold_fdre_C_D)         0.057     3.148    design_1_i/dispsub_0/inst/rgb_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rd_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.707ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.295ns  (logic 1.494ns (34.787%)  route 2.801ns (65.213%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 41.468 - 40.000 ) 
    Source Clock Delay      (SCD):    2.952ns = ( 34.952 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.658    34.952    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.518    35.470 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.265    36.735    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.124    36.859 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.859    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.235 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          1.062    38.296    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.150    38.446 r  design_1_i/display_0/inst/syncgen/VCNT[9]_i_3/O
                         net (fo=4, routed)           0.474    38.921    design_1_i/display_0/inst/syncgen/VCNT[9]_i_3_n_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I0_O)        0.326    39.247 r  design_1_i/display_0/inst/syncgen/VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    39.247    design_1_i/display_0/inst/syncgen/p_1_in[3]
    SLICE_X53Y30         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.468    41.468    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X53Y30         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[3]/C
                         clock pessimism              0.000    41.468    
                         clock uncertainty           -0.321    41.147    
    SLICE_X53Y30         FDRE (Setup_fdre_C_D)        0.032    41.179    design_1_i/display_0/inst/syncgen/VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         41.179    
                         arrival time                         -39.247    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.290ns  (logic 1.494ns (34.827%)  route 2.796ns (65.173%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 41.468 - 40.000 ) 
    Source Clock Delay      (SCD):    2.952ns = ( 34.952 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.658    34.952    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.518    35.470 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.265    36.735    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.124    36.859 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.859    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.235 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          1.062    38.296    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.150    38.446 r  design_1_i/display_0/inst/syncgen/VCNT[9]_i_3/O
                         net (fo=4, routed)           0.469    38.916    design_1_i/display_0/inst/syncgen/VCNT[9]_i_3_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.326    39.242 r  design_1_i/display_0/inst/syncgen/VCNT[4]_i_1/O
                         net (fo=1, routed)           0.000    39.242    design_1_i/display_0/inst/syncgen/p_1_in[4]
    SLICE_X53Y30         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.468    41.468    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X53Y30         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[4]/C
                         clock pessimism              0.000    41.468    
                         clock uncertainty           -0.321    41.147    
    SLICE_X53Y30         FDRE (Setup_fdre_C_D)        0.031    41.178    design_1_i/display_0/inst/syncgen/VCNT_reg[4]
  -------------------------------------------------------------------
                         required time                         41.178    
                         arrival time                         -39.242    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        3.813ns  (logic 1.142ns (29.949%)  route 2.671ns (70.051%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    2.952ns = ( 34.952 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.658    34.952    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.518    35.470 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.265    36.735    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.124    36.859 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.859    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.235 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.768    38.003    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.124    38.127 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.638    38.765    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X52Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.472    41.472    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X52Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[10]/C
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.321    41.151    
    SLICE_X52Y33         FDRE (Setup_fdre_C_R)       -0.429    40.722    design_1_i/display_0/inst/syncgen/HCNT_reg[10]
  -------------------------------------------------------------------
                         required time                         40.722    
                         arrival time                         -38.765    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        3.813ns  (logic 1.142ns (29.949%)  route 2.671ns (70.051%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    2.952ns = ( 34.952 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.658    34.952    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.518    35.470 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.265    36.735    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.124    36.859 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.859    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.235 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.768    38.003    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.124    38.127 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.638    38.765    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X52Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.472    41.472    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X52Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[1]/C
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.321    41.151    
    SLICE_X52Y33         FDRE (Setup_fdre_C_R)       -0.429    40.722    design_1_i/display_0/inst/syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         40.722    
                         arrival time                         -38.765    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        3.813ns  (logic 1.142ns (29.949%)  route 2.671ns (70.051%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    2.952ns = ( 34.952 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.658    34.952    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.518    35.470 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.265    36.735    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.124    36.859 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.859    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.235 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.768    38.003    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.124    38.127 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.638    38.765    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X52Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.472    41.472    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X52Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[2]/C
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.321    41.151    
    SLICE_X52Y33         FDRE (Setup_fdre_C_R)       -0.429    40.722    design_1_i/display_0/inst/syncgen/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         40.722    
                         arrival time                         -38.765    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        3.813ns  (logic 1.142ns (29.949%)  route 2.671ns (70.051%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    2.952ns = ( 34.952 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.658    34.952    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.518    35.470 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.265    36.735    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.124    36.859 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.859    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.235 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.768    38.003    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.124    38.127 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.638    38.765    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X52Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.472    41.472    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X52Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[6]/C
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.321    41.151    
    SLICE_X52Y33         FDRE (Setup_fdre_C_R)       -0.429    40.722    design_1_i/display_0/inst/syncgen/HCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         40.722    
                         arrival time                         -38.765    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        3.813ns  (logic 1.142ns (29.949%)  route 2.671ns (70.051%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    2.952ns = ( 34.952 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.658    34.952    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.518    35.470 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.265    36.735    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.124    36.859 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.859    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.235 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.768    38.003    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.124    38.127 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.638    38.765    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X52Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.472    41.472    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X52Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[7]/C
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.321    41.151    
    SLICE_X52Y33         FDRE (Setup_fdre_C_R)       -0.429    40.722    design_1_i/display_0/inst/syncgen/HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         40.722    
                         arrival time                         -38.765    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        3.813ns  (logic 1.142ns (29.949%)  route 2.671ns (70.051%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    2.952ns = ( 34.952 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.658    34.952    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.518    35.470 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.265    36.735    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.124    36.859 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.859    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.235 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.768    38.003    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.124    38.127 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.638    38.765    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X52Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.472    41.472    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X52Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[8]/C
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.321    41.151    
    SLICE_X52Y33         FDRE (Setup_fdre_C_R)       -0.429    40.722    design_1_i/display_0/inst/syncgen/HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         40.722    
                         arrival time                         -38.765    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        3.813ns  (logic 1.142ns (29.949%)  route 2.671ns (70.051%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    2.952ns = ( 34.952 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.658    34.952    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.518    35.470 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.265    36.735    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.124    36.859 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.859    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.235 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.768    38.003    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.124    38.127 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.638    38.765    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X52Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.472    41.472    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X52Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[9]/C
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.321    41.151    
    SLICE_X52Y33         FDRE (Setup_fdre_C_R)       -0.429    40.722    design_1_i/display_0/inst/syncgen/HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         40.722    
                         arrival time                         -38.765    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.244ns  (logic 1.488ns (35.062%)  route 2.756ns (64.938%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 41.471 - 40.000 ) 
    Source Clock Delay      (SCD):    2.952ns = ( 34.952 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.658    34.952    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.518    35.470 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.265    36.735    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.124    36.859 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.859    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.235 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          1.062    38.296    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.150    38.446 r  design_1_i/display_0/inst/syncgen/VCNT[9]_i_3/O
                         net (fo=4, routed)           0.430    38.876    design_1_i/display_0/inst/syncgen/VCNT[9]_i_3_n_0
    SLICE_X53Y32         LUT5 (Prop_lut5_I3_O)        0.320    39.196 r  design_1_i/display_0/inst/syncgen/VCNT[8]_i_1/O
                         net (fo=1, routed)           0.000    39.196    design_1_i/display_0/inst/syncgen/p_1_in[8]
    SLICE_X53Y32         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.471    41.471    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X53Y32         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[8]/C
                         clock pessimism              0.000    41.471    
                         clock uncertainty           -0.321    41.150    
    SLICE_X53Y32         FDRE (Setup_fdre_C_D)        0.047    41.197    design_1_i/display_0/inst/syncgen/VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         41.197    
                         arrival time                         -39.196    
  -------------------------------------------------------------------
                         slack                                  2.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.346ns (33.114%)  route 0.699ns (66.886%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.555     0.891    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.407     1.438    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X52Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.483 r  design_1_i/display_0/inst/syncgen/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.483    design_1_i/display_0/inst/syncgen/i__carry_i_2__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.598 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.292     1.890    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.935 r  design_1_i/display_0/inst/syncgen/VCNT[10]_i_2/O
                         net (fo=1, routed)           0.000     1.935    design_1_i/display_0/inst/syncgen/p_1_in[10]
    SLICE_X53Y32         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.815     0.815    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X53Y32         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[10]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.321     1.136    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.092     1.228    design_1_i/display_0/inst/syncgen/VCNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_reg/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.346ns (32.862%)  route 0.707ns (67.138%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.555     0.891    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.471     1.503    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.548 r  design_1_i/display_0/inst/syncgen/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.548    design_1_i/display_0/inst/syncgen/i__carry_i_2_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.663 r  design_1_i/display_0/inst/syncgen/DSP_HSYNC_X1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.236     1.898    design_1_i/display_0/inst/syncgen/DSP_HSYNC_X1
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.045     1.943 r  design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_i_1/O
                         net (fo=1, routed)           0.000     1.943    design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_i_1_n_0
    SLICE_X53Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.816     0.816    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X53Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_reg/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.321     1.137    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.091     1.228    design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_reg
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.346ns (32.159%)  route 0.730ns (67.841%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.555     0.891    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.407     1.438    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X52Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.483 r  design_1_i/display_0/inst/syncgen/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.483    design_1_i/display_0/inst/syncgen/i__carry_i_2__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.598 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.323     1.921    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.966 r  design_1_i/display_0/inst/syncgen/VCNT[7]_i_1/O
                         net (fo=1, routed)           0.000     1.966    design_1_i/display_0/inst/syncgen/p_1_in[7]
    SLICE_X53Y32         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.815     0.815    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X53Y32         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[7]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.321     1.136    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.092     1.228    design_1_i/display_0/inst/syncgen/VCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.346ns (31.640%)  route 0.748ns (68.360%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.555     0.891    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.407     1.438    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X52Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.483 r  design_1_i/display_0/inst/syncgen/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.483    design_1_i/display_0/inst/syncgen/i__carry_i_2__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.598 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.341     1.939    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X53Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.984 r  design_1_i/display_0/inst/syncgen/VCNT[5]_i_1/O
                         net (fo=1, routed)           0.000     1.984    design_1_i/display_0/inst/syncgen/p_1_in[5]
    SLICE_X53Y31         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.814     0.814    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X53Y31         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[5]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.321     1.135    
    SLICE_X53Y31         FDRE (Hold_fdre_C_D)         0.091     1.226    design_1_i/display_0/inst/syncgen/VCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VRSTART_reg/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.382ns (33.939%)  route 0.744ns (66.061%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.555     0.891    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.317     1.348    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.393 r  design_1_i/display_0/inst/syncgen/VRSTART0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.393    design_1_i/display_0/inst/syncgen/VRSTART0_carry_i_4_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.545 r  design_1_i/display_0/inst/syncgen/VRSTART0_carry/CO[3]
                         net (fo=1, routed)           0.427     1.972    design_1_i/display_0/inst/syncgen/VRSTART0
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.044     2.016 r  design_1_i/display_0/inst/syncgen/VRSTART_i_1/O
                         net (fo=1, routed)           0.000     2.016    design_1_i/display_0/inst/syncgen/VRSTART_i_1_n_0
    SLICE_X53Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/VRSTART_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.816     0.816    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X53Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/VRSTART_reg/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.321     1.137    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.107     1.244    design_1_i/display_0/inst/syncgen/VRSTART_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.345ns (30.198%)  route 0.797ns (69.802%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.555     0.891    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.407     1.438    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X52Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.483 r  design_1_i/display_0/inst/syncgen/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.483    design_1_i/display_0/inst/syncgen/i__carry_i_2__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.598 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.391     1.989    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.044     2.033 r  design_1_i/display_0/inst/syncgen/VCNT[1]_i_1/O
                         net (fo=1, routed)           0.000     2.033    design_1_i/display_0/inst/syncgen/p_1_in[1]
    SLICE_X53Y30         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.813     0.813    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X53Y30         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[1]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.321     1.134    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.107     1.241    design_1_i/display_0/inst/syncgen/VCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/drst_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.186ns (16.304%)  route 0.955ns (83.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.573     0.909    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X60Y82         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=635, routed)         0.955     2.004    design_1_i/display_0/inst/ARESETN
    SLICE_X59Y35         LUT1 (Prop_lut1_I0_O)        0.045     2.049 r  design_1_i/display_0/inst/drst_ff[0]_i_1/O
                         net (fo=2, routed)           0.000     2.049    design_1_i/display_0/inst/arst_ff0
    SLICE_X59Y35         FDRE                                         r  design_1_i/display_0/inst/drst_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.845     0.845    design_1_i/display_0/inst/DCLK
    SLICE_X59Y35         FDRE                                         r  design_1_i/display_0/inst/drst_ff_reg[0]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.321     1.166    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.091     1.257    design_1_i/display_0/inst/drst_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.346ns (30.471%)  route 0.789ns (69.529%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.555     0.891    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.407     1.438    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X52Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.483 r  design_1_i/display_0/inst/syncgen/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.483    design_1_i/display_0/inst/syncgen/i__carry_i_2__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.598 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.383     1.981    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X53Y31         LUT5 (Prop_lut5_I2_O)        0.045     2.026 r  design_1_i/display_0/inst/syncgen/VCNT[6]_i_1/O
                         net (fo=1, routed)           0.000     2.026    design_1_i/display_0/inst/syncgen/p_1_in[6]
    SLICE_X53Y31         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.814     0.814    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X53Y31         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[6]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.321     1.135    
    SLICE_X53Y31         FDRE (Hold_fdre_C_D)         0.092     1.227    design_1_i/display_0/inst/syncgen/VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.346ns (30.259%)  route 0.797ns (69.741%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.555     0.891    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.407     1.438    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X52Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.483 r  design_1_i/display_0/inst/syncgen/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.483    design_1_i/display_0/inst/syncgen/i__carry_i_2__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.598 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.391     1.989    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.045     2.034 r  design_1_i/display_0/inst/syncgen/VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.034    design_1_i/display_0/inst/syncgen/p_1_in[2]
    SLICE_X53Y30         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.813     0.813    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X53Y30         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[2]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.321     1.134    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.092     1.226    design_1_i/display_0/inst/syncgen/VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.346ns (30.259%)  route 0.797ns (69.741%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.555     0.891    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.407     1.438    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X52Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.483 r  design_1_i/display_0/inst/syncgen/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.483    design_1_i/display_0/inst/syncgen/i__carry_i_2__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.598 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.391     1.989    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X53Y30         LUT4 (Prop_lut4_I1_O)        0.045     2.034 r  design_1_i/display_0/inst/syncgen/VCNT[0]_i_1/O
                         net (fo=1, routed)           0.000     2.034    design_1_i/display_0/inst/syncgen/p_1_in[0]
    SLICE_X53Y30         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.813     0.813    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X53Y30         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[0]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.321     1.134    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.091     1.225    design_1_i/display_0/inst/syncgen/VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.809    





---------------------------------------------------------------------------------------------------
From Clock:  wr_clk
  To Clock:  rd_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.669ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.065ns  (logic 0.478ns (44.899%)  route 0.587ns (55.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.587     1.065    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X35Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)       -0.266     7.734    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.076ns  (logic 0.478ns (44.415%)  route 0.598ns (55.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.598     1.076    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X32Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)       -0.222     7.778    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.974ns  (logic 0.478ns (49.079%)  route 0.496ns (50.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.496     0.974    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X34Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)       -0.215     7.785    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.117ns  (logic 0.518ns (46.377%)  route 0.599ns (53.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.599     1.117    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X34Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)       -0.047     7.953    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.931ns  (logic 0.478ns (51.340%)  route 0.453ns (48.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.453     0.931    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X34Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)       -0.224     7.776    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.776    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.851ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.933ns  (logic 0.478ns (51.247%)  route 0.455ns (48.753%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.455     0.933    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X34Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)       -0.216     7.784    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  6.851    

Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.010ns  (logic 0.518ns (51.288%)  route 0.492ns (48.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.492     1.010    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X33Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y30         FDRE (Setup_fdre_C_D)       -0.095     7.905    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  6.895    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.059ns  (logic 0.518ns (48.930%)  route 0.541ns (51.070%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.541     1.059    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X32Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)       -0.043     7.957    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.036ns  (logic 0.518ns (50.017%)  route 0.518ns (49.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.518     1.036    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X32Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)       -0.047     7.953    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.662%)  route 0.447ns (46.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.447     0.965    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X32Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)       -0.045     7.955    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                  6.990    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  wr_clk

Setup :            2  Failing Endpoints,  Worst Slack       -1.792ns,  Total Violation       -3.196ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.792ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 5.306ns (63.528%)  route 3.046ns (36.472%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 9.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.658     2.952    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     3.408 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.491     3.899    design_1_i/display_0/inst/disp_vramctrl/RESOL[0]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.023 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3_i_5/O
                         net (fo=1, routed)           0.542     4.565    design_1_i/display_0/inst/disp_vramctrl/A[8]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[8]_P[21])
                                                      3.841     8.406 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3/P[21]
                         net (fo=2, routed)           1.098     9.504    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3_n_84
    SLICE_X36Y34         LUT4 (Prop_lut4_I0_O)        0.124     9.628 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.628    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__1_i_7_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.141 f  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__1/CO[3]
                         net (fo=2, routed)           0.761    10.902    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__1_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.026 r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT[1]_i_2/O
                         net (fo=1, routed)           0.154    11.180    design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT[1]_i_2_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.304 r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT[1]_i_1/O
                         net (fo=1, routed)           0.000    11.304    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT[1]
    SLICE_X35Y34         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.490     9.490    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X35Y34         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[1]/C
                         clock pessimism              0.115     9.605    
                         clock uncertainty           -0.125     9.480    
    SLICE_X35Y34         FDRE (Setup_fdre_C_D)        0.032     9.512    design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[1]
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                 -1.792    

Slack (VIOLATED) :        -1.404ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.042ns  (logic 5.182ns (64.440%)  route 2.860ns (35.560%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.658     2.952    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     3.408 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.491     3.899    design_1_i/display_0/inst/disp_vramctrl/RESOL[0]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.023 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3_i_5/O
                         net (fo=1, routed)           0.542     4.565    design_1_i/display_0/inst/disp_vramctrl/A[8]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[8]_P[21])
                                                      3.841     8.406 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3/P[21]
                         net (fo=2, routed)           1.098     9.504    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3_n_84
    SLICE_X36Y34         LUT4 (Prop_lut4_I0_O)        0.124     9.628 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.628    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__1_i_7_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.141 f  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__1/CO[3]
                         net (fo=2, routed)           0.729    10.870    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__1_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.124    10.994 r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT[0]_i_1/O
                         net (fo=1, routed)           0.000    10.994    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT[0]
    SLICE_X38Y34         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.489     9.489    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X38Y34         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[0]/C
                         clock pessimism              0.149     9.638    
                         clock uncertainty           -0.125     9.513    
    SLICE_X38Y34         FDRE (Setup_fdre_C_D)        0.077     9.590    design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[0]
  -------------------------------------------------------------------
                         required time                          9.590    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                 -1.404    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.890ns (21.092%)  route 3.330ns (78.908%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y86         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/Q
                         net (fo=3, routed)           0.872     4.331    design_1_i/display_0/inst/disp_regctrl/WRADDR[10]
    SLICE_X34Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.455 f  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_6/O
                         net (fo=1, routed)           0.480     4.935    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_6_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.059 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_4/O
                         net (fo=58, routed)          1.186     6.244    design_1_i/display_0/inst/disp_regctrl/p_1_out[31]
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.368 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.792     7.161    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[23]/C
                         clock pessimism              0.114     9.582    
                         clock uncertainty           -0.125     9.457    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524     8.933    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.890ns (21.092%)  route 3.330ns (78.908%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y86         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/Q
                         net (fo=3, routed)           0.872     4.331    design_1_i/display_0/inst/disp_regctrl/WRADDR[10]
    SLICE_X34Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.455 f  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_6/O
                         net (fo=1, routed)           0.480     4.935    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_6_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.059 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_4/O
                         net (fo=58, routed)          1.186     6.244    design_1_i/display_0/inst/disp_regctrl/p_1_out[31]
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.368 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.792     7.161    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[24]/C
                         clock pessimism              0.114     9.582    
                         clock uncertainty           -0.125     9.457    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524     8.933    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[24]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.890ns (21.092%)  route 3.330ns (78.908%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y86         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/Q
                         net (fo=3, routed)           0.872     4.331    design_1_i/display_0/inst/disp_regctrl/WRADDR[10]
    SLICE_X34Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.455 f  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_6/O
                         net (fo=1, routed)           0.480     4.935    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_6_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.059 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_4/O
                         net (fo=58, routed)          1.186     6.244    design_1_i/display_0/inst/disp_regctrl/p_1_out[31]
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.368 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.792     7.161    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[25]/C
                         clock pessimism              0.114     9.582    
                         clock uncertainty           -0.125     9.457    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524     8.933    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[25]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.890ns (21.092%)  route 3.330ns (78.908%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y86         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/Q
                         net (fo=3, routed)           0.872     4.331    design_1_i/display_0/inst/disp_regctrl/WRADDR[10]
    SLICE_X34Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.455 f  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_6/O
                         net (fo=1, routed)           0.480     4.935    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_6_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.059 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_4/O
                         net (fo=58, routed)          1.186     6.244    design_1_i/display_0/inst/disp_regctrl/p_1_out[31]
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.368 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.792     7.161    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[26]/C
                         clock pessimism              0.114     9.582    
                         clock uncertainty           -0.125     9.457    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524     8.933    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[26]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.890ns (21.092%)  route 3.330ns (78.908%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y86         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/Q
                         net (fo=3, routed)           0.872     4.331    design_1_i/display_0/inst/disp_regctrl/WRADDR[10]
    SLICE_X34Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.455 f  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_6/O
                         net (fo=1, routed)           0.480     4.935    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_6_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.059 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_4/O
                         net (fo=58, routed)          1.186     6.244    design_1_i/display_0/inst/disp_regctrl/p_1_out[31]
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.368 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.792     7.161    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[27]/C
                         clock pessimism              0.114     9.582    
                         clock uncertainty           -0.125     9.457    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524     8.933    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[27]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.890ns (21.092%)  route 3.330ns (78.908%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y86         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/Q
                         net (fo=3, routed)           0.872     4.331    design_1_i/display_0/inst/disp_regctrl/WRADDR[10]
    SLICE_X34Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.455 f  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_6/O
                         net (fo=1, routed)           0.480     4.935    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_6_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.059 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_4/O
                         net (fo=58, routed)          1.186     6.244    design_1_i/display_0/inst/disp_regctrl/p_1_out[31]
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.368 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.792     7.161    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[28]/C
                         clock pessimism              0.114     9.582    
                         clock uncertainty           -0.125     9.457    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524     8.933    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[28]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.890ns (21.092%)  route 3.330ns (78.908%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y86         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/Q
                         net (fo=3, routed)           0.872     4.331    design_1_i/display_0/inst/disp_regctrl/WRADDR[10]
    SLICE_X34Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.455 f  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_6/O
                         net (fo=1, routed)           0.480     4.935    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_6_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.059 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_4/O
                         net (fo=58, routed)          1.186     6.244    design_1_i/display_0/inst/disp_regctrl/p_1_out[31]
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.368 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.792     7.161    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[8]/C
                         clock pessimism              0.114     9.582    
                         clock uncertainty           -0.125     9.457    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524     8.933    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.890ns (21.092%)  route 3.330ns (78.908%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y86         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[12]/Q
                         net (fo=3, routed)           0.872     4.331    design_1_i/display_0/inst/disp_regctrl/WRADDR[10]
    SLICE_X34Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.455 f  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_6/O
                         net (fo=1, routed)           0.480     4.935    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_6_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.059 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_4/O
                         net (fo=58, routed)          1.186     6.244    design_1_i/display_0/inst/disp_regctrl/p_1_out[31]
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.368 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.792     7.161    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[9]/C
                         clock pessimism              0.114     9.582    
                         clock uncertainty           -0.125     9.457    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524     8.933    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  1.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1100]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.626%)  route 0.206ns (59.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.586     0.922    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X29Y35         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1100]/Q
                         net (fo=1, routed)           0.206     1.269    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.870     0.870    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.637    
                         clock uncertainty            0.125     0.762    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.296     1.058    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.626%)  route 0.206ns (59.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.586     0.922    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X29Y35         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1102]/Q
                         net (fo=1, routed)           0.206     1.269    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.870     0.870    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.637    
                         clock uncertainty            0.125     0.762    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.296     1.058    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.414%)  route 0.208ns (59.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.586     0.922    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X28Y36         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1078]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1078]/Q
                         net (fo=1, routed)           0.208     1.270    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[25]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.870     0.870    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.637    
                         clock uncertainty            0.125     0.762    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.058    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1092]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.525%)  route 0.207ns (59.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.589     0.925    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X31Y40         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1092]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1092]/Q
                         net (fo=1, routed)           0.207     1.272    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X2Y16         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.872     0.872    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y16         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.233     0.639    
                         clock uncertainty            0.125     0.764    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.060    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1077]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.626%)  route 0.206ns (59.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.588     0.924    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X29Y39         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1077]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1077]/Q
                         net (fo=1, routed)           0.206     1.271    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[24]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.870     0.870    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.637    
                         clock uncertainty            0.125     0.762    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.058    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1061]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (41.999%)  route 0.226ns (58.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.561     0.896    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1061]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1061]/Q
                         net (fo=1, routed)           0.226     1.287    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X2Y16         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.872     0.872    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y16         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.250     0.622    
                         clock uncertainty            0.125     0.747    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.043    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1105]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.554%)  route 0.245ns (63.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.588     0.924    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X29Y39         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1105]/Q
                         net (fo=1, routed)           0.245     1.309    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[5]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.870     0.870    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.637    
                         clock uncertainty            0.125     0.762    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.296     1.058    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1109]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.460%)  route 0.246ns (63.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.588     0.924    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X29Y39         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1109]/Q
                         net (fo=1, routed)           0.246     1.310    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[9]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.870     0.870    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.637    
                         clock uncertainty            0.125     0.762    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.296     1.058    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.276%)  route 0.248ns (63.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.587     0.923    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X29Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1114]/Q
                         net (fo=1, routed)           0.248     1.311    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[14]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.870     0.870    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.637    
                         clock uncertainty            0.125     0.762    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.296     1.058    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.196%)  route 0.249ns (63.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.588     0.924    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X28Y39         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1075]/Q
                         net (fo=1, routed)           0.249     1.313    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[22]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.870     0.870    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.637    
                         clock uncertainty            0.125     0.762    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.058    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
From Clock:  rd_clk
  To Clock:  wr_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.642ns (21.296%)  route 2.373ns (78.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 9.465 - 8.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.655     1.655    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X38Y31         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.518     2.173 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/Q
                         net (fo=2, routed)           2.373     4.546    design_1_i/display_0/inst/disp_buffer/DSP_FIFO_UNDER
    SLICE_X34Y76         LUT5 (Prop_lut5_I3_O)        0.124     4.670 r  design_1_i/display_0/inst/disp_buffer/FIFOUNDER_i_1/O
                         net (fo=1, routed)           0.000     4.670    design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg_0
    SLICE_X34Y76         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.465     9.465    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X34Y76         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/C
                         clock pessimism              0.000     9.465    
                         clock uncertainty           -0.264     9.200    
    SLICE_X34Y76         FDRE (Setup_fdre_C_D)        0.077     9.277    design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.518ns (21.767%)  route 1.862ns (78.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 9.460 - 8.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.641     1.641    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X50Y30         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     2.159 r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/Q
                         net (fo=4, routed)           1.862     4.021    design_1_i/display_0/inst/disp_regctrl/D[0]
    SLICE_X48Y74         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.460     9.460    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X48Y74         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/C
                         clock pessimism              0.000     9.460    
                         clock uncertainty           -0.264     9.195    
    SLICE_X48Y74         FDRE (Setup_fdre_C_D)       -0.067     9.128    design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/syncgen/VRSTART_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.419ns (23.744%)  route 1.346ns (76.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 9.486 - 8.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.645     1.645    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X53Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/VRSTART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  design_1_i/display_0/inst/syncgen/VRSTART_reg/Q
                         net (fo=1, routed)           1.346     3.410    design_1_i/display_0/inst/disp_vramctrl/D[0]
    SLICE_X48Y33         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.486     9.486    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X48Y33         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/C
                         clock pessimism              0.000     9.486    
                         clock uncertainty           -0.264     9.222    
    SLICE_X48Y33         FDRE (Setup_fdre_C_D)       -0.242     8.980    design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]
  -------------------------------------------------------------------
                         required time                          8.980    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             38.659ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.077ns  (logic 0.478ns (44.403%)  route 0.599ns (55.597%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.599     1.077    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X40Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X40Y27         FDRE (Setup_fdre_C_D)       -0.264    39.736    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.736    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 38.659    

Slack (MET) :             38.701ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.082ns  (logic 0.478ns (44.176%)  route 0.604ns (55.824%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.604     1.082    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X36Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)       -0.217    39.783    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.783    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 38.701    

Slack (MET) :             38.703ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.077ns  (logic 0.478ns (44.382%)  route 0.599ns (55.618%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.599     1.077    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X36Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)       -0.220    39.780    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.780    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 38.703    

Slack (MET) :             38.732ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.173ns  (logic 0.518ns (44.162%)  route 0.655ns (55.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.655     1.173    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X40Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X40Y27         FDRE (Setup_fdre_C_D)       -0.095    39.905    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 38.732    

Slack (MET) :             38.796ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.111ns  (logic 0.518ns (46.637%)  route 0.593ns (53.363%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.593     1.111    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X40Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X40Y27         FDRE (Setup_fdre_C_D)       -0.093    39.907    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                 38.796    

Slack (MET) :             38.829ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.126ns  (logic 0.518ns (46.008%)  route 0.608ns (53.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.608     1.126    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X36Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)       -0.045    39.955    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.955    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                 38.829    

Slack (MET) :             38.885ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.068ns  (logic 0.456ns (42.714%)  route 0.612ns (57.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.612     1.068    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X36Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)       -0.047    39.953    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                 38.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/syncgen/VRSTART_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.128ns (17.375%)  route 0.609ns (82.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.551     0.551    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X53Y33         FDRE                                         r  design_1_i/display_0/inst/syncgen/VRSTART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  design_1_i/display_0/inst/syncgen/VRSTART_reg/Q
                         net (fo=1, routed)           0.609     1.287    design_1_i/display_0/inst/disp_vramctrl/D[0]
    SLICE_X48Y33         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.822     0.822    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X48Y33         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.264     1.086    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.016     1.102    design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.164ns (18.066%)  route 0.744ns (81.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.548     0.548    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X50Y30         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164     0.712 r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/Q
                         net (fo=4, routed)           0.744     1.455    design_1_i/display_0/inst/disp_regctrl/D[0]
    SLICE_X48Y74         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.808     0.808    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X48Y74         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.264     1.072    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.070     1.142    design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.209ns (18.008%)  route 0.952ns (81.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X38Y31         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/Q
                         net (fo=2, routed)           0.952     1.668    design_1_i/display_0/inst/disp_buffer/DSP_FIFO_UNDER
    SLICE_X34Y76         LUT5 (Prop_lut5_I3_O)        0.045     1.713 r  design_1_i/display_0/inst/disp_buffer/FIFOUNDER_i_1/O
                         net (fo=1, routed)           0.000     1.713    design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg_0
    SLICE_X34Y76         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.810     0.810    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X34Y76         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/C
                         clock pessimism              0.000     0.810    
                         clock uncertainty            0.264     1.074    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.120     1.194    design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.519    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.478ns (16.887%)  route 2.353ns (83.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 10.891 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         2.353     5.777    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X56Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.712    10.891    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X56Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[18]/C
                         clock pessimism              0.129    11.020    
                         clock uncertainty           -0.125    10.895    
    SLICE_X56Y100        FDCE (Recov_fdce_C_CLR)     -0.576    10.319    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[18]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.478ns (16.887%)  route 2.353ns (83.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 10.891 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         2.353     5.777    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X56Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.712    10.891    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X56Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[19]/C
                         clock pessimism              0.129    11.020    
                         clock uncertainty           -0.125    10.895    
    SLICE_X56Y100        FDCE (Recov_fdce_C_CLR)     -0.576    10.319    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[19]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.478ns (16.913%)  route 2.348ns (83.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 10.891 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         2.348     5.772    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X57Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.712    10.891    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X57Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.129    11.020    
                         clock uncertainty           -0.125    10.895    
    SLICE_X57Y100        FDCE (Recov_fdce_C_CLR)     -0.576    10.319    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.478ns (16.913%)  route 2.348ns (83.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 10.891 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         2.348     5.772    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X57Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.712    10.891    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X57Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[12]/C
                         clock pessimism              0.129    11.020    
                         clock uncertainty           -0.125    10.895    
    SLICE_X57Y100        FDCE (Recov_fdce_C_CLR)     -0.576    10.319    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.478ns (16.913%)  route 2.348ns (83.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 10.891 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         2.348     5.772    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X57Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.712    10.891    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X57Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[13]/C
                         clock pessimism              0.129    11.020    
                         clock uncertainty           -0.125    10.895    
    SLICE_X57Y100        FDCE (Recov_fdce_C_CLR)     -0.576    10.319    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.478ns (16.913%)  route 2.348ns (83.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 10.891 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         2.348     5.772    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X57Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.712    10.891    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X57Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[14]/C
                         clock pessimism              0.129    11.020    
                         clock uncertainty           -0.125    10.895    
    SLICE_X57Y100        FDCE (Recov_fdce_C_CLR)     -0.576    10.319    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.478ns (16.913%)  route 2.348ns (83.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 10.891 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         2.348     5.772    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X57Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.712    10.891    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X57Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[15]/C
                         clock pessimism              0.129    11.020    
                         clock uncertainty           -0.125    10.895    
    SLICE_X57Y100        FDCE (Recov_fdce_C_CLR)     -0.576    10.319    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.478ns (16.913%)  route 2.348ns (83.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 10.891 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         2.348     5.772    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X57Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.712    10.891    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X57Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[16]/C
                         clock pessimism              0.129    11.020    
                         clock uncertainty           -0.125    10.895    
    SLICE_X57Y100        FDCE (Recov_fdce_C_CLR)     -0.576    10.319    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[16]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.478ns (16.913%)  route 2.348ns (83.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 10.891 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         2.348     5.772    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X57Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.712    10.891    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X57Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[28]/C
                         clock pessimism              0.129    11.020    
                         clock uncertainty           -0.125    10.895    
    SLICE_X57Y100        FDCE (Recov_fdce_C_CLR)     -0.576    10.319    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[28]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.478ns (17.283%)  route 2.288ns (82.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 10.891 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         2.288     5.712    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X59Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.712    10.891    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X59Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.129    11.020    
                         clock uncertainty           -0.125    10.895    
    SLICE_X59Y100        FDCE (Recov_fdce_C_CLR)     -0.576    10.319    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  4.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.489%)  route 0.218ns (59.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.148     1.041 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.218     1.258    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/Q[0]
    SLICE_X39Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/s00_axi_aclk
    SLICE_X39Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDCE (Remov_fdce_C_CLR)     -0.145     1.097    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.148ns (25.352%)  route 0.436ns (74.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.148     1.041 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.436     1.476    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X46Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X46Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y100        FDCE (Remov_fdce_C_CLR)     -0.120     1.122    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.148ns (25.352%)  route 0.436ns (74.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.148     1.041 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.436     1.476    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X46Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X46Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[7]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y100        FDCE (Remov_fdce_C_CLR)     -0.120     1.122    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.148ns (25.352%)  route 0.436ns (74.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.148     1.041 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.436     1.476    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X47Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X47Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.145     1.097    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.148ns (25.352%)  route 0.436ns (74.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.148     1.041 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.436     1.476    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X47Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X47Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.145     1.097    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.148ns (25.352%)  route 0.436ns (74.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.148     1.041 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.436     1.476    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X47Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X47Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.145     1.097    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.148ns (25.352%)  route 0.436ns (74.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.148     1.041 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.436     1.476    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X47Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X47Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.145     1.097    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.148ns (24.429%)  route 0.458ns (75.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.148     1.041 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.458     1.498    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X49Y101        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X49Y101        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y101        FDCE (Remov_fdce_C_CLR)     -0.145     1.097    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.148ns (24.429%)  route 0.458ns (75.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.148     1.041 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.458     1.498    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X49Y101        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X49Y101        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y101        FDCE (Remov_fdce_C_CLR)     -0.145     1.097    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.148ns (24.429%)  route 0.458ns (75.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.148     1.041 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.458     1.498    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X49Y101        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X49Y101        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y101        FDCE (Remov_fdce_C_CLR)     -0.145     1.097    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.402    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rd_clk
  To Clock:  rd_clk

Setup :            0  Failing Endpoints,  Worst Slack       37.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.076ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.518ns (21.550%)  route 1.886ns (78.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.653     1.653    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     2.171 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.886     4.057    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X32Y26         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.477    41.477    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y26         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.115    41.592    
                         clock uncertainty           -0.098    41.494    
    SLICE_X32Y26         FDCE (Recov_fdce_C_CLR)     -0.361    41.133    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         41.133    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 37.076    

Slack (MET) :             37.076ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.518ns (21.550%)  route 1.886ns (78.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.653     1.653    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     2.171 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.886     4.057    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X32Y26         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.477    41.477    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y26         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.115    41.592    
                         clock uncertainty           -0.098    41.494    
    SLICE_X32Y26         FDCE (Recov_fdce_C_CLR)     -0.361    41.133    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         41.133    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 37.076    

Slack (MET) :             37.078ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.518ns (21.550%)  route 1.886ns (78.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.653     1.653    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     2.171 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.886     4.057    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X33Y26         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.477    41.477    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y26         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.115    41.592    
                         clock uncertainty           -0.098    41.494    
    SLICE_X33Y26         FDPE (Recov_fdpe_C_PRE)     -0.359    41.135    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         41.135    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 37.078    

Slack (MET) :             37.118ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.518ns (21.550%)  route 1.886ns (78.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.653     1.653    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     2.171 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.886     4.057    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X32Y26         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.477    41.477    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y26         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.115    41.592    
                         clock uncertainty           -0.098    41.494    
    SLICE_X32Y26         FDCE (Recov_fdce_C_CLR)     -0.319    41.175    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         41.175    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 37.118    

Slack (MET) :             37.118ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.518ns (21.550%)  route 1.886ns (78.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.653     1.653    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     2.171 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.886     4.057    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X32Y26         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.477    41.477    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y26         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.115    41.592    
                         clock uncertainty           -0.098    41.494    
    SLICE_X32Y26         FDCE (Recov_fdce_C_CLR)     -0.319    41.175    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         41.175    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 37.118    

Slack (MET) :             37.118ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.518ns (21.550%)  route 1.886ns (78.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.653     1.653    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     2.171 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.886     4.057    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X32Y26         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.477    41.477    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y26         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.115    41.592    
                         clock uncertainty           -0.098    41.494    
    SLICE_X32Y26         FDCE (Recov_fdce_C_CLR)     -0.319    41.175    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         41.175    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 37.118    

Slack (MET) :             37.123ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.389%)  route 1.796ns (77.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 41.478 - 40.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.653     1.653    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     2.171 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.796     3.967    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X33Y27         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.478    41.478    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y27         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.115    41.593    
                         clock uncertainty           -0.098    41.495    
    SLICE_X33Y27         FDCE (Recov_fdce_C_CLR)     -0.405    41.090    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         41.090    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                 37.123    

Slack (MET) :             37.123ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.389%)  route 1.796ns (77.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 41.478 - 40.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.653     1.653    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     2.171 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.796     3.967    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X33Y27         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.478    41.478    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y27         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.115    41.593    
                         clock uncertainty           -0.098    41.495    
    SLICE_X33Y27         FDCE (Recov_fdce_C_CLR)     -0.405    41.090    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         41.090    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                 37.123    

Slack (MET) :             37.123ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.389%)  route 1.796ns (77.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 41.478 - 40.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.653     1.653    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     2.171 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.796     3.967    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X33Y27         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.478    41.478    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y27         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.115    41.593    
                         clock uncertainty           -0.098    41.495    
    SLICE_X33Y27         FDCE (Recov_fdce_C_CLR)     -0.405    41.090    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         41.090    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                 37.123    

Slack (MET) :             37.123ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.389%)  route 1.796ns (77.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 41.478 - 40.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.653     1.653    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     2.171 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.796     3.967    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X33Y27         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.478    41.478    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y27         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.115    41.593    
                         clock uncertainty           -0.098    41.495    
    SLICE_X33Y27         FDCE (Recov_fdce_C_CLR)     -0.405    41.090    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         41.090    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                 37.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X47Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDPE (Prop_fdpe_C_Q)         0.128     0.680 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.234     0.914    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X46Y30         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.252     0.565    
    SLICE_X46Y30         FDCE (Remov_fdce_C_CLR)     -0.121     0.444    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X47Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDPE (Prop_fdpe_C_Q)         0.128     0.680 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.234     0.914    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X46Y30         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.252     0.565    
    SLICE_X46Y30         FDCE (Remov_fdce_C_CLR)     -0.121     0.444    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X47Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDPE (Prop_fdpe_C_Q)         0.128     0.680 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.234     0.914    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X46Y30         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.252     0.565    
    SLICE_X46Y30         FDPE (Remov_fdpe_C_PRE)     -0.125     0.440    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.440    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.953%)  route 0.423ns (72.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.164     0.716 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.423     1.138    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X36Y30         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X36Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.233     0.584    
    SLICE_X36Y30         FDPE (Remov_fdpe_C_PRE)     -0.071     0.513    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.164ns (20.680%)  route 0.629ns (79.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.164     0.716 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.629     1.345    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X32Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism             -0.233     0.584    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.517    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.164ns (20.680%)  route 0.629ns (79.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.164     0.716 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.629     1.345    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X32Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism             -0.233     0.584    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.517    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.164ns (20.680%)  route 0.629ns (79.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.164     0.716 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.629     1.345    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X32Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism             -0.233     0.584    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.517    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.164ns (20.680%)  route 0.629ns (79.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.164     0.716 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.629     1.345    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X32Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism             -0.233     0.584    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.517    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.164ns (20.680%)  route 0.629ns (79.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.164     0.716 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.629     1.345    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X32Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism             -0.233     0.584    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.517    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.164ns (20.680%)  route 0.629ns (79.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.164     0.716 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.629     1.345    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X32Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism             -0.233     0.584    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.517    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.828    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  wr_clk
  To Clock:  wr_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.734%)  route 1.316ns (74.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 9.484 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.112 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.316     3.428    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.484     9.484    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.115     9.599    
                         clock uncertainty           -0.035     9.564    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405     9.159    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.159    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.734%)  route 1.316ns (74.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 9.484 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.112 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.316     3.428    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.484     9.484    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.115     9.599    
                         clock uncertainty           -0.035     9.564    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405     9.159    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.159    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.734%)  route 1.316ns (74.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 9.484 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.112 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.316     3.428    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.484     9.484    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.115     9.599    
                         clock uncertainty           -0.035     9.564    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405     9.159    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.159    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.734%)  route 1.316ns (74.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 9.484 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.112 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.316     3.428    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.484     9.484    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.115     9.599    
                         clock uncertainty           -0.035     9.564    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405     9.159    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.159    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.734%)  route 1.316ns (74.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 9.484 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.112 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.316     3.428    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.484     9.484    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.115     9.599    
                         clock uncertainty           -0.035     9.564    
    SLICE_X42Y29         FDCE (Recov_fdce_C_CLR)     -0.361     9.203    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.203    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.734%)  route 1.316ns (74.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 9.484 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.112 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.316     3.428    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.484     9.484    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                         clock pessimism              0.115     9.599    
                         clock uncertainty           -0.035     9.564    
    SLICE_X42Y29         FDCE (Recov_fdce_C_CLR)     -0.361     9.203    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.203    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.734%)  route 1.316ns (74.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 9.484 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.112 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.316     3.428    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.484     9.484    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.115     9.599    
                         clock uncertainty           -0.035     9.564    
    SLICE_X42Y29         FDCE (Recov_fdce_C_CLR)     -0.319     9.245    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.734%)  route 1.316ns (74.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 9.484 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.112 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.316     3.428    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.484     9.484    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.115     9.599    
                         clock uncertainty           -0.035     9.564    
    SLICE_X42Y29         FDCE (Recov_fdce_C_CLR)     -0.319     9.245    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.734%)  route 1.316ns (74.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 9.484 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.112 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.316     3.428    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.484     9.484    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism              0.115     9.599    
                         clock uncertainty           -0.035     9.564    
    SLICE_X42Y29         FDCE (Recov_fdce_C_CLR)     -0.319     9.245    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.456ns (28.183%)  route 1.162ns (71.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 9.484 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.112 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.162     3.274    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/AR[0]
    SLICE_X39Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.484     9.484    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X39Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/C
                         clock pessimism              0.115     9.599    
                         clock uncertainty           -0.035     9.564    
    SLICE_X39Y29         FDCE (Recov_fdce_C_CLR)     -0.405     9.159    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]
  -------------------------------------------------------------------
                         required time                          9.159    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                  5.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.594%)  route 0.195ns (60.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.555     0.555    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y31         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDPE (Prop_fdpe_C_Q)         0.128     0.683 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.195     0.878    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X42Y30         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X42Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.233     0.586    
    SLICE_X42Y30         FDPE (Remov_fdpe_C_PRE)     -0.125     0.461    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.594%)  route 0.195ns (60.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.555     0.555    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y31         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDPE (Prop_fdpe_C_Q)         0.128     0.683 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.195     0.878    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X42Y30         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X42Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.233     0.586    
    SLICE_X42Y30         FDPE (Remov_fdpe_C_PRE)     -0.125     0.461    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.452%)  route 0.226ns (61.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.226     0.920    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y30         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y30         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.233     0.586    
    SLICE_X41Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.452%)  route 0.226ns (61.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.226     0.920    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y30         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y30         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.233     0.586    
    SLICE_X41Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.452%)  route 0.226ns (61.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.226     0.920    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y30         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y30         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.233     0.586    
    SLICE_X41Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.452%)  route 0.226ns (61.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.226     0.920    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y30         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y30         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism             -0.233     0.586    
    SLICE_X41Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.001%)  route 0.230ns (61.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.230     0.925    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y30         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y30         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.233     0.586    
    SLICE_X40Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.001%)  route 0.230ns (61.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.230     0.925    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y30         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y30         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.233     0.586    
    SLICE_X40Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.001%)  route 0.230ns (61.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.230     0.925    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y30         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y30         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism             -0.233     0.586    
    SLICE_X40Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.001%)  route 0.230ns (61.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.230     0.925    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y30         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y30         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism             -0.233     0.586    
    SLICE_X40Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.431    





