<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>XCoreGenInstrInfo.inc source code [llvm/build/lib/Target/XCore/XCoreGenInstrInfo.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/XCore/XCoreGenInstrInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>XCore</a>/<a href='XCoreGenInstrInfo.inc.html'>XCoreGenInstrInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Target Instruction Enum Values and Descriptors                             *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/XCore/MCTargetDesc/XCoreMCTargetDesc.h.html#24" data-ref="_M/GET_INSTRINFO_ENUM">GET_INSTRINFO_ENUM</a></u></td></tr>
<tr><th id="10">10</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/XCore/MCTargetDesc/XCoreMCTargetDesc.h.html#24" data-ref="_M/GET_INSTRINFO_ENUM">GET_INSTRINFO_ENUM</a></u></td></tr>
<tr><th id="11">11</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> <span class="namespace">XCore</span> {</td></tr>
<tr><th id="14">14</th><td>  <b>enum</b> {</td></tr>
<tr><th id="15">15</th><td>    <dfn class="enum" id="llvm::XCore::PHI" title='llvm::XCore::PHI' data-ref="llvm::XCore::PHI" data-ref-filename="llvm..XCore..PHI">PHI</dfn>	= <var>0</var>,</td></tr>
<tr><th id="16">16</th><td>    <dfn class="enum" id="llvm::XCore::INLINEASM" title='llvm::XCore::INLINEASM' data-ref="llvm::XCore::INLINEASM" data-ref-filename="llvm..XCore..INLINEASM">INLINEASM</dfn>	= <var>1</var>,</td></tr>
<tr><th id="17">17</th><td>    <dfn class="enum" id="llvm::XCore::INLINEASM_BR" title='llvm::XCore::INLINEASM_BR' data-ref="llvm::XCore::INLINEASM_BR" data-ref-filename="llvm..XCore..INLINEASM_BR">INLINEASM_BR</dfn>	= <var>2</var>,</td></tr>
<tr><th id="18">18</th><td>    <dfn class="enum" id="llvm::XCore::CFI_INSTRUCTION" title='llvm::XCore::CFI_INSTRUCTION' data-ref="llvm::XCore::CFI_INSTRUCTION" data-ref-filename="llvm..XCore..CFI_INSTRUCTION">CFI_INSTRUCTION</dfn>	= <var>3</var>,</td></tr>
<tr><th id="19">19</th><td>    <dfn class="enum" id="llvm::XCore::EH_LABEL" title='llvm::XCore::EH_LABEL' data-ref="llvm::XCore::EH_LABEL" data-ref-filename="llvm..XCore..EH_LABEL">EH_LABEL</dfn>	= <var>4</var>,</td></tr>
<tr><th id="20">20</th><td>    <dfn class="enum" id="llvm::XCore::GC_LABEL" title='llvm::XCore::GC_LABEL' data-ref="llvm::XCore::GC_LABEL" data-ref-filename="llvm..XCore..GC_LABEL">GC_LABEL</dfn>	= <var>5</var>,</td></tr>
<tr><th id="21">21</th><td>    <dfn class="enum" id="llvm::XCore::ANNOTATION_LABEL" title='llvm::XCore::ANNOTATION_LABEL' data-ref="llvm::XCore::ANNOTATION_LABEL" data-ref-filename="llvm..XCore..ANNOTATION_LABEL">ANNOTATION_LABEL</dfn>	= <var>6</var>,</td></tr>
<tr><th id="22">22</th><td>    <dfn class="enum" id="llvm::XCore::KILL" title='llvm::XCore::KILL' data-ref="llvm::XCore::KILL" data-ref-filename="llvm..XCore..KILL">KILL</dfn>	= <var>7</var>,</td></tr>
<tr><th id="23">23</th><td>    <dfn class="enum" id="llvm::XCore::EXTRACT_SUBREG" title='llvm::XCore::EXTRACT_SUBREG' data-ref="llvm::XCore::EXTRACT_SUBREG" data-ref-filename="llvm..XCore..EXTRACT_SUBREG">EXTRACT_SUBREG</dfn>	= <var>8</var>,</td></tr>
<tr><th id="24">24</th><td>    <dfn class="enum" id="llvm::XCore::INSERT_SUBREG" title='llvm::XCore::INSERT_SUBREG' data-ref="llvm::XCore::INSERT_SUBREG" data-ref-filename="llvm..XCore..INSERT_SUBREG">INSERT_SUBREG</dfn>	= <var>9</var>,</td></tr>
<tr><th id="25">25</th><td>    <dfn class="enum" id="llvm::XCore::IMPLICIT_DEF" title='llvm::XCore::IMPLICIT_DEF' data-ref="llvm::XCore::IMPLICIT_DEF" data-ref-filename="llvm..XCore..IMPLICIT_DEF">IMPLICIT_DEF</dfn>	= <var>10</var>,</td></tr>
<tr><th id="26">26</th><td>    <dfn class="enum" id="llvm::XCore::SUBREG_TO_REG" title='llvm::XCore::SUBREG_TO_REG' data-ref="llvm::XCore::SUBREG_TO_REG" data-ref-filename="llvm..XCore..SUBREG_TO_REG">SUBREG_TO_REG</dfn>	= <var>11</var>,</td></tr>
<tr><th id="27">27</th><td>    <dfn class="enum" id="llvm::XCore::COPY_TO_REGCLASS" title='llvm::XCore::COPY_TO_REGCLASS' data-ref="llvm::XCore::COPY_TO_REGCLASS" data-ref-filename="llvm..XCore..COPY_TO_REGCLASS">COPY_TO_REGCLASS</dfn>	= <var>12</var>,</td></tr>
<tr><th id="28">28</th><td>    <dfn class="enum" id="llvm::XCore::DBG_VALUE" title='llvm::XCore::DBG_VALUE' data-ref="llvm::XCore::DBG_VALUE" data-ref-filename="llvm..XCore..DBG_VALUE">DBG_VALUE</dfn>	= <var>13</var>,</td></tr>
<tr><th id="29">29</th><td>    <dfn class="enum" id="llvm::XCore::DBG_INSTR_REF" title='llvm::XCore::DBG_INSTR_REF' data-ref="llvm::XCore::DBG_INSTR_REF" data-ref-filename="llvm..XCore..DBG_INSTR_REF">DBG_INSTR_REF</dfn>	= <var>14</var>,</td></tr>
<tr><th id="30">30</th><td>    <dfn class="enum" id="llvm::XCore::DBG_LABEL" title='llvm::XCore::DBG_LABEL' data-ref="llvm::XCore::DBG_LABEL" data-ref-filename="llvm..XCore..DBG_LABEL">DBG_LABEL</dfn>	= <var>15</var>,</td></tr>
<tr><th id="31">31</th><td>    <dfn class="enum" id="llvm::XCore::REG_SEQUENCE" title='llvm::XCore::REG_SEQUENCE' data-ref="llvm::XCore::REG_SEQUENCE" data-ref-filename="llvm..XCore..REG_SEQUENCE">REG_SEQUENCE</dfn>	= <var>16</var>,</td></tr>
<tr><th id="32">32</th><td>    <dfn class="enum" id="llvm::XCore::COPY" title='llvm::XCore::COPY' data-ref="llvm::XCore::COPY" data-ref-filename="llvm..XCore..COPY">COPY</dfn>	= <var>17</var>,</td></tr>
<tr><th id="33">33</th><td>    <dfn class="enum" id="llvm::XCore::BUNDLE" title='llvm::XCore::BUNDLE' data-ref="llvm::XCore::BUNDLE" data-ref-filename="llvm..XCore..BUNDLE">BUNDLE</dfn>	= <var>18</var>,</td></tr>
<tr><th id="34">34</th><td>    <dfn class="enum" id="llvm::XCore::LIFETIME_START" title='llvm::XCore::LIFETIME_START' data-ref="llvm::XCore::LIFETIME_START" data-ref-filename="llvm..XCore..LIFETIME_START">LIFETIME_START</dfn>	= <var>19</var>,</td></tr>
<tr><th id="35">35</th><td>    <dfn class="enum" id="llvm::XCore::LIFETIME_END" title='llvm::XCore::LIFETIME_END' data-ref="llvm::XCore::LIFETIME_END" data-ref-filename="llvm..XCore..LIFETIME_END">LIFETIME_END</dfn>	= <var>20</var>,</td></tr>
<tr><th id="36">36</th><td>    <dfn class="enum" id="llvm::XCore::PSEUDO_PROBE" title='llvm::XCore::PSEUDO_PROBE' data-ref="llvm::XCore::PSEUDO_PROBE" data-ref-filename="llvm..XCore..PSEUDO_PROBE">PSEUDO_PROBE</dfn>	= <var>21</var>,</td></tr>
<tr><th id="37">37</th><td>    <dfn class="enum" id="llvm::XCore::STACKMAP" title='llvm::XCore::STACKMAP' data-ref="llvm::XCore::STACKMAP" data-ref-filename="llvm..XCore..STACKMAP">STACKMAP</dfn>	= <var>22</var>,</td></tr>
<tr><th id="38">38</th><td>    <dfn class="enum" id="llvm::XCore::FENTRY_CALL" title='llvm::XCore::FENTRY_CALL' data-ref="llvm::XCore::FENTRY_CALL" data-ref-filename="llvm..XCore..FENTRY_CALL">FENTRY_CALL</dfn>	= <var>23</var>,</td></tr>
<tr><th id="39">39</th><td>    <dfn class="enum" id="llvm::XCore::PATCHPOINT" title='llvm::XCore::PATCHPOINT' data-ref="llvm::XCore::PATCHPOINT" data-ref-filename="llvm..XCore..PATCHPOINT">PATCHPOINT</dfn>	= <var>24</var>,</td></tr>
<tr><th id="40">40</th><td>    <dfn class="enum" id="llvm::XCore::LOAD_STACK_GUARD" title='llvm::XCore::LOAD_STACK_GUARD' data-ref="llvm::XCore::LOAD_STACK_GUARD" data-ref-filename="llvm..XCore..LOAD_STACK_GUARD">LOAD_STACK_GUARD</dfn>	= <var>25</var>,</td></tr>
<tr><th id="41">41</th><td>    <dfn class="enum" id="llvm::XCore::PREALLOCATED_SETUP" title='llvm::XCore::PREALLOCATED_SETUP' data-ref="llvm::XCore::PREALLOCATED_SETUP" data-ref-filename="llvm..XCore..PREALLOCATED_SETUP">PREALLOCATED_SETUP</dfn>	= <var>26</var>,</td></tr>
<tr><th id="42">42</th><td>    <dfn class="enum" id="llvm::XCore::PREALLOCATED_ARG" title='llvm::XCore::PREALLOCATED_ARG' data-ref="llvm::XCore::PREALLOCATED_ARG" data-ref-filename="llvm..XCore..PREALLOCATED_ARG">PREALLOCATED_ARG</dfn>	= <var>27</var>,</td></tr>
<tr><th id="43">43</th><td>    <dfn class="enum" id="llvm::XCore::STATEPOINT" title='llvm::XCore::STATEPOINT' data-ref="llvm::XCore::STATEPOINT" data-ref-filename="llvm..XCore..STATEPOINT">STATEPOINT</dfn>	= <var>28</var>,</td></tr>
<tr><th id="44">44</th><td>    <dfn class="enum" id="llvm::XCore::LOCAL_ESCAPE" title='llvm::XCore::LOCAL_ESCAPE' data-ref="llvm::XCore::LOCAL_ESCAPE" data-ref-filename="llvm..XCore..LOCAL_ESCAPE">LOCAL_ESCAPE</dfn>	= <var>29</var>,</td></tr>
<tr><th id="45">45</th><td>    <dfn class="enum" id="llvm::XCore::FAULTING_OP" title='llvm::XCore::FAULTING_OP' data-ref="llvm::XCore::FAULTING_OP" data-ref-filename="llvm..XCore..FAULTING_OP">FAULTING_OP</dfn>	= <var>30</var>,</td></tr>
<tr><th id="46">46</th><td>    <dfn class="enum" id="llvm::XCore::PATCHABLE_OP" title='llvm::XCore::PATCHABLE_OP' data-ref="llvm::XCore::PATCHABLE_OP" data-ref-filename="llvm..XCore..PATCHABLE_OP">PATCHABLE_OP</dfn>	= <var>31</var>,</td></tr>
<tr><th id="47">47</th><td>    <dfn class="enum" id="llvm::XCore::PATCHABLE_FUNCTION_ENTER" title='llvm::XCore::PATCHABLE_FUNCTION_ENTER' data-ref="llvm::XCore::PATCHABLE_FUNCTION_ENTER" data-ref-filename="llvm..XCore..PATCHABLE_FUNCTION_ENTER">PATCHABLE_FUNCTION_ENTER</dfn>	= <var>32</var>,</td></tr>
<tr><th id="48">48</th><td>    <dfn class="enum" id="llvm::XCore::PATCHABLE_RET" title='llvm::XCore::PATCHABLE_RET' data-ref="llvm::XCore::PATCHABLE_RET" data-ref-filename="llvm..XCore..PATCHABLE_RET">PATCHABLE_RET</dfn>	= <var>33</var>,</td></tr>
<tr><th id="49">49</th><td>    <dfn class="enum" id="llvm::XCore::PATCHABLE_FUNCTION_EXIT" title='llvm::XCore::PATCHABLE_FUNCTION_EXIT' data-ref="llvm::XCore::PATCHABLE_FUNCTION_EXIT" data-ref-filename="llvm..XCore..PATCHABLE_FUNCTION_EXIT">PATCHABLE_FUNCTION_EXIT</dfn>	= <var>34</var>,</td></tr>
<tr><th id="50">50</th><td>    <dfn class="enum" id="llvm::XCore::PATCHABLE_TAIL_CALL" title='llvm::XCore::PATCHABLE_TAIL_CALL' data-ref="llvm::XCore::PATCHABLE_TAIL_CALL" data-ref-filename="llvm..XCore..PATCHABLE_TAIL_CALL">PATCHABLE_TAIL_CALL</dfn>	= <var>35</var>,</td></tr>
<tr><th id="51">51</th><td>    <dfn class="enum" id="llvm::XCore::PATCHABLE_EVENT_CALL" title='llvm::XCore::PATCHABLE_EVENT_CALL' data-ref="llvm::XCore::PATCHABLE_EVENT_CALL" data-ref-filename="llvm..XCore..PATCHABLE_EVENT_CALL">PATCHABLE_EVENT_CALL</dfn>	= <var>36</var>,</td></tr>
<tr><th id="52">52</th><td>    <dfn class="enum" id="llvm::XCore::PATCHABLE_TYPED_EVENT_CALL" title='llvm::XCore::PATCHABLE_TYPED_EVENT_CALL' data-ref="llvm::XCore::PATCHABLE_TYPED_EVENT_CALL" data-ref-filename="llvm..XCore..PATCHABLE_TYPED_EVENT_CALL">PATCHABLE_TYPED_EVENT_CALL</dfn>	= <var>37</var>,</td></tr>
<tr><th id="53">53</th><td>    <dfn class="enum" id="llvm::XCore::ICALL_BRANCH_FUNNEL" title='llvm::XCore::ICALL_BRANCH_FUNNEL' data-ref="llvm::XCore::ICALL_BRANCH_FUNNEL" data-ref-filename="llvm..XCore..ICALL_BRANCH_FUNNEL">ICALL_BRANCH_FUNNEL</dfn>	= <var>38</var>,</td></tr>
<tr><th id="54">54</th><td>    <dfn class="enum" id="llvm::XCore::G_ADD" title='llvm::XCore::G_ADD' data-ref="llvm::XCore::G_ADD" data-ref-filename="llvm..XCore..G_ADD">G_ADD</dfn>	= <var>39</var>,</td></tr>
<tr><th id="55">55</th><td>    <dfn class="enum" id="llvm::XCore::G_SUB" title='llvm::XCore::G_SUB' data-ref="llvm::XCore::G_SUB" data-ref-filename="llvm..XCore..G_SUB">G_SUB</dfn>	= <var>40</var>,</td></tr>
<tr><th id="56">56</th><td>    <dfn class="enum" id="llvm::XCore::G_MUL" title='llvm::XCore::G_MUL' data-ref="llvm::XCore::G_MUL" data-ref-filename="llvm..XCore..G_MUL">G_MUL</dfn>	= <var>41</var>,</td></tr>
<tr><th id="57">57</th><td>    <dfn class="enum" id="llvm::XCore::G_SDIV" title='llvm::XCore::G_SDIV' data-ref="llvm::XCore::G_SDIV" data-ref-filename="llvm..XCore..G_SDIV">G_SDIV</dfn>	= <var>42</var>,</td></tr>
<tr><th id="58">58</th><td>    <dfn class="enum" id="llvm::XCore::G_UDIV" title='llvm::XCore::G_UDIV' data-ref="llvm::XCore::G_UDIV" data-ref-filename="llvm..XCore..G_UDIV">G_UDIV</dfn>	= <var>43</var>,</td></tr>
<tr><th id="59">59</th><td>    <dfn class="enum" id="llvm::XCore::G_SREM" title='llvm::XCore::G_SREM' data-ref="llvm::XCore::G_SREM" data-ref-filename="llvm..XCore..G_SREM">G_SREM</dfn>	= <var>44</var>,</td></tr>
<tr><th id="60">60</th><td>    <dfn class="enum" id="llvm::XCore::G_UREM" title='llvm::XCore::G_UREM' data-ref="llvm::XCore::G_UREM" data-ref-filename="llvm..XCore..G_UREM">G_UREM</dfn>	= <var>45</var>,</td></tr>
<tr><th id="61">61</th><td>    <dfn class="enum" id="llvm::XCore::G_AND" title='llvm::XCore::G_AND' data-ref="llvm::XCore::G_AND" data-ref-filename="llvm..XCore..G_AND">G_AND</dfn>	= <var>46</var>,</td></tr>
<tr><th id="62">62</th><td>    <dfn class="enum" id="llvm::XCore::G_OR" title='llvm::XCore::G_OR' data-ref="llvm::XCore::G_OR" data-ref-filename="llvm..XCore..G_OR">G_OR</dfn>	= <var>47</var>,</td></tr>
<tr><th id="63">63</th><td>    <dfn class="enum" id="llvm::XCore::G_XOR" title='llvm::XCore::G_XOR' data-ref="llvm::XCore::G_XOR" data-ref-filename="llvm..XCore..G_XOR">G_XOR</dfn>	= <var>48</var>,</td></tr>
<tr><th id="64">64</th><td>    <dfn class="enum" id="llvm::XCore::G_IMPLICIT_DEF" title='llvm::XCore::G_IMPLICIT_DEF' data-ref="llvm::XCore::G_IMPLICIT_DEF" data-ref-filename="llvm..XCore..G_IMPLICIT_DEF">G_IMPLICIT_DEF</dfn>	= <var>49</var>,</td></tr>
<tr><th id="65">65</th><td>    <dfn class="enum" id="llvm::XCore::G_PHI" title='llvm::XCore::G_PHI' data-ref="llvm::XCore::G_PHI" data-ref-filename="llvm..XCore..G_PHI">G_PHI</dfn>	= <var>50</var>,</td></tr>
<tr><th id="66">66</th><td>    <dfn class="enum" id="llvm::XCore::G_FRAME_INDEX" title='llvm::XCore::G_FRAME_INDEX' data-ref="llvm::XCore::G_FRAME_INDEX" data-ref-filename="llvm..XCore..G_FRAME_INDEX">G_FRAME_INDEX</dfn>	= <var>51</var>,</td></tr>
<tr><th id="67">67</th><td>    <dfn class="enum" id="llvm::XCore::G_GLOBAL_VALUE" title='llvm::XCore::G_GLOBAL_VALUE' data-ref="llvm::XCore::G_GLOBAL_VALUE" data-ref-filename="llvm..XCore..G_GLOBAL_VALUE">G_GLOBAL_VALUE</dfn>	= <var>52</var>,</td></tr>
<tr><th id="68">68</th><td>    <dfn class="enum" id="llvm::XCore::G_EXTRACT" title='llvm::XCore::G_EXTRACT' data-ref="llvm::XCore::G_EXTRACT" data-ref-filename="llvm..XCore..G_EXTRACT">G_EXTRACT</dfn>	= <var>53</var>,</td></tr>
<tr><th id="69">69</th><td>    <dfn class="enum" id="llvm::XCore::G_UNMERGE_VALUES" title='llvm::XCore::G_UNMERGE_VALUES' data-ref="llvm::XCore::G_UNMERGE_VALUES" data-ref-filename="llvm..XCore..G_UNMERGE_VALUES">G_UNMERGE_VALUES</dfn>	= <var>54</var>,</td></tr>
<tr><th id="70">70</th><td>    <dfn class="enum" id="llvm::XCore::G_INSERT" title='llvm::XCore::G_INSERT' data-ref="llvm::XCore::G_INSERT" data-ref-filename="llvm..XCore..G_INSERT">G_INSERT</dfn>	= <var>55</var>,</td></tr>
<tr><th id="71">71</th><td>    <dfn class="enum" id="llvm::XCore::G_MERGE_VALUES" title='llvm::XCore::G_MERGE_VALUES' data-ref="llvm::XCore::G_MERGE_VALUES" data-ref-filename="llvm..XCore..G_MERGE_VALUES">G_MERGE_VALUES</dfn>	= <var>56</var>,</td></tr>
<tr><th id="72">72</th><td>    <dfn class="enum" id="llvm::XCore::G_BUILD_VECTOR" title='llvm::XCore::G_BUILD_VECTOR' data-ref="llvm::XCore::G_BUILD_VECTOR" data-ref-filename="llvm..XCore..G_BUILD_VECTOR">G_BUILD_VECTOR</dfn>	= <var>57</var>,</td></tr>
<tr><th id="73">73</th><td>    <dfn class="enum" id="llvm::XCore::G_BUILD_VECTOR_TRUNC" title='llvm::XCore::G_BUILD_VECTOR_TRUNC' data-ref="llvm::XCore::G_BUILD_VECTOR_TRUNC" data-ref-filename="llvm..XCore..G_BUILD_VECTOR_TRUNC">G_BUILD_VECTOR_TRUNC</dfn>	= <var>58</var>,</td></tr>
<tr><th id="74">74</th><td>    <dfn class="enum" id="llvm::XCore::G_CONCAT_VECTORS" title='llvm::XCore::G_CONCAT_VECTORS' data-ref="llvm::XCore::G_CONCAT_VECTORS" data-ref-filename="llvm..XCore..G_CONCAT_VECTORS">G_CONCAT_VECTORS</dfn>	= <var>59</var>,</td></tr>
<tr><th id="75">75</th><td>    <dfn class="enum" id="llvm::XCore::G_PTRTOINT" title='llvm::XCore::G_PTRTOINT' data-ref="llvm::XCore::G_PTRTOINT" data-ref-filename="llvm..XCore..G_PTRTOINT">G_PTRTOINT</dfn>	= <var>60</var>,</td></tr>
<tr><th id="76">76</th><td>    <dfn class="enum" id="llvm::XCore::G_INTTOPTR" title='llvm::XCore::G_INTTOPTR' data-ref="llvm::XCore::G_INTTOPTR" data-ref-filename="llvm..XCore..G_INTTOPTR">G_INTTOPTR</dfn>	= <var>61</var>,</td></tr>
<tr><th id="77">77</th><td>    <dfn class="enum" id="llvm::XCore::G_BITCAST" title='llvm::XCore::G_BITCAST' data-ref="llvm::XCore::G_BITCAST" data-ref-filename="llvm..XCore..G_BITCAST">G_BITCAST</dfn>	= <var>62</var>,</td></tr>
<tr><th id="78">78</th><td>    <dfn class="enum" id="llvm::XCore::G_FREEZE" title='llvm::XCore::G_FREEZE' data-ref="llvm::XCore::G_FREEZE" data-ref-filename="llvm..XCore..G_FREEZE">G_FREEZE</dfn>	= <var>63</var>,</td></tr>
<tr><th id="79">79</th><td>    <dfn class="enum" id="llvm::XCore::G_INTRINSIC_TRUNC" title='llvm::XCore::G_INTRINSIC_TRUNC' data-ref="llvm::XCore::G_INTRINSIC_TRUNC" data-ref-filename="llvm..XCore..G_INTRINSIC_TRUNC">G_INTRINSIC_TRUNC</dfn>	= <var>64</var>,</td></tr>
<tr><th id="80">80</th><td>    <dfn class="enum" id="llvm::XCore::G_INTRINSIC_ROUND" title='llvm::XCore::G_INTRINSIC_ROUND' data-ref="llvm::XCore::G_INTRINSIC_ROUND" data-ref-filename="llvm..XCore..G_INTRINSIC_ROUND">G_INTRINSIC_ROUND</dfn>	= <var>65</var>,</td></tr>
<tr><th id="81">81</th><td>    <dfn class="enum" id="llvm::XCore::G_INTRINSIC_LRINT" title='llvm::XCore::G_INTRINSIC_LRINT' data-ref="llvm::XCore::G_INTRINSIC_LRINT" data-ref-filename="llvm..XCore..G_INTRINSIC_LRINT">G_INTRINSIC_LRINT</dfn>	= <var>66</var>,</td></tr>
<tr><th id="82">82</th><td>    <dfn class="enum" id="llvm::XCore::G_INTRINSIC_ROUNDEVEN" title='llvm::XCore::G_INTRINSIC_ROUNDEVEN' data-ref="llvm::XCore::G_INTRINSIC_ROUNDEVEN" data-ref-filename="llvm..XCore..G_INTRINSIC_ROUNDEVEN">G_INTRINSIC_ROUNDEVEN</dfn>	= <var>67</var>,</td></tr>
<tr><th id="83">83</th><td>    <dfn class="enum" id="llvm::XCore::G_READCYCLECOUNTER" title='llvm::XCore::G_READCYCLECOUNTER' data-ref="llvm::XCore::G_READCYCLECOUNTER" data-ref-filename="llvm..XCore..G_READCYCLECOUNTER">G_READCYCLECOUNTER</dfn>	= <var>68</var>,</td></tr>
<tr><th id="84">84</th><td>    <dfn class="enum" id="llvm::XCore::G_LOAD" title='llvm::XCore::G_LOAD' data-ref="llvm::XCore::G_LOAD" data-ref-filename="llvm..XCore..G_LOAD">G_LOAD</dfn>	= <var>69</var>,</td></tr>
<tr><th id="85">85</th><td>    <dfn class="enum" id="llvm::XCore::G_SEXTLOAD" title='llvm::XCore::G_SEXTLOAD' data-ref="llvm::XCore::G_SEXTLOAD" data-ref-filename="llvm..XCore..G_SEXTLOAD">G_SEXTLOAD</dfn>	= <var>70</var>,</td></tr>
<tr><th id="86">86</th><td>    <dfn class="enum" id="llvm::XCore::G_ZEXTLOAD" title='llvm::XCore::G_ZEXTLOAD' data-ref="llvm::XCore::G_ZEXTLOAD" data-ref-filename="llvm..XCore..G_ZEXTLOAD">G_ZEXTLOAD</dfn>	= <var>71</var>,</td></tr>
<tr><th id="87">87</th><td>    <dfn class="enum" id="llvm::XCore::G_INDEXED_LOAD" title='llvm::XCore::G_INDEXED_LOAD' data-ref="llvm::XCore::G_INDEXED_LOAD" data-ref-filename="llvm..XCore..G_INDEXED_LOAD">G_INDEXED_LOAD</dfn>	= <var>72</var>,</td></tr>
<tr><th id="88">88</th><td>    <dfn class="enum" id="llvm::XCore::G_INDEXED_SEXTLOAD" title='llvm::XCore::G_INDEXED_SEXTLOAD' data-ref="llvm::XCore::G_INDEXED_SEXTLOAD" data-ref-filename="llvm..XCore..G_INDEXED_SEXTLOAD">G_INDEXED_SEXTLOAD</dfn>	= <var>73</var>,</td></tr>
<tr><th id="89">89</th><td>    <dfn class="enum" id="llvm::XCore::G_INDEXED_ZEXTLOAD" title='llvm::XCore::G_INDEXED_ZEXTLOAD' data-ref="llvm::XCore::G_INDEXED_ZEXTLOAD" data-ref-filename="llvm..XCore..G_INDEXED_ZEXTLOAD">G_INDEXED_ZEXTLOAD</dfn>	= <var>74</var>,</td></tr>
<tr><th id="90">90</th><td>    <dfn class="enum" id="llvm::XCore::G_STORE" title='llvm::XCore::G_STORE' data-ref="llvm::XCore::G_STORE" data-ref-filename="llvm..XCore..G_STORE">G_STORE</dfn>	= <var>75</var>,</td></tr>
<tr><th id="91">91</th><td>    <dfn class="enum" id="llvm::XCore::G_INDEXED_STORE" title='llvm::XCore::G_INDEXED_STORE' data-ref="llvm::XCore::G_INDEXED_STORE" data-ref-filename="llvm..XCore..G_INDEXED_STORE">G_INDEXED_STORE</dfn>	= <var>76</var>,</td></tr>
<tr><th id="92">92</th><td>    <dfn class="enum" id="llvm::XCore::G_ATOMIC_CMPXCHG_WITH_SUCCESS" title='llvm::XCore::G_ATOMIC_CMPXCHG_WITH_SUCCESS' data-ref="llvm::XCore::G_ATOMIC_CMPXCHG_WITH_SUCCESS" data-ref-filename="llvm..XCore..G_ATOMIC_CMPXCHG_WITH_SUCCESS">G_ATOMIC_CMPXCHG_WITH_SUCCESS</dfn>	= <var>77</var>,</td></tr>
<tr><th id="93">93</th><td>    <dfn class="enum" id="llvm::XCore::G_ATOMIC_CMPXCHG" title='llvm::XCore::G_ATOMIC_CMPXCHG' data-ref="llvm::XCore::G_ATOMIC_CMPXCHG" data-ref-filename="llvm..XCore..G_ATOMIC_CMPXCHG">G_ATOMIC_CMPXCHG</dfn>	= <var>78</var>,</td></tr>
<tr><th id="94">94</th><td>    <dfn class="enum" id="llvm::XCore::G_ATOMICRMW_XCHG" title='llvm::XCore::G_ATOMICRMW_XCHG' data-ref="llvm::XCore::G_ATOMICRMW_XCHG" data-ref-filename="llvm..XCore..G_ATOMICRMW_XCHG">G_ATOMICRMW_XCHG</dfn>	= <var>79</var>,</td></tr>
<tr><th id="95">95</th><td>    <dfn class="enum" id="llvm::XCore::G_ATOMICRMW_ADD" title='llvm::XCore::G_ATOMICRMW_ADD' data-ref="llvm::XCore::G_ATOMICRMW_ADD" data-ref-filename="llvm..XCore..G_ATOMICRMW_ADD">G_ATOMICRMW_ADD</dfn>	= <var>80</var>,</td></tr>
<tr><th id="96">96</th><td>    <dfn class="enum" id="llvm::XCore::G_ATOMICRMW_SUB" title='llvm::XCore::G_ATOMICRMW_SUB' data-ref="llvm::XCore::G_ATOMICRMW_SUB" data-ref-filename="llvm..XCore..G_ATOMICRMW_SUB">G_ATOMICRMW_SUB</dfn>	= <var>81</var>,</td></tr>
<tr><th id="97">97</th><td>    <dfn class="enum" id="llvm::XCore::G_ATOMICRMW_AND" title='llvm::XCore::G_ATOMICRMW_AND' data-ref="llvm::XCore::G_ATOMICRMW_AND" data-ref-filename="llvm..XCore..G_ATOMICRMW_AND">G_ATOMICRMW_AND</dfn>	= <var>82</var>,</td></tr>
<tr><th id="98">98</th><td>    <dfn class="enum" id="llvm::XCore::G_ATOMICRMW_NAND" title='llvm::XCore::G_ATOMICRMW_NAND' data-ref="llvm::XCore::G_ATOMICRMW_NAND" data-ref-filename="llvm..XCore..G_ATOMICRMW_NAND">G_ATOMICRMW_NAND</dfn>	= <var>83</var>,</td></tr>
<tr><th id="99">99</th><td>    <dfn class="enum" id="llvm::XCore::G_ATOMICRMW_OR" title='llvm::XCore::G_ATOMICRMW_OR' data-ref="llvm::XCore::G_ATOMICRMW_OR" data-ref-filename="llvm..XCore..G_ATOMICRMW_OR">G_ATOMICRMW_OR</dfn>	= <var>84</var>,</td></tr>
<tr><th id="100">100</th><td>    <dfn class="enum" id="llvm::XCore::G_ATOMICRMW_XOR" title='llvm::XCore::G_ATOMICRMW_XOR' data-ref="llvm::XCore::G_ATOMICRMW_XOR" data-ref-filename="llvm..XCore..G_ATOMICRMW_XOR">G_ATOMICRMW_XOR</dfn>	= <var>85</var>,</td></tr>
<tr><th id="101">101</th><td>    <dfn class="enum" id="llvm::XCore::G_ATOMICRMW_MAX" title='llvm::XCore::G_ATOMICRMW_MAX' data-ref="llvm::XCore::G_ATOMICRMW_MAX" data-ref-filename="llvm..XCore..G_ATOMICRMW_MAX">G_ATOMICRMW_MAX</dfn>	= <var>86</var>,</td></tr>
<tr><th id="102">102</th><td>    <dfn class="enum" id="llvm::XCore::G_ATOMICRMW_MIN" title='llvm::XCore::G_ATOMICRMW_MIN' data-ref="llvm::XCore::G_ATOMICRMW_MIN" data-ref-filename="llvm..XCore..G_ATOMICRMW_MIN">G_ATOMICRMW_MIN</dfn>	= <var>87</var>,</td></tr>
<tr><th id="103">103</th><td>    <dfn class="enum" id="llvm::XCore::G_ATOMICRMW_UMAX" title='llvm::XCore::G_ATOMICRMW_UMAX' data-ref="llvm::XCore::G_ATOMICRMW_UMAX" data-ref-filename="llvm..XCore..G_ATOMICRMW_UMAX">G_ATOMICRMW_UMAX</dfn>	= <var>88</var>,</td></tr>
<tr><th id="104">104</th><td>    <dfn class="enum" id="llvm::XCore::G_ATOMICRMW_UMIN" title='llvm::XCore::G_ATOMICRMW_UMIN' data-ref="llvm::XCore::G_ATOMICRMW_UMIN" data-ref-filename="llvm..XCore..G_ATOMICRMW_UMIN">G_ATOMICRMW_UMIN</dfn>	= <var>89</var>,</td></tr>
<tr><th id="105">105</th><td>    <dfn class="enum" id="llvm::XCore::G_ATOMICRMW_FADD" title='llvm::XCore::G_ATOMICRMW_FADD' data-ref="llvm::XCore::G_ATOMICRMW_FADD" data-ref-filename="llvm..XCore..G_ATOMICRMW_FADD">G_ATOMICRMW_FADD</dfn>	= <var>90</var>,</td></tr>
<tr><th id="106">106</th><td>    <dfn class="enum" id="llvm::XCore::G_ATOMICRMW_FSUB" title='llvm::XCore::G_ATOMICRMW_FSUB' data-ref="llvm::XCore::G_ATOMICRMW_FSUB" data-ref-filename="llvm..XCore..G_ATOMICRMW_FSUB">G_ATOMICRMW_FSUB</dfn>	= <var>91</var>,</td></tr>
<tr><th id="107">107</th><td>    <dfn class="enum" id="llvm::XCore::G_FENCE" title='llvm::XCore::G_FENCE' data-ref="llvm::XCore::G_FENCE" data-ref-filename="llvm..XCore..G_FENCE">G_FENCE</dfn>	= <var>92</var>,</td></tr>
<tr><th id="108">108</th><td>    <dfn class="enum" id="llvm::XCore::G_BRCOND" title='llvm::XCore::G_BRCOND' data-ref="llvm::XCore::G_BRCOND" data-ref-filename="llvm..XCore..G_BRCOND">G_BRCOND</dfn>	= <var>93</var>,</td></tr>
<tr><th id="109">109</th><td>    <dfn class="enum" id="llvm::XCore::G_BRINDIRECT" title='llvm::XCore::G_BRINDIRECT' data-ref="llvm::XCore::G_BRINDIRECT" data-ref-filename="llvm..XCore..G_BRINDIRECT">G_BRINDIRECT</dfn>	= <var>94</var>,</td></tr>
<tr><th id="110">110</th><td>    <dfn class="enum" id="llvm::XCore::G_INTRINSIC" title='llvm::XCore::G_INTRINSIC' data-ref="llvm::XCore::G_INTRINSIC" data-ref-filename="llvm..XCore..G_INTRINSIC">G_INTRINSIC</dfn>	= <var>95</var>,</td></tr>
<tr><th id="111">111</th><td>    <dfn class="enum" id="llvm::XCore::G_INTRINSIC_W_SIDE_EFFECTS" title='llvm::XCore::G_INTRINSIC_W_SIDE_EFFECTS' data-ref="llvm::XCore::G_INTRINSIC_W_SIDE_EFFECTS" data-ref-filename="llvm..XCore..G_INTRINSIC_W_SIDE_EFFECTS">G_INTRINSIC_W_SIDE_EFFECTS</dfn>	= <var>96</var>,</td></tr>
<tr><th id="112">112</th><td>    <dfn class="enum" id="llvm::XCore::G_ANYEXT" title='llvm::XCore::G_ANYEXT' data-ref="llvm::XCore::G_ANYEXT" data-ref-filename="llvm..XCore..G_ANYEXT">G_ANYEXT</dfn>	= <var>97</var>,</td></tr>
<tr><th id="113">113</th><td>    <dfn class="enum" id="llvm::XCore::G_TRUNC" title='llvm::XCore::G_TRUNC' data-ref="llvm::XCore::G_TRUNC" data-ref-filename="llvm..XCore..G_TRUNC">G_TRUNC</dfn>	= <var>98</var>,</td></tr>
<tr><th id="114">114</th><td>    <dfn class="enum" id="llvm::XCore::G_CONSTANT" title='llvm::XCore::G_CONSTANT' data-ref="llvm::XCore::G_CONSTANT" data-ref-filename="llvm..XCore..G_CONSTANT">G_CONSTANT</dfn>	= <var>99</var>,</td></tr>
<tr><th id="115">115</th><td>    <dfn class="enum" id="llvm::XCore::G_FCONSTANT" title='llvm::XCore::G_FCONSTANT' data-ref="llvm::XCore::G_FCONSTANT" data-ref-filename="llvm..XCore..G_FCONSTANT">G_FCONSTANT</dfn>	= <var>100</var>,</td></tr>
<tr><th id="116">116</th><td>    <dfn class="enum" id="llvm::XCore::G_VASTART" title='llvm::XCore::G_VASTART' data-ref="llvm::XCore::G_VASTART" data-ref-filename="llvm..XCore..G_VASTART">G_VASTART</dfn>	= <var>101</var>,</td></tr>
<tr><th id="117">117</th><td>    <dfn class="enum" id="llvm::XCore::G_VAARG" title='llvm::XCore::G_VAARG' data-ref="llvm::XCore::G_VAARG" data-ref-filename="llvm..XCore..G_VAARG">G_VAARG</dfn>	= <var>102</var>,</td></tr>
<tr><th id="118">118</th><td>    <dfn class="enum" id="llvm::XCore::G_SEXT" title='llvm::XCore::G_SEXT' data-ref="llvm::XCore::G_SEXT" data-ref-filename="llvm..XCore..G_SEXT">G_SEXT</dfn>	= <var>103</var>,</td></tr>
<tr><th id="119">119</th><td>    <dfn class="enum" id="llvm::XCore::G_SEXT_INREG" title='llvm::XCore::G_SEXT_INREG' data-ref="llvm::XCore::G_SEXT_INREG" data-ref-filename="llvm..XCore..G_SEXT_INREG">G_SEXT_INREG</dfn>	= <var>104</var>,</td></tr>
<tr><th id="120">120</th><td>    <dfn class="enum" id="llvm::XCore::G_ZEXT" title='llvm::XCore::G_ZEXT' data-ref="llvm::XCore::G_ZEXT" data-ref-filename="llvm..XCore..G_ZEXT">G_ZEXT</dfn>	= <var>105</var>,</td></tr>
<tr><th id="121">121</th><td>    <dfn class="enum" id="llvm::XCore::G_SHL" title='llvm::XCore::G_SHL' data-ref="llvm::XCore::G_SHL" data-ref-filename="llvm..XCore..G_SHL">G_SHL</dfn>	= <var>106</var>,</td></tr>
<tr><th id="122">122</th><td>    <dfn class="enum" id="llvm::XCore::G_LSHR" title='llvm::XCore::G_LSHR' data-ref="llvm::XCore::G_LSHR" data-ref-filename="llvm..XCore..G_LSHR">G_LSHR</dfn>	= <var>107</var>,</td></tr>
<tr><th id="123">123</th><td>    <dfn class="enum" id="llvm::XCore::G_ASHR" title='llvm::XCore::G_ASHR' data-ref="llvm::XCore::G_ASHR" data-ref-filename="llvm..XCore..G_ASHR">G_ASHR</dfn>	= <var>108</var>,</td></tr>
<tr><th id="124">124</th><td>    <dfn class="enum" id="llvm::XCore::G_FSHL" title='llvm::XCore::G_FSHL' data-ref="llvm::XCore::G_FSHL" data-ref-filename="llvm..XCore..G_FSHL">G_FSHL</dfn>	= <var>109</var>,</td></tr>
<tr><th id="125">125</th><td>    <dfn class="enum" id="llvm::XCore::G_FSHR" title='llvm::XCore::G_FSHR' data-ref="llvm::XCore::G_FSHR" data-ref-filename="llvm..XCore..G_FSHR">G_FSHR</dfn>	= <var>110</var>,</td></tr>
<tr><th id="126">126</th><td>    <dfn class="enum" id="llvm::XCore::G_ICMP" title='llvm::XCore::G_ICMP' data-ref="llvm::XCore::G_ICMP" data-ref-filename="llvm..XCore..G_ICMP">G_ICMP</dfn>	= <var>111</var>,</td></tr>
<tr><th id="127">127</th><td>    <dfn class="enum" id="llvm::XCore::G_FCMP" title='llvm::XCore::G_FCMP' data-ref="llvm::XCore::G_FCMP" data-ref-filename="llvm..XCore..G_FCMP">G_FCMP</dfn>	= <var>112</var>,</td></tr>
<tr><th id="128">128</th><td>    <dfn class="enum" id="llvm::XCore::G_SELECT" title='llvm::XCore::G_SELECT' data-ref="llvm::XCore::G_SELECT" data-ref-filename="llvm..XCore..G_SELECT">G_SELECT</dfn>	= <var>113</var>,</td></tr>
<tr><th id="129">129</th><td>    <dfn class="enum" id="llvm::XCore::G_UADDO" title='llvm::XCore::G_UADDO' data-ref="llvm::XCore::G_UADDO" data-ref-filename="llvm..XCore..G_UADDO">G_UADDO</dfn>	= <var>114</var>,</td></tr>
<tr><th id="130">130</th><td>    <dfn class="enum" id="llvm::XCore::G_UADDE" title='llvm::XCore::G_UADDE' data-ref="llvm::XCore::G_UADDE" data-ref-filename="llvm..XCore..G_UADDE">G_UADDE</dfn>	= <var>115</var>,</td></tr>
<tr><th id="131">131</th><td>    <dfn class="enum" id="llvm::XCore::G_USUBO" title='llvm::XCore::G_USUBO' data-ref="llvm::XCore::G_USUBO" data-ref-filename="llvm..XCore..G_USUBO">G_USUBO</dfn>	= <var>116</var>,</td></tr>
<tr><th id="132">132</th><td>    <dfn class="enum" id="llvm::XCore::G_USUBE" title='llvm::XCore::G_USUBE' data-ref="llvm::XCore::G_USUBE" data-ref-filename="llvm..XCore..G_USUBE">G_USUBE</dfn>	= <var>117</var>,</td></tr>
<tr><th id="133">133</th><td>    <dfn class="enum" id="llvm::XCore::G_SADDO" title='llvm::XCore::G_SADDO' data-ref="llvm::XCore::G_SADDO" data-ref-filename="llvm..XCore..G_SADDO">G_SADDO</dfn>	= <var>118</var>,</td></tr>
<tr><th id="134">134</th><td>    <dfn class="enum" id="llvm::XCore::G_SADDE" title='llvm::XCore::G_SADDE' data-ref="llvm::XCore::G_SADDE" data-ref-filename="llvm..XCore..G_SADDE">G_SADDE</dfn>	= <var>119</var>,</td></tr>
<tr><th id="135">135</th><td>    <dfn class="enum" id="llvm::XCore::G_SSUBO" title='llvm::XCore::G_SSUBO' data-ref="llvm::XCore::G_SSUBO" data-ref-filename="llvm..XCore..G_SSUBO">G_SSUBO</dfn>	= <var>120</var>,</td></tr>
<tr><th id="136">136</th><td>    <dfn class="enum" id="llvm::XCore::G_SSUBE" title='llvm::XCore::G_SSUBE' data-ref="llvm::XCore::G_SSUBE" data-ref-filename="llvm..XCore..G_SSUBE">G_SSUBE</dfn>	= <var>121</var>,</td></tr>
<tr><th id="137">137</th><td>    <dfn class="enum" id="llvm::XCore::G_UMULO" title='llvm::XCore::G_UMULO' data-ref="llvm::XCore::G_UMULO" data-ref-filename="llvm..XCore..G_UMULO">G_UMULO</dfn>	= <var>122</var>,</td></tr>
<tr><th id="138">138</th><td>    <dfn class="enum" id="llvm::XCore::G_SMULO" title='llvm::XCore::G_SMULO' data-ref="llvm::XCore::G_SMULO" data-ref-filename="llvm..XCore..G_SMULO">G_SMULO</dfn>	= <var>123</var>,</td></tr>
<tr><th id="139">139</th><td>    <dfn class="enum" id="llvm::XCore::G_UMULH" title='llvm::XCore::G_UMULH' data-ref="llvm::XCore::G_UMULH" data-ref-filename="llvm..XCore..G_UMULH">G_UMULH</dfn>	= <var>124</var>,</td></tr>
<tr><th id="140">140</th><td>    <dfn class="enum" id="llvm::XCore::G_SMULH" title='llvm::XCore::G_SMULH' data-ref="llvm::XCore::G_SMULH" data-ref-filename="llvm..XCore..G_SMULH">G_SMULH</dfn>	= <var>125</var>,</td></tr>
<tr><th id="141">141</th><td>    <dfn class="enum" id="llvm::XCore::G_UADDSAT" title='llvm::XCore::G_UADDSAT' data-ref="llvm::XCore::G_UADDSAT" data-ref-filename="llvm..XCore..G_UADDSAT">G_UADDSAT</dfn>	= <var>126</var>,</td></tr>
<tr><th id="142">142</th><td>    <dfn class="enum" id="llvm::XCore::G_SADDSAT" title='llvm::XCore::G_SADDSAT' data-ref="llvm::XCore::G_SADDSAT" data-ref-filename="llvm..XCore..G_SADDSAT">G_SADDSAT</dfn>	= <var>127</var>,</td></tr>
<tr><th id="143">143</th><td>    <dfn class="enum" id="llvm::XCore::G_USUBSAT" title='llvm::XCore::G_USUBSAT' data-ref="llvm::XCore::G_USUBSAT" data-ref-filename="llvm..XCore..G_USUBSAT">G_USUBSAT</dfn>	= <var>128</var>,</td></tr>
<tr><th id="144">144</th><td>    <dfn class="enum" id="llvm::XCore::G_SSUBSAT" title='llvm::XCore::G_SSUBSAT' data-ref="llvm::XCore::G_SSUBSAT" data-ref-filename="llvm..XCore..G_SSUBSAT">G_SSUBSAT</dfn>	= <var>129</var>,</td></tr>
<tr><th id="145">145</th><td>    <dfn class="enum" id="llvm::XCore::G_USHLSAT" title='llvm::XCore::G_USHLSAT' data-ref="llvm::XCore::G_USHLSAT" data-ref-filename="llvm..XCore..G_USHLSAT">G_USHLSAT</dfn>	= <var>130</var>,</td></tr>
<tr><th id="146">146</th><td>    <dfn class="enum" id="llvm::XCore::G_SSHLSAT" title='llvm::XCore::G_SSHLSAT' data-ref="llvm::XCore::G_SSHLSAT" data-ref-filename="llvm..XCore..G_SSHLSAT">G_SSHLSAT</dfn>	= <var>131</var>,</td></tr>
<tr><th id="147">147</th><td>    <dfn class="enum" id="llvm::XCore::G_SMULFIX" title='llvm::XCore::G_SMULFIX' data-ref="llvm::XCore::G_SMULFIX" data-ref-filename="llvm..XCore..G_SMULFIX">G_SMULFIX</dfn>	= <var>132</var>,</td></tr>
<tr><th id="148">148</th><td>    <dfn class="enum" id="llvm::XCore::G_UMULFIX" title='llvm::XCore::G_UMULFIX' data-ref="llvm::XCore::G_UMULFIX" data-ref-filename="llvm..XCore..G_UMULFIX">G_UMULFIX</dfn>	= <var>133</var>,</td></tr>
<tr><th id="149">149</th><td>    <dfn class="enum" id="llvm::XCore::G_SMULFIXSAT" title='llvm::XCore::G_SMULFIXSAT' data-ref="llvm::XCore::G_SMULFIXSAT" data-ref-filename="llvm..XCore..G_SMULFIXSAT">G_SMULFIXSAT</dfn>	= <var>134</var>,</td></tr>
<tr><th id="150">150</th><td>    <dfn class="enum" id="llvm::XCore::G_UMULFIXSAT" title='llvm::XCore::G_UMULFIXSAT' data-ref="llvm::XCore::G_UMULFIXSAT" data-ref-filename="llvm..XCore..G_UMULFIXSAT">G_UMULFIXSAT</dfn>	= <var>135</var>,</td></tr>
<tr><th id="151">151</th><td>    <dfn class="enum" id="llvm::XCore::G_SDIVFIX" title='llvm::XCore::G_SDIVFIX' data-ref="llvm::XCore::G_SDIVFIX" data-ref-filename="llvm..XCore..G_SDIVFIX">G_SDIVFIX</dfn>	= <var>136</var>,</td></tr>
<tr><th id="152">152</th><td>    <dfn class="enum" id="llvm::XCore::G_UDIVFIX" title='llvm::XCore::G_UDIVFIX' data-ref="llvm::XCore::G_UDIVFIX" data-ref-filename="llvm..XCore..G_UDIVFIX">G_UDIVFIX</dfn>	= <var>137</var>,</td></tr>
<tr><th id="153">153</th><td>    <dfn class="enum" id="llvm::XCore::G_SDIVFIXSAT" title='llvm::XCore::G_SDIVFIXSAT' data-ref="llvm::XCore::G_SDIVFIXSAT" data-ref-filename="llvm..XCore..G_SDIVFIXSAT">G_SDIVFIXSAT</dfn>	= <var>138</var>,</td></tr>
<tr><th id="154">154</th><td>    <dfn class="enum" id="llvm::XCore::G_UDIVFIXSAT" title='llvm::XCore::G_UDIVFIXSAT' data-ref="llvm::XCore::G_UDIVFIXSAT" data-ref-filename="llvm..XCore..G_UDIVFIXSAT">G_UDIVFIXSAT</dfn>	= <var>139</var>,</td></tr>
<tr><th id="155">155</th><td>    <dfn class="enum" id="llvm::XCore::G_FADD" title='llvm::XCore::G_FADD' data-ref="llvm::XCore::G_FADD" data-ref-filename="llvm..XCore..G_FADD">G_FADD</dfn>	= <var>140</var>,</td></tr>
<tr><th id="156">156</th><td>    <dfn class="enum" id="llvm::XCore::G_FSUB" title='llvm::XCore::G_FSUB' data-ref="llvm::XCore::G_FSUB" data-ref-filename="llvm..XCore..G_FSUB">G_FSUB</dfn>	= <var>141</var>,</td></tr>
<tr><th id="157">157</th><td>    <dfn class="enum" id="llvm::XCore::G_FMUL" title='llvm::XCore::G_FMUL' data-ref="llvm::XCore::G_FMUL" data-ref-filename="llvm..XCore..G_FMUL">G_FMUL</dfn>	= <var>142</var>,</td></tr>
<tr><th id="158">158</th><td>    <dfn class="enum" id="llvm::XCore::G_FMA" title='llvm::XCore::G_FMA' data-ref="llvm::XCore::G_FMA" data-ref-filename="llvm..XCore..G_FMA">G_FMA</dfn>	= <var>143</var>,</td></tr>
<tr><th id="159">159</th><td>    <dfn class="enum" id="llvm::XCore::G_FMAD" title='llvm::XCore::G_FMAD' data-ref="llvm::XCore::G_FMAD" data-ref-filename="llvm..XCore..G_FMAD">G_FMAD</dfn>	= <var>144</var>,</td></tr>
<tr><th id="160">160</th><td>    <dfn class="enum" id="llvm::XCore::G_FDIV" title='llvm::XCore::G_FDIV' data-ref="llvm::XCore::G_FDIV" data-ref-filename="llvm..XCore..G_FDIV">G_FDIV</dfn>	= <var>145</var>,</td></tr>
<tr><th id="161">161</th><td>    <dfn class="enum" id="llvm::XCore::G_FREM" title='llvm::XCore::G_FREM' data-ref="llvm::XCore::G_FREM" data-ref-filename="llvm..XCore..G_FREM">G_FREM</dfn>	= <var>146</var>,</td></tr>
<tr><th id="162">162</th><td>    <dfn class="enum" id="llvm::XCore::G_FPOW" title='llvm::XCore::G_FPOW' data-ref="llvm::XCore::G_FPOW" data-ref-filename="llvm..XCore..G_FPOW">G_FPOW</dfn>	= <var>147</var>,</td></tr>
<tr><th id="163">163</th><td>    <dfn class="enum" id="llvm::XCore::G_FPOWI" title='llvm::XCore::G_FPOWI' data-ref="llvm::XCore::G_FPOWI" data-ref-filename="llvm..XCore..G_FPOWI">G_FPOWI</dfn>	= <var>148</var>,</td></tr>
<tr><th id="164">164</th><td>    <dfn class="enum" id="llvm::XCore::G_FEXP" title='llvm::XCore::G_FEXP' data-ref="llvm::XCore::G_FEXP" data-ref-filename="llvm..XCore..G_FEXP">G_FEXP</dfn>	= <var>149</var>,</td></tr>
<tr><th id="165">165</th><td>    <dfn class="enum" id="llvm::XCore::G_FEXP2" title='llvm::XCore::G_FEXP2' data-ref="llvm::XCore::G_FEXP2" data-ref-filename="llvm..XCore..G_FEXP2">G_FEXP2</dfn>	= <var>150</var>,</td></tr>
<tr><th id="166">166</th><td>    <dfn class="enum" id="llvm::XCore::G_FLOG" title='llvm::XCore::G_FLOG' data-ref="llvm::XCore::G_FLOG" data-ref-filename="llvm..XCore..G_FLOG">G_FLOG</dfn>	= <var>151</var>,</td></tr>
<tr><th id="167">167</th><td>    <dfn class="enum" id="llvm::XCore::G_FLOG2" title='llvm::XCore::G_FLOG2' data-ref="llvm::XCore::G_FLOG2" data-ref-filename="llvm..XCore..G_FLOG2">G_FLOG2</dfn>	= <var>152</var>,</td></tr>
<tr><th id="168">168</th><td>    <dfn class="enum" id="llvm::XCore::G_FLOG10" title='llvm::XCore::G_FLOG10' data-ref="llvm::XCore::G_FLOG10" data-ref-filename="llvm..XCore..G_FLOG10">G_FLOG10</dfn>	= <var>153</var>,</td></tr>
<tr><th id="169">169</th><td>    <dfn class="enum" id="llvm::XCore::G_FNEG" title='llvm::XCore::G_FNEG' data-ref="llvm::XCore::G_FNEG" data-ref-filename="llvm..XCore..G_FNEG">G_FNEG</dfn>	= <var>154</var>,</td></tr>
<tr><th id="170">170</th><td>    <dfn class="enum" id="llvm::XCore::G_FPEXT" title='llvm::XCore::G_FPEXT' data-ref="llvm::XCore::G_FPEXT" data-ref-filename="llvm..XCore..G_FPEXT">G_FPEXT</dfn>	= <var>155</var>,</td></tr>
<tr><th id="171">171</th><td>    <dfn class="enum" id="llvm::XCore::G_FPTRUNC" title='llvm::XCore::G_FPTRUNC' data-ref="llvm::XCore::G_FPTRUNC" data-ref-filename="llvm..XCore..G_FPTRUNC">G_FPTRUNC</dfn>	= <var>156</var>,</td></tr>
<tr><th id="172">172</th><td>    <dfn class="enum" id="llvm::XCore::G_FPTOSI" title='llvm::XCore::G_FPTOSI' data-ref="llvm::XCore::G_FPTOSI" data-ref-filename="llvm..XCore..G_FPTOSI">G_FPTOSI</dfn>	= <var>157</var>,</td></tr>
<tr><th id="173">173</th><td>    <dfn class="enum" id="llvm::XCore::G_FPTOUI" title='llvm::XCore::G_FPTOUI' data-ref="llvm::XCore::G_FPTOUI" data-ref-filename="llvm..XCore..G_FPTOUI">G_FPTOUI</dfn>	= <var>158</var>,</td></tr>
<tr><th id="174">174</th><td>    <dfn class="enum" id="llvm::XCore::G_SITOFP" title='llvm::XCore::G_SITOFP' data-ref="llvm::XCore::G_SITOFP" data-ref-filename="llvm..XCore..G_SITOFP">G_SITOFP</dfn>	= <var>159</var>,</td></tr>
<tr><th id="175">175</th><td>    <dfn class="enum" id="llvm::XCore::G_UITOFP" title='llvm::XCore::G_UITOFP' data-ref="llvm::XCore::G_UITOFP" data-ref-filename="llvm..XCore..G_UITOFP">G_UITOFP</dfn>	= <var>160</var>,</td></tr>
<tr><th id="176">176</th><td>    <dfn class="enum" id="llvm::XCore::G_FABS" title='llvm::XCore::G_FABS' data-ref="llvm::XCore::G_FABS" data-ref-filename="llvm..XCore..G_FABS">G_FABS</dfn>	= <var>161</var>,</td></tr>
<tr><th id="177">177</th><td>    <dfn class="enum" id="llvm::XCore::G_FCOPYSIGN" title='llvm::XCore::G_FCOPYSIGN' data-ref="llvm::XCore::G_FCOPYSIGN" data-ref-filename="llvm..XCore..G_FCOPYSIGN">G_FCOPYSIGN</dfn>	= <var>162</var>,</td></tr>
<tr><th id="178">178</th><td>    <dfn class="enum" id="llvm::XCore::G_FCANONICALIZE" title='llvm::XCore::G_FCANONICALIZE' data-ref="llvm::XCore::G_FCANONICALIZE" data-ref-filename="llvm..XCore..G_FCANONICALIZE">G_FCANONICALIZE</dfn>	= <var>163</var>,</td></tr>
<tr><th id="179">179</th><td>    <dfn class="enum" id="llvm::XCore::G_FMINNUM" title='llvm::XCore::G_FMINNUM' data-ref="llvm::XCore::G_FMINNUM" data-ref-filename="llvm..XCore..G_FMINNUM">G_FMINNUM</dfn>	= <var>164</var>,</td></tr>
<tr><th id="180">180</th><td>    <dfn class="enum" id="llvm::XCore::G_FMAXNUM" title='llvm::XCore::G_FMAXNUM' data-ref="llvm::XCore::G_FMAXNUM" data-ref-filename="llvm..XCore..G_FMAXNUM">G_FMAXNUM</dfn>	= <var>165</var>,</td></tr>
<tr><th id="181">181</th><td>    <dfn class="enum" id="llvm::XCore::G_FMINNUM_IEEE" title='llvm::XCore::G_FMINNUM_IEEE' data-ref="llvm::XCore::G_FMINNUM_IEEE" data-ref-filename="llvm..XCore..G_FMINNUM_IEEE">G_FMINNUM_IEEE</dfn>	= <var>166</var>,</td></tr>
<tr><th id="182">182</th><td>    <dfn class="enum" id="llvm::XCore::G_FMAXNUM_IEEE" title='llvm::XCore::G_FMAXNUM_IEEE' data-ref="llvm::XCore::G_FMAXNUM_IEEE" data-ref-filename="llvm..XCore..G_FMAXNUM_IEEE">G_FMAXNUM_IEEE</dfn>	= <var>167</var>,</td></tr>
<tr><th id="183">183</th><td>    <dfn class="enum" id="llvm::XCore::G_FMINIMUM" title='llvm::XCore::G_FMINIMUM' data-ref="llvm::XCore::G_FMINIMUM" data-ref-filename="llvm..XCore..G_FMINIMUM">G_FMINIMUM</dfn>	= <var>168</var>,</td></tr>
<tr><th id="184">184</th><td>    <dfn class="enum" id="llvm::XCore::G_FMAXIMUM" title='llvm::XCore::G_FMAXIMUM' data-ref="llvm::XCore::G_FMAXIMUM" data-ref-filename="llvm..XCore..G_FMAXIMUM">G_FMAXIMUM</dfn>	= <var>169</var>,</td></tr>
<tr><th id="185">185</th><td>    <dfn class="enum" id="llvm::XCore::G_PTR_ADD" title='llvm::XCore::G_PTR_ADD' data-ref="llvm::XCore::G_PTR_ADD" data-ref-filename="llvm..XCore..G_PTR_ADD">G_PTR_ADD</dfn>	= <var>170</var>,</td></tr>
<tr><th id="186">186</th><td>    <dfn class="enum" id="llvm::XCore::G_PTRMASK" title='llvm::XCore::G_PTRMASK' data-ref="llvm::XCore::G_PTRMASK" data-ref-filename="llvm..XCore..G_PTRMASK">G_PTRMASK</dfn>	= <var>171</var>,</td></tr>
<tr><th id="187">187</th><td>    <dfn class="enum" id="llvm::XCore::G_SMIN" title='llvm::XCore::G_SMIN' data-ref="llvm::XCore::G_SMIN" data-ref-filename="llvm..XCore..G_SMIN">G_SMIN</dfn>	= <var>172</var>,</td></tr>
<tr><th id="188">188</th><td>    <dfn class="enum" id="llvm::XCore::G_SMAX" title='llvm::XCore::G_SMAX' data-ref="llvm::XCore::G_SMAX" data-ref-filename="llvm..XCore..G_SMAX">G_SMAX</dfn>	= <var>173</var>,</td></tr>
<tr><th id="189">189</th><td>    <dfn class="enum" id="llvm::XCore::G_UMIN" title='llvm::XCore::G_UMIN' data-ref="llvm::XCore::G_UMIN" data-ref-filename="llvm..XCore..G_UMIN">G_UMIN</dfn>	= <var>174</var>,</td></tr>
<tr><th id="190">190</th><td>    <dfn class="enum" id="llvm::XCore::G_UMAX" title='llvm::XCore::G_UMAX' data-ref="llvm::XCore::G_UMAX" data-ref-filename="llvm..XCore..G_UMAX">G_UMAX</dfn>	= <var>175</var>,</td></tr>
<tr><th id="191">191</th><td>    <dfn class="enum" id="llvm::XCore::G_ABS" title='llvm::XCore::G_ABS' data-ref="llvm::XCore::G_ABS" data-ref-filename="llvm..XCore..G_ABS">G_ABS</dfn>	= <var>176</var>,</td></tr>
<tr><th id="192">192</th><td>    <dfn class="enum" id="llvm::XCore::G_BR" title='llvm::XCore::G_BR' data-ref="llvm::XCore::G_BR" data-ref-filename="llvm..XCore..G_BR">G_BR</dfn>	= <var>177</var>,</td></tr>
<tr><th id="193">193</th><td>    <dfn class="enum" id="llvm::XCore::G_BRJT" title='llvm::XCore::G_BRJT' data-ref="llvm::XCore::G_BRJT" data-ref-filename="llvm..XCore..G_BRJT">G_BRJT</dfn>	= <var>178</var>,</td></tr>
<tr><th id="194">194</th><td>    <dfn class="enum" id="llvm::XCore::G_INSERT_VECTOR_ELT" title='llvm::XCore::G_INSERT_VECTOR_ELT' data-ref="llvm::XCore::G_INSERT_VECTOR_ELT" data-ref-filename="llvm..XCore..G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</dfn>	= <var>179</var>,</td></tr>
<tr><th id="195">195</th><td>    <dfn class="enum" id="llvm::XCore::G_EXTRACT_VECTOR_ELT" title='llvm::XCore::G_EXTRACT_VECTOR_ELT' data-ref="llvm::XCore::G_EXTRACT_VECTOR_ELT" data-ref-filename="llvm..XCore..G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</dfn>	= <var>180</var>,</td></tr>
<tr><th id="196">196</th><td>    <dfn class="enum" id="llvm::XCore::G_SHUFFLE_VECTOR" title='llvm::XCore::G_SHUFFLE_VECTOR' data-ref="llvm::XCore::G_SHUFFLE_VECTOR" data-ref-filename="llvm..XCore..G_SHUFFLE_VECTOR">G_SHUFFLE_VECTOR</dfn>	= <var>181</var>,</td></tr>
<tr><th id="197">197</th><td>    <dfn class="enum" id="llvm::XCore::G_CTTZ" title='llvm::XCore::G_CTTZ' data-ref="llvm::XCore::G_CTTZ" data-ref-filename="llvm..XCore..G_CTTZ">G_CTTZ</dfn>	= <var>182</var>,</td></tr>
<tr><th id="198">198</th><td>    <dfn class="enum" id="llvm::XCore::G_CTTZ_ZERO_UNDEF" title='llvm::XCore::G_CTTZ_ZERO_UNDEF' data-ref="llvm::XCore::G_CTTZ_ZERO_UNDEF" data-ref-filename="llvm..XCore..G_CTTZ_ZERO_UNDEF">G_CTTZ_ZERO_UNDEF</dfn>	= <var>183</var>,</td></tr>
<tr><th id="199">199</th><td>    <dfn class="enum" id="llvm::XCore::G_CTLZ" title='llvm::XCore::G_CTLZ' data-ref="llvm::XCore::G_CTLZ" data-ref-filename="llvm..XCore..G_CTLZ">G_CTLZ</dfn>	= <var>184</var>,</td></tr>
<tr><th id="200">200</th><td>    <dfn class="enum" id="llvm::XCore::G_CTLZ_ZERO_UNDEF" title='llvm::XCore::G_CTLZ_ZERO_UNDEF' data-ref="llvm::XCore::G_CTLZ_ZERO_UNDEF" data-ref-filename="llvm..XCore..G_CTLZ_ZERO_UNDEF">G_CTLZ_ZERO_UNDEF</dfn>	= <var>185</var>,</td></tr>
<tr><th id="201">201</th><td>    <dfn class="enum" id="llvm::XCore::G_CTPOP" title='llvm::XCore::G_CTPOP' data-ref="llvm::XCore::G_CTPOP" data-ref-filename="llvm..XCore..G_CTPOP">G_CTPOP</dfn>	= <var>186</var>,</td></tr>
<tr><th id="202">202</th><td>    <dfn class="enum" id="llvm::XCore::G_BSWAP" title='llvm::XCore::G_BSWAP' data-ref="llvm::XCore::G_BSWAP" data-ref-filename="llvm..XCore..G_BSWAP">G_BSWAP</dfn>	= <var>187</var>,</td></tr>
<tr><th id="203">203</th><td>    <dfn class="enum" id="llvm::XCore::G_BITREVERSE" title='llvm::XCore::G_BITREVERSE' data-ref="llvm::XCore::G_BITREVERSE" data-ref-filename="llvm..XCore..G_BITREVERSE">G_BITREVERSE</dfn>	= <var>188</var>,</td></tr>
<tr><th id="204">204</th><td>    <dfn class="enum" id="llvm::XCore::G_FCEIL" title='llvm::XCore::G_FCEIL' data-ref="llvm::XCore::G_FCEIL" data-ref-filename="llvm..XCore..G_FCEIL">G_FCEIL</dfn>	= <var>189</var>,</td></tr>
<tr><th id="205">205</th><td>    <dfn class="enum" id="llvm::XCore::G_FCOS" title='llvm::XCore::G_FCOS' data-ref="llvm::XCore::G_FCOS" data-ref-filename="llvm..XCore..G_FCOS">G_FCOS</dfn>	= <var>190</var>,</td></tr>
<tr><th id="206">206</th><td>    <dfn class="enum" id="llvm::XCore::G_FSIN" title='llvm::XCore::G_FSIN' data-ref="llvm::XCore::G_FSIN" data-ref-filename="llvm..XCore..G_FSIN">G_FSIN</dfn>	= <var>191</var>,</td></tr>
<tr><th id="207">207</th><td>    <dfn class="enum" id="llvm::XCore::G_FSQRT" title='llvm::XCore::G_FSQRT' data-ref="llvm::XCore::G_FSQRT" data-ref-filename="llvm..XCore..G_FSQRT">G_FSQRT</dfn>	= <var>192</var>,</td></tr>
<tr><th id="208">208</th><td>    <dfn class="enum" id="llvm::XCore::G_FFLOOR" title='llvm::XCore::G_FFLOOR' data-ref="llvm::XCore::G_FFLOOR" data-ref-filename="llvm..XCore..G_FFLOOR">G_FFLOOR</dfn>	= <var>193</var>,</td></tr>
<tr><th id="209">209</th><td>    <dfn class="enum" id="llvm::XCore::G_FRINT" title='llvm::XCore::G_FRINT' data-ref="llvm::XCore::G_FRINT" data-ref-filename="llvm..XCore..G_FRINT">G_FRINT</dfn>	= <var>194</var>,</td></tr>
<tr><th id="210">210</th><td>    <dfn class="enum" id="llvm::XCore::G_FNEARBYINT" title='llvm::XCore::G_FNEARBYINT' data-ref="llvm::XCore::G_FNEARBYINT" data-ref-filename="llvm..XCore..G_FNEARBYINT">G_FNEARBYINT</dfn>	= <var>195</var>,</td></tr>
<tr><th id="211">211</th><td>    <dfn class="enum" id="llvm::XCore::G_ADDRSPACE_CAST" title='llvm::XCore::G_ADDRSPACE_CAST' data-ref="llvm::XCore::G_ADDRSPACE_CAST" data-ref-filename="llvm..XCore..G_ADDRSPACE_CAST">G_ADDRSPACE_CAST</dfn>	= <var>196</var>,</td></tr>
<tr><th id="212">212</th><td>    <dfn class="enum" id="llvm::XCore::G_BLOCK_ADDR" title='llvm::XCore::G_BLOCK_ADDR' data-ref="llvm::XCore::G_BLOCK_ADDR" data-ref-filename="llvm..XCore..G_BLOCK_ADDR">G_BLOCK_ADDR</dfn>	= <var>197</var>,</td></tr>
<tr><th id="213">213</th><td>    <dfn class="enum" id="llvm::XCore::G_JUMP_TABLE" title='llvm::XCore::G_JUMP_TABLE' data-ref="llvm::XCore::G_JUMP_TABLE" data-ref-filename="llvm..XCore..G_JUMP_TABLE">G_JUMP_TABLE</dfn>	= <var>198</var>,</td></tr>
<tr><th id="214">214</th><td>    <dfn class="enum" id="llvm::XCore::G_DYN_STACKALLOC" title='llvm::XCore::G_DYN_STACKALLOC' data-ref="llvm::XCore::G_DYN_STACKALLOC" data-ref-filename="llvm..XCore..G_DYN_STACKALLOC">G_DYN_STACKALLOC</dfn>	= <var>199</var>,</td></tr>
<tr><th id="215">215</th><td>    <dfn class="enum" id="llvm::XCore::G_STRICT_FADD" title='llvm::XCore::G_STRICT_FADD' data-ref="llvm::XCore::G_STRICT_FADD" data-ref-filename="llvm..XCore..G_STRICT_FADD">G_STRICT_FADD</dfn>	= <var>200</var>,</td></tr>
<tr><th id="216">216</th><td>    <dfn class="enum" id="llvm::XCore::G_STRICT_FSUB" title='llvm::XCore::G_STRICT_FSUB' data-ref="llvm::XCore::G_STRICT_FSUB" data-ref-filename="llvm..XCore..G_STRICT_FSUB">G_STRICT_FSUB</dfn>	= <var>201</var>,</td></tr>
<tr><th id="217">217</th><td>    <dfn class="enum" id="llvm::XCore::G_STRICT_FMUL" title='llvm::XCore::G_STRICT_FMUL' data-ref="llvm::XCore::G_STRICT_FMUL" data-ref-filename="llvm..XCore..G_STRICT_FMUL">G_STRICT_FMUL</dfn>	= <var>202</var>,</td></tr>
<tr><th id="218">218</th><td>    <dfn class="enum" id="llvm::XCore::G_STRICT_FDIV" title='llvm::XCore::G_STRICT_FDIV' data-ref="llvm::XCore::G_STRICT_FDIV" data-ref-filename="llvm..XCore..G_STRICT_FDIV">G_STRICT_FDIV</dfn>	= <var>203</var>,</td></tr>
<tr><th id="219">219</th><td>    <dfn class="enum" id="llvm::XCore::G_STRICT_FREM" title='llvm::XCore::G_STRICT_FREM' data-ref="llvm::XCore::G_STRICT_FREM" data-ref-filename="llvm..XCore..G_STRICT_FREM">G_STRICT_FREM</dfn>	= <var>204</var>,</td></tr>
<tr><th id="220">220</th><td>    <dfn class="enum" id="llvm::XCore::G_STRICT_FMA" title='llvm::XCore::G_STRICT_FMA' data-ref="llvm::XCore::G_STRICT_FMA" data-ref-filename="llvm..XCore..G_STRICT_FMA">G_STRICT_FMA</dfn>	= <var>205</var>,</td></tr>
<tr><th id="221">221</th><td>    <dfn class="enum" id="llvm::XCore::G_STRICT_FSQRT" title='llvm::XCore::G_STRICT_FSQRT' data-ref="llvm::XCore::G_STRICT_FSQRT" data-ref-filename="llvm..XCore..G_STRICT_FSQRT">G_STRICT_FSQRT</dfn>	= <var>206</var>,</td></tr>
<tr><th id="222">222</th><td>    <dfn class="enum" id="llvm::XCore::G_READ_REGISTER" title='llvm::XCore::G_READ_REGISTER' data-ref="llvm::XCore::G_READ_REGISTER" data-ref-filename="llvm..XCore..G_READ_REGISTER">G_READ_REGISTER</dfn>	= <var>207</var>,</td></tr>
<tr><th id="223">223</th><td>    <dfn class="enum" id="llvm::XCore::G_WRITE_REGISTER" title='llvm::XCore::G_WRITE_REGISTER' data-ref="llvm::XCore::G_WRITE_REGISTER" data-ref-filename="llvm..XCore..G_WRITE_REGISTER">G_WRITE_REGISTER</dfn>	= <var>208</var>,</td></tr>
<tr><th id="224">224</th><td>    <dfn class="enum" id="llvm::XCore::G_MEMCPY" title='llvm::XCore::G_MEMCPY' data-ref="llvm::XCore::G_MEMCPY" data-ref-filename="llvm..XCore..G_MEMCPY">G_MEMCPY</dfn>	= <var>209</var>,</td></tr>
<tr><th id="225">225</th><td>    <dfn class="enum" id="llvm::XCore::G_MEMMOVE" title='llvm::XCore::G_MEMMOVE' data-ref="llvm::XCore::G_MEMMOVE" data-ref-filename="llvm..XCore..G_MEMMOVE">G_MEMMOVE</dfn>	= <var>210</var>,</td></tr>
<tr><th id="226">226</th><td>    <dfn class="enum" id="llvm::XCore::G_MEMSET" title='llvm::XCore::G_MEMSET' data-ref="llvm::XCore::G_MEMSET" data-ref-filename="llvm..XCore..G_MEMSET">G_MEMSET</dfn>	= <var>211</var>,</td></tr>
<tr><th id="227">227</th><td>    <dfn class="enum" id="llvm::XCore::G_VECREDUCE_SEQ_FADD" title='llvm::XCore::G_VECREDUCE_SEQ_FADD' data-ref="llvm::XCore::G_VECREDUCE_SEQ_FADD" data-ref-filename="llvm..XCore..G_VECREDUCE_SEQ_FADD">G_VECREDUCE_SEQ_FADD</dfn>	= <var>212</var>,</td></tr>
<tr><th id="228">228</th><td>    <dfn class="enum" id="llvm::XCore::G_VECREDUCE_SEQ_FMUL" title='llvm::XCore::G_VECREDUCE_SEQ_FMUL' data-ref="llvm::XCore::G_VECREDUCE_SEQ_FMUL" data-ref-filename="llvm..XCore..G_VECREDUCE_SEQ_FMUL">G_VECREDUCE_SEQ_FMUL</dfn>	= <var>213</var>,</td></tr>
<tr><th id="229">229</th><td>    <dfn class="enum" id="llvm::XCore::G_VECREDUCE_FADD" title='llvm::XCore::G_VECREDUCE_FADD' data-ref="llvm::XCore::G_VECREDUCE_FADD" data-ref-filename="llvm..XCore..G_VECREDUCE_FADD">G_VECREDUCE_FADD</dfn>	= <var>214</var>,</td></tr>
<tr><th id="230">230</th><td>    <dfn class="enum" id="llvm::XCore::G_VECREDUCE_FMUL" title='llvm::XCore::G_VECREDUCE_FMUL' data-ref="llvm::XCore::G_VECREDUCE_FMUL" data-ref-filename="llvm..XCore..G_VECREDUCE_FMUL">G_VECREDUCE_FMUL</dfn>	= <var>215</var>,</td></tr>
<tr><th id="231">231</th><td>    <dfn class="enum" id="llvm::XCore::G_VECREDUCE_FMAX" title='llvm::XCore::G_VECREDUCE_FMAX' data-ref="llvm::XCore::G_VECREDUCE_FMAX" data-ref-filename="llvm..XCore..G_VECREDUCE_FMAX">G_VECREDUCE_FMAX</dfn>	= <var>216</var>,</td></tr>
<tr><th id="232">232</th><td>    <dfn class="enum" id="llvm::XCore::G_VECREDUCE_FMIN" title='llvm::XCore::G_VECREDUCE_FMIN' data-ref="llvm::XCore::G_VECREDUCE_FMIN" data-ref-filename="llvm..XCore..G_VECREDUCE_FMIN">G_VECREDUCE_FMIN</dfn>	= <var>217</var>,</td></tr>
<tr><th id="233">233</th><td>    <dfn class="enum" id="llvm::XCore::G_VECREDUCE_ADD" title='llvm::XCore::G_VECREDUCE_ADD' data-ref="llvm::XCore::G_VECREDUCE_ADD" data-ref-filename="llvm..XCore..G_VECREDUCE_ADD">G_VECREDUCE_ADD</dfn>	= <var>218</var>,</td></tr>
<tr><th id="234">234</th><td>    <dfn class="enum" id="llvm::XCore::G_VECREDUCE_MUL" title='llvm::XCore::G_VECREDUCE_MUL' data-ref="llvm::XCore::G_VECREDUCE_MUL" data-ref-filename="llvm..XCore..G_VECREDUCE_MUL">G_VECREDUCE_MUL</dfn>	= <var>219</var>,</td></tr>
<tr><th id="235">235</th><td>    <dfn class="enum" id="llvm::XCore::G_VECREDUCE_AND" title='llvm::XCore::G_VECREDUCE_AND' data-ref="llvm::XCore::G_VECREDUCE_AND" data-ref-filename="llvm..XCore..G_VECREDUCE_AND">G_VECREDUCE_AND</dfn>	= <var>220</var>,</td></tr>
<tr><th id="236">236</th><td>    <dfn class="enum" id="llvm::XCore::G_VECREDUCE_OR" title='llvm::XCore::G_VECREDUCE_OR' data-ref="llvm::XCore::G_VECREDUCE_OR" data-ref-filename="llvm..XCore..G_VECREDUCE_OR">G_VECREDUCE_OR</dfn>	= <var>221</var>,</td></tr>
<tr><th id="237">237</th><td>    <dfn class="enum" id="llvm::XCore::G_VECREDUCE_XOR" title='llvm::XCore::G_VECREDUCE_XOR' data-ref="llvm::XCore::G_VECREDUCE_XOR" data-ref-filename="llvm..XCore..G_VECREDUCE_XOR">G_VECREDUCE_XOR</dfn>	= <var>222</var>,</td></tr>
<tr><th id="238">238</th><td>    <dfn class="enum" id="llvm::XCore::G_VECREDUCE_SMAX" title='llvm::XCore::G_VECREDUCE_SMAX' data-ref="llvm::XCore::G_VECREDUCE_SMAX" data-ref-filename="llvm..XCore..G_VECREDUCE_SMAX">G_VECREDUCE_SMAX</dfn>	= <var>223</var>,</td></tr>
<tr><th id="239">239</th><td>    <dfn class="enum" id="llvm::XCore::G_VECREDUCE_SMIN" title='llvm::XCore::G_VECREDUCE_SMIN' data-ref="llvm::XCore::G_VECREDUCE_SMIN" data-ref-filename="llvm..XCore..G_VECREDUCE_SMIN">G_VECREDUCE_SMIN</dfn>	= <var>224</var>,</td></tr>
<tr><th id="240">240</th><td>    <dfn class="enum" id="llvm::XCore::G_VECREDUCE_UMAX" title='llvm::XCore::G_VECREDUCE_UMAX' data-ref="llvm::XCore::G_VECREDUCE_UMAX" data-ref-filename="llvm..XCore..G_VECREDUCE_UMAX">G_VECREDUCE_UMAX</dfn>	= <var>225</var>,</td></tr>
<tr><th id="241">241</th><td>    <dfn class="enum" id="llvm::XCore::G_VECREDUCE_UMIN" title='llvm::XCore::G_VECREDUCE_UMIN' data-ref="llvm::XCore::G_VECREDUCE_UMIN" data-ref-filename="llvm..XCore..G_VECREDUCE_UMIN">G_VECREDUCE_UMIN</dfn>	= <var>226</var>,</td></tr>
<tr><th id="242">242</th><td>    <dfn class="enum" id="llvm::XCore::ADJCALLSTACKDOWN" title='llvm::XCore::ADJCALLSTACKDOWN' data-ref="llvm::XCore::ADJCALLSTACKDOWN" data-ref-filename="llvm..XCore..ADJCALLSTACKDOWN">ADJCALLSTACKDOWN</dfn>	= <var>227</var>,</td></tr>
<tr><th id="243">243</th><td>    <dfn class="enum" id="llvm::XCore::ADJCALLSTACKUP" title='llvm::XCore::ADJCALLSTACKUP' data-ref="llvm::XCore::ADJCALLSTACKUP" data-ref-filename="llvm..XCore..ADJCALLSTACKUP">ADJCALLSTACKUP</dfn>	= <var>228</var>,</td></tr>
<tr><th id="244">244</th><td>    <dfn class="enum" id="llvm::XCore::BR_JT" title='llvm::XCore::BR_JT' data-ref="llvm::XCore::BR_JT" data-ref-filename="llvm..XCore..BR_JT">BR_JT</dfn>	= <var>229</var>,</td></tr>
<tr><th id="245">245</th><td>    <dfn class="enum" id="llvm::XCore::BR_JT32" title='llvm::XCore::BR_JT32' data-ref="llvm::XCore::BR_JT32" data-ref-filename="llvm..XCore..BR_JT32">BR_JT32</dfn>	= <var>230</var>,</td></tr>
<tr><th id="246">246</th><td>    <dfn class="enum" id="llvm::XCore::EH_RETURN" title='llvm::XCore::EH_RETURN' data-ref="llvm::XCore::EH_RETURN" data-ref-filename="llvm..XCore..EH_RETURN">EH_RETURN</dfn>	= <var>231</var>,</td></tr>
<tr><th id="247">247</th><td>    <dfn class="enum" id="llvm::XCore::FRAME_TO_ARGS_OFFSET" title='llvm::XCore::FRAME_TO_ARGS_OFFSET' data-ref="llvm::XCore::FRAME_TO_ARGS_OFFSET" data-ref-filename="llvm..XCore..FRAME_TO_ARGS_OFFSET">FRAME_TO_ARGS_OFFSET</dfn>	= <var>232</var>,</td></tr>
<tr><th id="248">248</th><td>    <dfn class="enum" id="llvm::XCore::Int_MemBarrier" title='llvm::XCore::Int_MemBarrier' data-ref="llvm::XCore::Int_MemBarrier" data-ref-filename="llvm..XCore..Int_MemBarrier">Int_MemBarrier</dfn>	= <var>233</var>,</td></tr>
<tr><th id="249">249</th><td>    <dfn class="enum" id="llvm::XCore::LDAWFI" title='llvm::XCore::LDAWFI' data-ref="llvm::XCore::LDAWFI" data-ref-filename="llvm..XCore..LDAWFI">LDAWFI</dfn>	= <var>234</var>,</td></tr>
<tr><th id="250">250</th><td>    <dfn class="enum" id="llvm::XCore::LDWFI" title='llvm::XCore::LDWFI' data-ref="llvm::XCore::LDWFI" data-ref-filename="llvm..XCore..LDWFI">LDWFI</dfn>	= <var>235</var>,</td></tr>
<tr><th id="251">251</th><td>    <dfn class="enum" id="llvm::XCore::SELECT_CC" title='llvm::XCore::SELECT_CC' data-ref="llvm::XCore::SELECT_CC" data-ref-filename="llvm..XCore..SELECT_CC">SELECT_CC</dfn>	= <var>236</var>,</td></tr>
<tr><th id="252">252</th><td>    <dfn class="enum" id="llvm::XCore::STWFI" title='llvm::XCore::STWFI' data-ref="llvm::XCore::STWFI" data-ref-filename="llvm..XCore..STWFI">STWFI</dfn>	= <var>237</var>,</td></tr>
<tr><th id="253">253</th><td>    <dfn class="enum" id="llvm::XCore::ADD_2rus" title='llvm::XCore::ADD_2rus' data-ref="llvm::XCore::ADD_2rus" data-ref-filename="llvm..XCore..ADD_2rus">ADD_2rus</dfn>	= <var>238</var>,</td></tr>
<tr><th id="254">254</th><td>    <dfn class="enum" id="llvm::XCore::ADD_3r" title='llvm::XCore::ADD_3r' data-ref="llvm::XCore::ADD_3r" data-ref-filename="llvm..XCore..ADD_3r">ADD_3r</dfn>	= <var>239</var>,</td></tr>
<tr><th id="255">255</th><td>    <dfn class="enum" id="llvm::XCore::ANDNOT_2r" title='llvm::XCore::ANDNOT_2r' data-ref="llvm::XCore::ANDNOT_2r" data-ref-filename="llvm..XCore..ANDNOT_2r">ANDNOT_2r</dfn>	= <var>240</var>,</td></tr>
<tr><th id="256">256</th><td>    <dfn class="enum" id="llvm::XCore::AND_3r" title='llvm::XCore::AND_3r' data-ref="llvm::XCore::AND_3r" data-ref-filename="llvm..XCore..AND_3r">AND_3r</dfn>	= <var>241</var>,</td></tr>
<tr><th id="257">257</th><td>    <dfn class="enum" id="llvm::XCore::ASHR_l2rus" title='llvm::XCore::ASHR_l2rus' data-ref="llvm::XCore::ASHR_l2rus" data-ref-filename="llvm..XCore..ASHR_l2rus">ASHR_l2rus</dfn>	= <var>242</var>,</td></tr>
<tr><th id="258">258</th><td>    <dfn class="enum" id="llvm::XCore::ASHR_l3r" title='llvm::XCore::ASHR_l3r' data-ref="llvm::XCore::ASHR_l3r" data-ref-filename="llvm..XCore..ASHR_l3r">ASHR_l3r</dfn>	= <var>243</var>,</td></tr>
<tr><th id="259">259</th><td>    <dfn class="enum" id="llvm::XCore::BAU_1r" title='llvm::XCore::BAU_1r' data-ref="llvm::XCore::BAU_1r" data-ref-filename="llvm..XCore..BAU_1r">BAU_1r</dfn>	= <var>244</var>,</td></tr>
<tr><th id="260">260</th><td>    <dfn class="enum" id="llvm::XCore::BITREV_l2r" title='llvm::XCore::BITREV_l2r' data-ref="llvm::XCore::BITREV_l2r" data-ref-filename="llvm..XCore..BITREV_l2r">BITREV_l2r</dfn>	= <var>245</var>,</td></tr>
<tr><th id="261">261</th><td>    <dfn class="enum" id="llvm::XCore::BLACP_lu10" title='llvm::XCore::BLACP_lu10' data-ref="llvm::XCore::BLACP_lu10" data-ref-filename="llvm..XCore..BLACP_lu10">BLACP_lu10</dfn>	= <var>246</var>,</td></tr>
<tr><th id="262">262</th><td>    <dfn class="enum" id="llvm::XCore::BLACP_u10" title='llvm::XCore::BLACP_u10' data-ref="llvm::XCore::BLACP_u10" data-ref-filename="llvm..XCore..BLACP_u10">BLACP_u10</dfn>	= <var>247</var>,</td></tr>
<tr><th id="263">263</th><td>    <dfn class="enum" id="llvm::XCore::BLAT_lu6" title='llvm::XCore::BLAT_lu6' data-ref="llvm::XCore::BLAT_lu6" data-ref-filename="llvm..XCore..BLAT_lu6">BLAT_lu6</dfn>	= <var>248</var>,</td></tr>
<tr><th id="264">264</th><td>    <dfn class="enum" id="llvm::XCore::BLAT_u6" title='llvm::XCore::BLAT_u6' data-ref="llvm::XCore::BLAT_u6" data-ref-filename="llvm..XCore..BLAT_u6">BLAT_u6</dfn>	= <var>249</var>,</td></tr>
<tr><th id="265">265</th><td>    <dfn class="enum" id="llvm::XCore::BLA_1r" title='llvm::XCore::BLA_1r' data-ref="llvm::XCore::BLA_1r" data-ref-filename="llvm..XCore..BLA_1r">BLA_1r</dfn>	= <var>250</var>,</td></tr>
<tr><th id="266">266</th><td>    <dfn class="enum" id="llvm::XCore::BLRB_lu10" title='llvm::XCore::BLRB_lu10' data-ref="llvm::XCore::BLRB_lu10" data-ref-filename="llvm..XCore..BLRB_lu10">BLRB_lu10</dfn>	= <var>251</var>,</td></tr>
<tr><th id="267">267</th><td>    <dfn class="enum" id="llvm::XCore::BLRB_u10" title='llvm::XCore::BLRB_u10' data-ref="llvm::XCore::BLRB_u10" data-ref-filename="llvm..XCore..BLRB_u10">BLRB_u10</dfn>	= <var>252</var>,</td></tr>
<tr><th id="268">268</th><td>    <dfn class="enum" id="llvm::XCore::BLRF_lu10" title='llvm::XCore::BLRF_lu10' data-ref="llvm::XCore::BLRF_lu10" data-ref-filename="llvm..XCore..BLRF_lu10">BLRF_lu10</dfn>	= <var>253</var>,</td></tr>
<tr><th id="269">269</th><td>    <dfn class="enum" id="llvm::XCore::BLRF_u10" title='llvm::XCore::BLRF_u10' data-ref="llvm::XCore::BLRF_u10" data-ref-filename="llvm..XCore..BLRF_u10">BLRF_u10</dfn>	= <var>254</var>,</td></tr>
<tr><th id="270">270</th><td>    <dfn class="enum" id="llvm::XCore::BRBF_lru6" title='llvm::XCore::BRBF_lru6' data-ref="llvm::XCore::BRBF_lru6" data-ref-filename="llvm..XCore..BRBF_lru6">BRBF_lru6</dfn>	= <var>255</var>,</td></tr>
<tr><th id="271">271</th><td>    <dfn class="enum" id="llvm::XCore::BRBF_ru6" title='llvm::XCore::BRBF_ru6' data-ref="llvm::XCore::BRBF_ru6" data-ref-filename="llvm..XCore..BRBF_ru6">BRBF_ru6</dfn>	= <var>256</var>,</td></tr>
<tr><th id="272">272</th><td>    <dfn class="enum" id="llvm::XCore::BRBT_lru6" title='llvm::XCore::BRBT_lru6' data-ref="llvm::XCore::BRBT_lru6" data-ref-filename="llvm..XCore..BRBT_lru6">BRBT_lru6</dfn>	= <var>257</var>,</td></tr>
<tr><th id="273">273</th><td>    <dfn class="enum" id="llvm::XCore::BRBT_ru6" title='llvm::XCore::BRBT_ru6' data-ref="llvm::XCore::BRBT_ru6" data-ref-filename="llvm..XCore..BRBT_ru6">BRBT_ru6</dfn>	= <var>258</var>,</td></tr>
<tr><th id="274">274</th><td>    <dfn class="enum" id="llvm::XCore::BRBU_lu6" title='llvm::XCore::BRBU_lu6' data-ref="llvm::XCore::BRBU_lu6" data-ref-filename="llvm..XCore..BRBU_lu6">BRBU_lu6</dfn>	= <var>259</var>,</td></tr>
<tr><th id="275">275</th><td>    <dfn class="enum" id="llvm::XCore::BRBU_u6" title='llvm::XCore::BRBU_u6' data-ref="llvm::XCore::BRBU_u6" data-ref-filename="llvm..XCore..BRBU_u6">BRBU_u6</dfn>	= <var>260</var>,</td></tr>
<tr><th id="276">276</th><td>    <dfn class="enum" id="llvm::XCore::BRFF_lru6" title='llvm::XCore::BRFF_lru6' data-ref="llvm::XCore::BRFF_lru6" data-ref-filename="llvm..XCore..BRFF_lru6">BRFF_lru6</dfn>	= <var>261</var>,</td></tr>
<tr><th id="277">277</th><td>    <dfn class="enum" id="llvm::XCore::BRFF_ru6" title='llvm::XCore::BRFF_ru6' data-ref="llvm::XCore::BRFF_ru6" data-ref-filename="llvm..XCore..BRFF_ru6">BRFF_ru6</dfn>	= <var>262</var>,</td></tr>
<tr><th id="278">278</th><td>    <dfn class="enum" id="llvm::XCore::BRFT_lru6" title='llvm::XCore::BRFT_lru6' data-ref="llvm::XCore::BRFT_lru6" data-ref-filename="llvm..XCore..BRFT_lru6">BRFT_lru6</dfn>	= <var>263</var>,</td></tr>
<tr><th id="279">279</th><td>    <dfn class="enum" id="llvm::XCore::BRFT_ru6" title='llvm::XCore::BRFT_ru6' data-ref="llvm::XCore::BRFT_ru6" data-ref-filename="llvm..XCore..BRFT_ru6">BRFT_ru6</dfn>	= <var>264</var>,</td></tr>
<tr><th id="280">280</th><td>    <dfn class="enum" id="llvm::XCore::BRFU_lu6" title='llvm::XCore::BRFU_lu6' data-ref="llvm::XCore::BRFU_lu6" data-ref-filename="llvm..XCore..BRFU_lu6">BRFU_lu6</dfn>	= <var>265</var>,</td></tr>
<tr><th id="281">281</th><td>    <dfn class="enum" id="llvm::XCore::BRFU_u6" title='llvm::XCore::BRFU_u6' data-ref="llvm::XCore::BRFU_u6" data-ref-filename="llvm..XCore..BRFU_u6">BRFU_u6</dfn>	= <var>266</var>,</td></tr>
<tr><th id="282">282</th><td>    <dfn class="enum" id="llvm::XCore::BRU_1r" title='llvm::XCore::BRU_1r' data-ref="llvm::XCore::BRU_1r" data-ref-filename="llvm..XCore..BRU_1r">BRU_1r</dfn>	= <var>267</var>,</td></tr>
<tr><th id="283">283</th><td>    <dfn class="enum" id="llvm::XCore::BYTEREV_l2r" title='llvm::XCore::BYTEREV_l2r' data-ref="llvm::XCore::BYTEREV_l2r" data-ref-filename="llvm..XCore..BYTEREV_l2r">BYTEREV_l2r</dfn>	= <var>268</var>,</td></tr>
<tr><th id="284">284</th><td>    <dfn class="enum" id="llvm::XCore::CHKCT_2r" title='llvm::XCore::CHKCT_2r' data-ref="llvm::XCore::CHKCT_2r" data-ref-filename="llvm..XCore..CHKCT_2r">CHKCT_2r</dfn>	= <var>269</var>,</td></tr>
<tr><th id="285">285</th><td>    <dfn class="enum" id="llvm::XCore::CHKCT_rus" title='llvm::XCore::CHKCT_rus' data-ref="llvm::XCore::CHKCT_rus" data-ref-filename="llvm..XCore..CHKCT_rus">CHKCT_rus</dfn>	= <var>270</var>,</td></tr>
<tr><th id="286">286</th><td>    <dfn class="enum" id="llvm::XCore::CLRE_0R" title='llvm::XCore::CLRE_0R' data-ref="llvm::XCore::CLRE_0R" data-ref-filename="llvm..XCore..CLRE_0R">CLRE_0R</dfn>	= <var>271</var>,</td></tr>
<tr><th id="287">287</th><td>    <dfn class="enum" id="llvm::XCore::CLRPT_1R" title='llvm::XCore::CLRPT_1R' data-ref="llvm::XCore::CLRPT_1R" data-ref-filename="llvm..XCore..CLRPT_1R">CLRPT_1R</dfn>	= <var>272</var>,</td></tr>
<tr><th id="288">288</th><td>    <dfn class="enum" id="llvm::XCore::CLRSR_branch_lu6" title='llvm::XCore::CLRSR_branch_lu6' data-ref="llvm::XCore::CLRSR_branch_lu6" data-ref-filename="llvm..XCore..CLRSR_branch_lu6">CLRSR_branch_lu6</dfn>	= <var>273</var>,</td></tr>
<tr><th id="289">289</th><td>    <dfn class="enum" id="llvm::XCore::CLRSR_branch_u6" title='llvm::XCore::CLRSR_branch_u6' data-ref="llvm::XCore::CLRSR_branch_u6" data-ref-filename="llvm..XCore..CLRSR_branch_u6">CLRSR_branch_u6</dfn>	= <var>274</var>,</td></tr>
<tr><th id="290">290</th><td>    <dfn class="enum" id="llvm::XCore::CLRSR_lu6" title='llvm::XCore::CLRSR_lu6' data-ref="llvm::XCore::CLRSR_lu6" data-ref-filename="llvm..XCore..CLRSR_lu6">CLRSR_lu6</dfn>	= <var>275</var>,</td></tr>
<tr><th id="291">291</th><td>    <dfn class="enum" id="llvm::XCore::CLRSR_u6" title='llvm::XCore::CLRSR_u6' data-ref="llvm::XCore::CLRSR_u6" data-ref-filename="llvm..XCore..CLRSR_u6">CLRSR_u6</dfn>	= <var>276</var>,</td></tr>
<tr><th id="292">292</th><td>    <dfn class="enum" id="llvm::XCore::CLZ_l2r" title='llvm::XCore::CLZ_l2r' data-ref="llvm::XCore::CLZ_l2r" data-ref-filename="llvm..XCore..CLZ_l2r">CLZ_l2r</dfn>	= <var>277</var>,</td></tr>
<tr><th id="293">293</th><td>    <dfn class="enum" id="llvm::XCore::CRC8_l4r" title='llvm::XCore::CRC8_l4r' data-ref="llvm::XCore::CRC8_l4r" data-ref-filename="llvm..XCore..CRC8_l4r">CRC8_l4r</dfn>	= <var>278</var>,</td></tr>
<tr><th id="294">294</th><td>    <dfn class="enum" id="llvm::XCore::CRC_l3r" title='llvm::XCore::CRC_l3r' data-ref="llvm::XCore::CRC_l3r" data-ref-filename="llvm..XCore..CRC_l3r">CRC_l3r</dfn>	= <var>279</var>,</td></tr>
<tr><th id="295">295</th><td>    <dfn class="enum" id="llvm::XCore::DCALL_0R" title='llvm::XCore::DCALL_0R' data-ref="llvm::XCore::DCALL_0R" data-ref-filename="llvm..XCore..DCALL_0R">DCALL_0R</dfn>	= <var>280</var>,</td></tr>
<tr><th id="296">296</th><td>    <dfn class="enum" id="llvm::XCore::DENTSP_0R" title='llvm::XCore::DENTSP_0R' data-ref="llvm::XCore::DENTSP_0R" data-ref-filename="llvm..XCore..DENTSP_0R">DENTSP_0R</dfn>	= <var>281</var>,</td></tr>
<tr><th id="297">297</th><td>    <dfn class="enum" id="llvm::XCore::DGETREG_1r" title='llvm::XCore::DGETREG_1r' data-ref="llvm::XCore::DGETREG_1r" data-ref-filename="llvm..XCore..DGETREG_1r">DGETREG_1r</dfn>	= <var>282</var>,</td></tr>
<tr><th id="298">298</th><td>    <dfn class="enum" id="llvm::XCore::DIVS_l3r" title='llvm::XCore::DIVS_l3r' data-ref="llvm::XCore::DIVS_l3r" data-ref-filename="llvm..XCore..DIVS_l3r">DIVS_l3r</dfn>	= <var>283</var>,</td></tr>
<tr><th id="299">299</th><td>    <dfn class="enum" id="llvm::XCore::DIVU_l3r" title='llvm::XCore::DIVU_l3r' data-ref="llvm::XCore::DIVU_l3r" data-ref-filename="llvm..XCore..DIVU_l3r">DIVU_l3r</dfn>	= <var>284</var>,</td></tr>
<tr><th id="300">300</th><td>    <dfn class="enum" id="llvm::XCore::DRESTSP_0R" title='llvm::XCore::DRESTSP_0R' data-ref="llvm::XCore::DRESTSP_0R" data-ref-filename="llvm..XCore..DRESTSP_0R">DRESTSP_0R</dfn>	= <var>285</var>,</td></tr>
<tr><th id="301">301</th><td>    <dfn class="enum" id="llvm::XCore::DRET_0R" title='llvm::XCore::DRET_0R' data-ref="llvm::XCore::DRET_0R" data-ref-filename="llvm..XCore..DRET_0R">DRET_0R</dfn>	= <var>286</var>,</td></tr>
<tr><th id="302">302</th><td>    <dfn class="enum" id="llvm::XCore::ECALLF_1r" title='llvm::XCore::ECALLF_1r' data-ref="llvm::XCore::ECALLF_1r" data-ref-filename="llvm..XCore..ECALLF_1r">ECALLF_1r</dfn>	= <var>287</var>,</td></tr>
<tr><th id="303">303</th><td>    <dfn class="enum" id="llvm::XCore::ECALLT_1r" title='llvm::XCore::ECALLT_1r' data-ref="llvm::XCore::ECALLT_1r" data-ref-filename="llvm..XCore..ECALLT_1r">ECALLT_1r</dfn>	= <var>288</var>,</td></tr>
<tr><th id="304">304</th><td>    <dfn class="enum" id="llvm::XCore::EDU_1r" title='llvm::XCore::EDU_1r' data-ref="llvm::XCore::EDU_1r" data-ref-filename="llvm..XCore..EDU_1r">EDU_1r</dfn>	= <var>289</var>,</td></tr>
<tr><th id="305">305</th><td>    <dfn class="enum" id="llvm::XCore::EEF_2r" title='llvm::XCore::EEF_2r' data-ref="llvm::XCore::EEF_2r" data-ref-filename="llvm..XCore..EEF_2r">EEF_2r</dfn>	= <var>290</var>,</td></tr>
<tr><th id="306">306</th><td>    <dfn class="enum" id="llvm::XCore::EET_2r" title='llvm::XCore::EET_2r' data-ref="llvm::XCore::EET_2r" data-ref-filename="llvm..XCore..EET_2r">EET_2r</dfn>	= <var>291</var>,</td></tr>
<tr><th id="307">307</th><td>    <dfn class="enum" id="llvm::XCore::EEU_1r" title='llvm::XCore::EEU_1r' data-ref="llvm::XCore::EEU_1r" data-ref-filename="llvm..XCore..EEU_1r">EEU_1r</dfn>	= <var>292</var>,</td></tr>
<tr><th id="308">308</th><td>    <dfn class="enum" id="llvm::XCore::ENDIN_2r" title='llvm::XCore::ENDIN_2r' data-ref="llvm::XCore::ENDIN_2r" data-ref-filename="llvm..XCore..ENDIN_2r">ENDIN_2r</dfn>	= <var>293</var>,</td></tr>
<tr><th id="309">309</th><td>    <dfn class="enum" id="llvm::XCore::ENTSP_lu6" title='llvm::XCore::ENTSP_lu6' data-ref="llvm::XCore::ENTSP_lu6" data-ref-filename="llvm..XCore..ENTSP_lu6">ENTSP_lu6</dfn>	= <var>294</var>,</td></tr>
<tr><th id="310">310</th><td>    <dfn class="enum" id="llvm::XCore::ENTSP_u6" title='llvm::XCore::ENTSP_u6' data-ref="llvm::XCore::ENTSP_u6" data-ref-filename="llvm..XCore..ENTSP_u6">ENTSP_u6</dfn>	= <var>295</var>,</td></tr>
<tr><th id="311">311</th><td>    <dfn class="enum" id="llvm::XCore::EQ_2rus" title='llvm::XCore::EQ_2rus' data-ref="llvm::XCore::EQ_2rus" data-ref-filename="llvm..XCore..EQ_2rus">EQ_2rus</dfn>	= <var>296</var>,</td></tr>
<tr><th id="312">312</th><td>    <dfn class="enum" id="llvm::XCore::EQ_3r" title='llvm::XCore::EQ_3r' data-ref="llvm::XCore::EQ_3r" data-ref-filename="llvm..XCore..EQ_3r">EQ_3r</dfn>	= <var>297</var>,</td></tr>
<tr><th id="313">313</th><td>    <dfn class="enum" id="llvm::XCore::EXTDP_lu6" title='llvm::XCore::EXTDP_lu6' data-ref="llvm::XCore::EXTDP_lu6" data-ref-filename="llvm..XCore..EXTDP_lu6">EXTDP_lu6</dfn>	= <var>298</var>,</td></tr>
<tr><th id="314">314</th><td>    <dfn class="enum" id="llvm::XCore::EXTDP_u6" title='llvm::XCore::EXTDP_u6' data-ref="llvm::XCore::EXTDP_u6" data-ref-filename="llvm..XCore..EXTDP_u6">EXTDP_u6</dfn>	= <var>299</var>,</td></tr>
<tr><th id="315">315</th><td>    <dfn class="enum" id="llvm::XCore::EXTSP_lu6" title='llvm::XCore::EXTSP_lu6' data-ref="llvm::XCore::EXTSP_lu6" data-ref-filename="llvm..XCore..EXTSP_lu6">EXTSP_lu6</dfn>	= <var>300</var>,</td></tr>
<tr><th id="316">316</th><td>    <dfn class="enum" id="llvm::XCore::EXTSP_u6" title='llvm::XCore::EXTSP_u6' data-ref="llvm::XCore::EXTSP_u6" data-ref-filename="llvm..XCore..EXTSP_u6">EXTSP_u6</dfn>	= <var>301</var>,</td></tr>
<tr><th id="317">317</th><td>    <dfn class="enum" id="llvm::XCore::FREER_1r" title='llvm::XCore::FREER_1r' data-ref="llvm::XCore::FREER_1r" data-ref-filename="llvm..XCore..FREER_1r">FREER_1r</dfn>	= <var>302</var>,</td></tr>
<tr><th id="318">318</th><td>    <dfn class="enum" id="llvm::XCore::FREET_0R" title='llvm::XCore::FREET_0R' data-ref="llvm::XCore::FREET_0R" data-ref-filename="llvm..XCore..FREET_0R">FREET_0R</dfn>	= <var>303</var>,</td></tr>
<tr><th id="319">319</th><td>    <dfn class="enum" id="llvm::XCore::GETD_l2r" title='llvm::XCore::GETD_l2r' data-ref="llvm::XCore::GETD_l2r" data-ref-filename="llvm..XCore..GETD_l2r">GETD_l2r</dfn>	= <var>304</var>,</td></tr>
<tr><th id="320">320</th><td>    <dfn class="enum" id="llvm::XCore::GETED_0R" title='llvm::XCore::GETED_0R' data-ref="llvm::XCore::GETED_0R" data-ref-filename="llvm..XCore..GETED_0R">GETED_0R</dfn>	= <var>305</var>,</td></tr>
<tr><th id="321">321</th><td>    <dfn class="enum" id="llvm::XCore::GETET_0R" title='llvm::XCore::GETET_0R' data-ref="llvm::XCore::GETET_0R" data-ref-filename="llvm..XCore..GETET_0R">GETET_0R</dfn>	= <var>306</var>,</td></tr>
<tr><th id="322">322</th><td>    <dfn class="enum" id="llvm::XCore::GETID_0R" title='llvm::XCore::GETID_0R' data-ref="llvm::XCore::GETID_0R" data-ref-filename="llvm..XCore..GETID_0R">GETID_0R</dfn>	= <var>307</var>,</td></tr>
<tr><th id="323">323</th><td>    <dfn class="enum" id="llvm::XCore::GETKEP_0R" title='llvm::XCore::GETKEP_0R' data-ref="llvm::XCore::GETKEP_0R" data-ref-filename="llvm..XCore..GETKEP_0R">GETKEP_0R</dfn>	= <var>308</var>,</td></tr>
<tr><th id="324">324</th><td>    <dfn class="enum" id="llvm::XCore::GETKSP_0R" title='llvm::XCore::GETKSP_0R' data-ref="llvm::XCore::GETKSP_0R" data-ref-filename="llvm..XCore..GETKSP_0R">GETKSP_0R</dfn>	= <var>309</var>,</td></tr>
<tr><th id="325">325</th><td>    <dfn class="enum" id="llvm::XCore::GETN_l2r" title='llvm::XCore::GETN_l2r' data-ref="llvm::XCore::GETN_l2r" data-ref-filename="llvm..XCore..GETN_l2r">GETN_l2r</dfn>	= <var>310</var>,</td></tr>
<tr><th id="326">326</th><td>    <dfn class="enum" id="llvm::XCore::GETPS_l2r" title='llvm::XCore::GETPS_l2r' data-ref="llvm::XCore::GETPS_l2r" data-ref-filename="llvm..XCore..GETPS_l2r">GETPS_l2r</dfn>	= <var>311</var>,</td></tr>
<tr><th id="327">327</th><td>    <dfn class="enum" id="llvm::XCore::GETR_rus" title='llvm::XCore::GETR_rus' data-ref="llvm::XCore::GETR_rus" data-ref-filename="llvm..XCore..GETR_rus">GETR_rus</dfn>	= <var>312</var>,</td></tr>
<tr><th id="328">328</th><td>    <dfn class="enum" id="llvm::XCore::GETSR_lu6" title='llvm::XCore::GETSR_lu6' data-ref="llvm::XCore::GETSR_lu6" data-ref-filename="llvm..XCore..GETSR_lu6">GETSR_lu6</dfn>	= <var>313</var>,</td></tr>
<tr><th id="329">329</th><td>    <dfn class="enum" id="llvm::XCore::GETSR_u6" title='llvm::XCore::GETSR_u6' data-ref="llvm::XCore::GETSR_u6" data-ref-filename="llvm..XCore..GETSR_u6">GETSR_u6</dfn>	= <var>314</var>,</td></tr>
<tr><th id="330">330</th><td>    <dfn class="enum" id="llvm::XCore::GETST_2r" title='llvm::XCore::GETST_2r' data-ref="llvm::XCore::GETST_2r" data-ref-filename="llvm..XCore..GETST_2r">GETST_2r</dfn>	= <var>315</var>,</td></tr>
<tr><th id="331">331</th><td>    <dfn class="enum" id="llvm::XCore::GETTS_2r" title='llvm::XCore::GETTS_2r' data-ref="llvm::XCore::GETTS_2r" data-ref-filename="llvm..XCore..GETTS_2r">GETTS_2r</dfn>	= <var>316</var>,</td></tr>
<tr><th id="332">332</th><td>    <dfn class="enum" id="llvm::XCore::INCT_2r" title='llvm::XCore::INCT_2r' data-ref="llvm::XCore::INCT_2r" data-ref-filename="llvm..XCore..INCT_2r">INCT_2r</dfn>	= <var>317</var>,</td></tr>
<tr><th id="333">333</th><td>    <dfn class="enum" id="llvm::XCore::INITCP_2r" title='llvm::XCore::INITCP_2r' data-ref="llvm::XCore::INITCP_2r" data-ref-filename="llvm..XCore..INITCP_2r">INITCP_2r</dfn>	= <var>318</var>,</td></tr>
<tr><th id="334">334</th><td>    <dfn class="enum" id="llvm::XCore::INITDP_2r" title='llvm::XCore::INITDP_2r' data-ref="llvm::XCore::INITDP_2r" data-ref-filename="llvm..XCore..INITDP_2r">INITDP_2r</dfn>	= <var>319</var>,</td></tr>
<tr><th id="335">335</th><td>    <dfn class="enum" id="llvm::XCore::INITLR_l2r" title='llvm::XCore::INITLR_l2r' data-ref="llvm::XCore::INITLR_l2r" data-ref-filename="llvm..XCore..INITLR_l2r">INITLR_l2r</dfn>	= <var>320</var>,</td></tr>
<tr><th id="336">336</th><td>    <dfn class="enum" id="llvm::XCore::INITPC_2r" title='llvm::XCore::INITPC_2r' data-ref="llvm::XCore::INITPC_2r" data-ref-filename="llvm..XCore..INITPC_2r">INITPC_2r</dfn>	= <var>321</var>,</td></tr>
<tr><th id="337">337</th><td>    <dfn class="enum" id="llvm::XCore::INITSP_2r" title='llvm::XCore::INITSP_2r' data-ref="llvm::XCore::INITSP_2r" data-ref-filename="llvm..XCore..INITSP_2r">INITSP_2r</dfn>	= <var>322</var>,</td></tr>
<tr><th id="338">338</th><td>    <dfn class="enum" id="llvm::XCore::INPW_l2rus" title='llvm::XCore::INPW_l2rus' data-ref="llvm::XCore::INPW_l2rus" data-ref-filename="llvm..XCore..INPW_l2rus">INPW_l2rus</dfn>	= <var>323</var>,</td></tr>
<tr><th id="339">339</th><td>    <dfn class="enum" id="llvm::XCore::INSHR_2r" title='llvm::XCore::INSHR_2r' data-ref="llvm::XCore::INSHR_2r" data-ref-filename="llvm..XCore..INSHR_2r">INSHR_2r</dfn>	= <var>324</var>,</td></tr>
<tr><th id="340">340</th><td>    <dfn class="enum" id="llvm::XCore::INT_2r" title='llvm::XCore::INT_2r' data-ref="llvm::XCore::INT_2r" data-ref-filename="llvm..XCore..INT_2r">INT_2r</dfn>	= <var>325</var>,</td></tr>
<tr><th id="341">341</th><td>    <dfn class="enum" id="llvm::XCore::IN_2r" title='llvm::XCore::IN_2r' data-ref="llvm::XCore::IN_2r" data-ref-filename="llvm..XCore..IN_2r">IN_2r</dfn>	= <var>326</var>,</td></tr>
<tr><th id="342">342</th><td>    <dfn class="enum" id="llvm::XCore::KCALL_1r" title='llvm::XCore::KCALL_1r' data-ref="llvm::XCore::KCALL_1r" data-ref-filename="llvm..XCore..KCALL_1r">KCALL_1r</dfn>	= <var>327</var>,</td></tr>
<tr><th id="343">343</th><td>    <dfn class="enum" id="llvm::XCore::KCALL_lu6" title='llvm::XCore::KCALL_lu6' data-ref="llvm::XCore::KCALL_lu6" data-ref-filename="llvm..XCore..KCALL_lu6">KCALL_lu6</dfn>	= <var>328</var>,</td></tr>
<tr><th id="344">344</th><td>    <dfn class="enum" id="llvm::XCore::KCALL_u6" title='llvm::XCore::KCALL_u6' data-ref="llvm::XCore::KCALL_u6" data-ref-filename="llvm..XCore..KCALL_u6">KCALL_u6</dfn>	= <var>329</var>,</td></tr>
<tr><th id="345">345</th><td>    <dfn class="enum" id="llvm::XCore::KENTSP_lu6" title='llvm::XCore::KENTSP_lu6' data-ref="llvm::XCore::KENTSP_lu6" data-ref-filename="llvm..XCore..KENTSP_lu6">KENTSP_lu6</dfn>	= <var>330</var>,</td></tr>
<tr><th id="346">346</th><td>    <dfn class="enum" id="llvm::XCore::KENTSP_u6" title='llvm::XCore::KENTSP_u6' data-ref="llvm::XCore::KENTSP_u6" data-ref-filename="llvm..XCore..KENTSP_u6">KENTSP_u6</dfn>	= <var>331</var>,</td></tr>
<tr><th id="347">347</th><td>    <dfn class="enum" id="llvm::XCore::KRESTSP_lu6" title='llvm::XCore::KRESTSP_lu6' data-ref="llvm::XCore::KRESTSP_lu6" data-ref-filename="llvm..XCore..KRESTSP_lu6">KRESTSP_lu6</dfn>	= <var>332</var>,</td></tr>
<tr><th id="348">348</th><td>    <dfn class="enum" id="llvm::XCore::KRESTSP_u6" title='llvm::XCore::KRESTSP_u6' data-ref="llvm::XCore::KRESTSP_u6" data-ref-filename="llvm..XCore..KRESTSP_u6">KRESTSP_u6</dfn>	= <var>333</var>,</td></tr>
<tr><th id="349">349</th><td>    <dfn class="enum" id="llvm::XCore::KRET_0R" title='llvm::XCore::KRET_0R' data-ref="llvm::XCore::KRET_0R" data-ref-filename="llvm..XCore..KRET_0R">KRET_0R</dfn>	= <var>334</var>,</td></tr>
<tr><th id="350">350</th><td>    <dfn class="enum" id="llvm::XCore::LADD_l5r" title='llvm::XCore::LADD_l5r' data-ref="llvm::XCore::LADD_l5r" data-ref-filename="llvm..XCore..LADD_l5r">LADD_l5r</dfn>	= <var>335</var>,</td></tr>
<tr><th id="351">351</th><td>    <dfn class="enum" id="llvm::XCore::LD16S_3r" title='llvm::XCore::LD16S_3r' data-ref="llvm::XCore::LD16S_3r" data-ref-filename="llvm..XCore..LD16S_3r">LD16S_3r</dfn>	= <var>336</var>,</td></tr>
<tr><th id="352">352</th><td>    <dfn class="enum" id="llvm::XCore::LD8U_3r" title='llvm::XCore::LD8U_3r' data-ref="llvm::XCore::LD8U_3r" data-ref-filename="llvm..XCore..LD8U_3r">LD8U_3r</dfn>	= <var>337</var>,</td></tr>
<tr><th id="353">353</th><td>    <dfn class="enum" id="llvm::XCore::LDA16B_l3r" title='llvm::XCore::LDA16B_l3r' data-ref="llvm::XCore::LDA16B_l3r" data-ref-filename="llvm..XCore..LDA16B_l3r">LDA16B_l3r</dfn>	= <var>338</var>,</td></tr>
<tr><th id="354">354</th><td>    <dfn class="enum" id="llvm::XCore::LDA16F_l3r" title='llvm::XCore::LDA16F_l3r' data-ref="llvm::XCore::LDA16F_l3r" data-ref-filename="llvm..XCore..LDA16F_l3r">LDA16F_l3r</dfn>	= <var>339</var>,</td></tr>
<tr><th id="355">355</th><td>    <dfn class="enum" id="llvm::XCore::LDAPB_lu10" title='llvm::XCore::LDAPB_lu10' data-ref="llvm::XCore::LDAPB_lu10" data-ref-filename="llvm..XCore..LDAPB_lu10">LDAPB_lu10</dfn>	= <var>340</var>,</td></tr>
<tr><th id="356">356</th><td>    <dfn class="enum" id="llvm::XCore::LDAPB_u10" title='llvm::XCore::LDAPB_u10' data-ref="llvm::XCore::LDAPB_u10" data-ref-filename="llvm..XCore..LDAPB_u10">LDAPB_u10</dfn>	= <var>341</var>,</td></tr>
<tr><th id="357">357</th><td>    <dfn class="enum" id="llvm::XCore::LDAPF_lu10" title='llvm::XCore::LDAPF_lu10' data-ref="llvm::XCore::LDAPF_lu10" data-ref-filename="llvm..XCore..LDAPF_lu10">LDAPF_lu10</dfn>	= <var>342</var>,</td></tr>
<tr><th id="358">358</th><td>    <dfn class="enum" id="llvm::XCore::LDAPF_lu10_ba" title='llvm::XCore::LDAPF_lu10_ba' data-ref="llvm::XCore::LDAPF_lu10_ba" data-ref-filename="llvm..XCore..LDAPF_lu10_ba">LDAPF_lu10_ba</dfn>	= <var>343</var>,</td></tr>
<tr><th id="359">359</th><td>    <dfn class="enum" id="llvm::XCore::LDAPF_u10" title='llvm::XCore::LDAPF_u10' data-ref="llvm::XCore::LDAPF_u10" data-ref-filename="llvm..XCore..LDAPF_u10">LDAPF_u10</dfn>	= <var>344</var>,</td></tr>
<tr><th id="360">360</th><td>    <dfn class="enum" id="llvm::XCore::LDAWB_l2rus" title='llvm::XCore::LDAWB_l2rus' data-ref="llvm::XCore::LDAWB_l2rus" data-ref-filename="llvm..XCore..LDAWB_l2rus">LDAWB_l2rus</dfn>	= <var>345</var>,</td></tr>
<tr><th id="361">361</th><td>    <dfn class="enum" id="llvm::XCore::LDAWB_l3r" title='llvm::XCore::LDAWB_l3r' data-ref="llvm::XCore::LDAWB_l3r" data-ref-filename="llvm..XCore..LDAWB_l3r">LDAWB_l3r</dfn>	= <var>346</var>,</td></tr>
<tr><th id="362">362</th><td>    <dfn class="enum" id="llvm::XCore::LDAWCP_lu6" title='llvm::XCore::LDAWCP_lu6' data-ref="llvm::XCore::LDAWCP_lu6" data-ref-filename="llvm..XCore..LDAWCP_lu6">LDAWCP_lu6</dfn>	= <var>347</var>,</td></tr>
<tr><th id="363">363</th><td>    <dfn class="enum" id="llvm::XCore::LDAWCP_u6" title='llvm::XCore::LDAWCP_u6' data-ref="llvm::XCore::LDAWCP_u6" data-ref-filename="llvm..XCore..LDAWCP_u6">LDAWCP_u6</dfn>	= <var>348</var>,</td></tr>
<tr><th id="364">364</th><td>    <dfn class="enum" id="llvm::XCore::LDAWDP_lru6" title='llvm::XCore::LDAWDP_lru6' data-ref="llvm::XCore::LDAWDP_lru6" data-ref-filename="llvm..XCore..LDAWDP_lru6">LDAWDP_lru6</dfn>	= <var>349</var>,</td></tr>
<tr><th id="365">365</th><td>    <dfn class="enum" id="llvm::XCore::LDAWDP_ru6" title='llvm::XCore::LDAWDP_ru6' data-ref="llvm::XCore::LDAWDP_ru6" data-ref-filename="llvm..XCore..LDAWDP_ru6">LDAWDP_ru6</dfn>	= <var>350</var>,</td></tr>
<tr><th id="366">366</th><td>    <dfn class="enum" id="llvm::XCore::LDAWF_l2rus" title='llvm::XCore::LDAWF_l2rus' data-ref="llvm::XCore::LDAWF_l2rus" data-ref-filename="llvm..XCore..LDAWF_l2rus">LDAWF_l2rus</dfn>	= <var>351</var>,</td></tr>
<tr><th id="367">367</th><td>    <dfn class="enum" id="llvm::XCore::LDAWF_l3r" title='llvm::XCore::LDAWF_l3r' data-ref="llvm::XCore::LDAWF_l3r" data-ref-filename="llvm..XCore..LDAWF_l3r">LDAWF_l3r</dfn>	= <var>352</var>,</td></tr>
<tr><th id="368">368</th><td>    <dfn class="enum" id="llvm::XCore::LDAWSP_lru6" title='llvm::XCore::LDAWSP_lru6' data-ref="llvm::XCore::LDAWSP_lru6" data-ref-filename="llvm..XCore..LDAWSP_lru6">LDAWSP_lru6</dfn>	= <var>353</var>,</td></tr>
<tr><th id="369">369</th><td>    <dfn class="enum" id="llvm::XCore::LDAWSP_ru6" title='llvm::XCore::LDAWSP_ru6' data-ref="llvm::XCore::LDAWSP_ru6" data-ref-filename="llvm..XCore..LDAWSP_ru6">LDAWSP_ru6</dfn>	= <var>354</var>,</td></tr>
<tr><th id="370">370</th><td>    <dfn class="enum" id="llvm::XCore::LDC_lru6" title='llvm::XCore::LDC_lru6' data-ref="llvm::XCore::LDC_lru6" data-ref-filename="llvm..XCore..LDC_lru6">LDC_lru6</dfn>	= <var>355</var>,</td></tr>
<tr><th id="371">371</th><td>    <dfn class="enum" id="llvm::XCore::LDC_ru6" title='llvm::XCore::LDC_ru6' data-ref="llvm::XCore::LDC_ru6" data-ref-filename="llvm..XCore..LDC_ru6">LDC_ru6</dfn>	= <var>356</var>,</td></tr>
<tr><th id="372">372</th><td>    <dfn class="enum" id="llvm::XCore::LDET_0R" title='llvm::XCore::LDET_0R' data-ref="llvm::XCore::LDET_0R" data-ref-filename="llvm..XCore..LDET_0R">LDET_0R</dfn>	= <var>357</var>,</td></tr>
<tr><th id="373">373</th><td>    <dfn class="enum" id="llvm::XCore::LDIVU_l5r" title='llvm::XCore::LDIVU_l5r' data-ref="llvm::XCore::LDIVU_l5r" data-ref-filename="llvm..XCore..LDIVU_l5r">LDIVU_l5r</dfn>	= <var>358</var>,</td></tr>
<tr><th id="374">374</th><td>    <dfn class="enum" id="llvm::XCore::LDSED_0R" title='llvm::XCore::LDSED_0R' data-ref="llvm::XCore::LDSED_0R" data-ref-filename="llvm..XCore..LDSED_0R">LDSED_0R</dfn>	= <var>359</var>,</td></tr>
<tr><th id="375">375</th><td>    <dfn class="enum" id="llvm::XCore::LDSPC_0R" title='llvm::XCore::LDSPC_0R' data-ref="llvm::XCore::LDSPC_0R" data-ref-filename="llvm..XCore..LDSPC_0R">LDSPC_0R</dfn>	= <var>360</var>,</td></tr>
<tr><th id="376">376</th><td>    <dfn class="enum" id="llvm::XCore::LDSSR_0R" title='llvm::XCore::LDSSR_0R' data-ref="llvm::XCore::LDSSR_0R" data-ref-filename="llvm..XCore..LDSSR_0R">LDSSR_0R</dfn>	= <var>361</var>,</td></tr>
<tr><th id="377">377</th><td>    <dfn class="enum" id="llvm::XCore::LDWCP_lru6" title='llvm::XCore::LDWCP_lru6' data-ref="llvm::XCore::LDWCP_lru6" data-ref-filename="llvm..XCore..LDWCP_lru6">LDWCP_lru6</dfn>	= <var>362</var>,</td></tr>
<tr><th id="378">378</th><td>    <dfn class="enum" id="llvm::XCore::LDWCP_lu10" title='llvm::XCore::LDWCP_lu10' data-ref="llvm::XCore::LDWCP_lu10" data-ref-filename="llvm..XCore..LDWCP_lu10">LDWCP_lu10</dfn>	= <var>363</var>,</td></tr>
<tr><th id="379">379</th><td>    <dfn class="enum" id="llvm::XCore::LDWCP_ru6" title='llvm::XCore::LDWCP_ru6' data-ref="llvm::XCore::LDWCP_ru6" data-ref-filename="llvm..XCore..LDWCP_ru6">LDWCP_ru6</dfn>	= <var>364</var>,</td></tr>
<tr><th id="380">380</th><td>    <dfn class="enum" id="llvm::XCore::LDWCP_u10" title='llvm::XCore::LDWCP_u10' data-ref="llvm::XCore::LDWCP_u10" data-ref-filename="llvm..XCore..LDWCP_u10">LDWCP_u10</dfn>	= <var>365</var>,</td></tr>
<tr><th id="381">381</th><td>    <dfn class="enum" id="llvm::XCore::LDWDP_lru6" title='llvm::XCore::LDWDP_lru6' data-ref="llvm::XCore::LDWDP_lru6" data-ref-filename="llvm..XCore..LDWDP_lru6">LDWDP_lru6</dfn>	= <var>366</var>,</td></tr>
<tr><th id="382">382</th><td>    <dfn class="enum" id="llvm::XCore::LDWDP_ru6" title='llvm::XCore::LDWDP_ru6' data-ref="llvm::XCore::LDWDP_ru6" data-ref-filename="llvm..XCore..LDWDP_ru6">LDWDP_ru6</dfn>	= <var>367</var>,</td></tr>
<tr><th id="383">383</th><td>    <dfn class="enum" id="llvm::XCore::LDWSP_lru6" title='llvm::XCore::LDWSP_lru6' data-ref="llvm::XCore::LDWSP_lru6" data-ref-filename="llvm..XCore..LDWSP_lru6">LDWSP_lru6</dfn>	= <var>368</var>,</td></tr>
<tr><th id="384">384</th><td>    <dfn class="enum" id="llvm::XCore::LDWSP_ru6" title='llvm::XCore::LDWSP_ru6' data-ref="llvm::XCore::LDWSP_ru6" data-ref-filename="llvm..XCore..LDWSP_ru6">LDWSP_ru6</dfn>	= <var>369</var>,</td></tr>
<tr><th id="385">385</th><td>    <dfn class="enum" id="llvm::XCore::LDW_2rus" title='llvm::XCore::LDW_2rus' data-ref="llvm::XCore::LDW_2rus" data-ref-filename="llvm..XCore..LDW_2rus">LDW_2rus</dfn>	= <var>370</var>,</td></tr>
<tr><th id="386">386</th><td>    <dfn class="enum" id="llvm::XCore::LDW_3r" title='llvm::XCore::LDW_3r' data-ref="llvm::XCore::LDW_3r" data-ref-filename="llvm..XCore..LDW_3r">LDW_3r</dfn>	= <var>371</var>,</td></tr>
<tr><th id="387">387</th><td>    <dfn class="enum" id="llvm::XCore::LMUL_l6r" title='llvm::XCore::LMUL_l6r' data-ref="llvm::XCore::LMUL_l6r" data-ref-filename="llvm..XCore..LMUL_l6r">LMUL_l6r</dfn>	= <var>372</var>,</td></tr>
<tr><th id="388">388</th><td>    <dfn class="enum" id="llvm::XCore::LSS_3r" title='llvm::XCore::LSS_3r' data-ref="llvm::XCore::LSS_3r" data-ref-filename="llvm..XCore..LSS_3r">LSS_3r</dfn>	= <var>373</var>,</td></tr>
<tr><th id="389">389</th><td>    <dfn class="enum" id="llvm::XCore::LSUB_l5r" title='llvm::XCore::LSUB_l5r' data-ref="llvm::XCore::LSUB_l5r" data-ref-filename="llvm..XCore..LSUB_l5r">LSUB_l5r</dfn>	= <var>374</var>,</td></tr>
<tr><th id="390">390</th><td>    <dfn class="enum" id="llvm::XCore::LSU_3r" title='llvm::XCore::LSU_3r' data-ref="llvm::XCore::LSU_3r" data-ref-filename="llvm..XCore..LSU_3r">LSU_3r</dfn>	= <var>375</var>,</td></tr>
<tr><th id="391">391</th><td>    <dfn class="enum" id="llvm::XCore::MACCS_l4r" title='llvm::XCore::MACCS_l4r' data-ref="llvm::XCore::MACCS_l4r" data-ref-filename="llvm..XCore..MACCS_l4r">MACCS_l4r</dfn>	= <var>376</var>,</td></tr>
<tr><th id="392">392</th><td>    <dfn class="enum" id="llvm::XCore::MACCU_l4r" title='llvm::XCore::MACCU_l4r' data-ref="llvm::XCore::MACCU_l4r" data-ref-filename="llvm..XCore..MACCU_l4r">MACCU_l4r</dfn>	= <var>377</var>,</td></tr>
<tr><th id="393">393</th><td>    <dfn class="enum" id="llvm::XCore::MJOIN_1r" title='llvm::XCore::MJOIN_1r' data-ref="llvm::XCore::MJOIN_1r" data-ref-filename="llvm..XCore..MJOIN_1r">MJOIN_1r</dfn>	= <var>378</var>,</td></tr>
<tr><th id="394">394</th><td>    <dfn class="enum" id="llvm::XCore::MKMSK_2r" title='llvm::XCore::MKMSK_2r' data-ref="llvm::XCore::MKMSK_2r" data-ref-filename="llvm..XCore..MKMSK_2r">MKMSK_2r</dfn>	= <var>379</var>,</td></tr>
<tr><th id="395">395</th><td>    <dfn class="enum" id="llvm::XCore::MKMSK_rus" title='llvm::XCore::MKMSK_rus' data-ref="llvm::XCore::MKMSK_rus" data-ref-filename="llvm..XCore..MKMSK_rus">MKMSK_rus</dfn>	= <var>380</var>,</td></tr>
<tr><th id="396">396</th><td>    <dfn class="enum" id="llvm::XCore::MSYNC_1r" title='llvm::XCore::MSYNC_1r' data-ref="llvm::XCore::MSYNC_1r" data-ref-filename="llvm..XCore..MSYNC_1r">MSYNC_1r</dfn>	= <var>381</var>,</td></tr>
<tr><th id="397">397</th><td>    <dfn class="enum" id="llvm::XCore::MUL_l3r" title='llvm::XCore::MUL_l3r' data-ref="llvm::XCore::MUL_l3r" data-ref-filename="llvm..XCore..MUL_l3r">MUL_l3r</dfn>	= <var>382</var>,</td></tr>
<tr><th id="398">398</th><td>    <dfn class="enum" id="llvm::XCore::NEG" title='llvm::XCore::NEG' data-ref="llvm::XCore::NEG" data-ref-filename="llvm..XCore..NEG">NEG</dfn>	= <var>383</var>,</td></tr>
<tr><th id="399">399</th><td>    <dfn class="enum" id="llvm::XCore::NOT" title='llvm::XCore::NOT' data-ref="llvm::XCore::NOT" data-ref-filename="llvm..XCore..NOT">NOT</dfn>	= <var>384</var>,</td></tr>
<tr><th id="400">400</th><td>    <dfn class="enum" id="llvm::XCore::OR_3r" title='llvm::XCore::OR_3r' data-ref="llvm::XCore::OR_3r" data-ref-filename="llvm..XCore..OR_3r">OR_3r</dfn>	= <var>385</var>,</td></tr>
<tr><th id="401">401</th><td>    <dfn class="enum" id="llvm::XCore::OUTCT_2r" title='llvm::XCore::OUTCT_2r' data-ref="llvm::XCore::OUTCT_2r" data-ref-filename="llvm..XCore..OUTCT_2r">OUTCT_2r</dfn>	= <var>386</var>,</td></tr>
<tr><th id="402">402</th><td>    <dfn class="enum" id="llvm::XCore::OUTCT_rus" title='llvm::XCore::OUTCT_rus' data-ref="llvm::XCore::OUTCT_rus" data-ref-filename="llvm..XCore..OUTCT_rus">OUTCT_rus</dfn>	= <var>387</var>,</td></tr>
<tr><th id="403">403</th><td>    <dfn class="enum" id="llvm::XCore::OUTPW_l2rus" title='llvm::XCore::OUTPW_l2rus' data-ref="llvm::XCore::OUTPW_l2rus" data-ref-filename="llvm..XCore..OUTPW_l2rus">OUTPW_l2rus</dfn>	= <var>388</var>,</td></tr>
<tr><th id="404">404</th><td>    <dfn class="enum" id="llvm::XCore::OUTSHR_2r" title='llvm::XCore::OUTSHR_2r' data-ref="llvm::XCore::OUTSHR_2r" data-ref-filename="llvm..XCore..OUTSHR_2r">OUTSHR_2r</dfn>	= <var>389</var>,</td></tr>
<tr><th id="405">405</th><td>    <dfn class="enum" id="llvm::XCore::OUTT_2r" title='llvm::XCore::OUTT_2r' data-ref="llvm::XCore::OUTT_2r" data-ref-filename="llvm..XCore..OUTT_2r">OUTT_2r</dfn>	= <var>390</var>,</td></tr>
<tr><th id="406">406</th><td>    <dfn class="enum" id="llvm::XCore::OUT_2r" title='llvm::XCore::OUT_2r' data-ref="llvm::XCore::OUT_2r" data-ref-filename="llvm..XCore..OUT_2r">OUT_2r</dfn>	= <var>391</var>,</td></tr>
<tr><th id="407">407</th><td>    <dfn class="enum" id="llvm::XCore::PEEK_2r" title='llvm::XCore::PEEK_2r' data-ref="llvm::XCore::PEEK_2r" data-ref-filename="llvm..XCore..PEEK_2r">PEEK_2r</dfn>	= <var>392</var>,</td></tr>
<tr><th id="408">408</th><td>    <dfn class="enum" id="llvm::XCore::REMS_l3r" title='llvm::XCore::REMS_l3r' data-ref="llvm::XCore::REMS_l3r" data-ref-filename="llvm..XCore..REMS_l3r">REMS_l3r</dfn>	= <var>393</var>,</td></tr>
<tr><th id="409">409</th><td>    <dfn class="enum" id="llvm::XCore::REMU_l3r" title='llvm::XCore::REMU_l3r' data-ref="llvm::XCore::REMU_l3r" data-ref-filename="llvm..XCore..REMU_l3r">REMU_l3r</dfn>	= <var>394</var>,</td></tr>
<tr><th id="410">410</th><td>    <dfn class="enum" id="llvm::XCore::RETSP_lu6" title='llvm::XCore::RETSP_lu6' data-ref="llvm::XCore::RETSP_lu6" data-ref-filename="llvm..XCore..RETSP_lu6">RETSP_lu6</dfn>	= <var>395</var>,</td></tr>
<tr><th id="411">411</th><td>    <dfn class="enum" id="llvm::XCore::RETSP_u6" title='llvm::XCore::RETSP_u6' data-ref="llvm::XCore::RETSP_u6" data-ref-filename="llvm..XCore..RETSP_u6">RETSP_u6</dfn>	= <var>396</var>,</td></tr>
<tr><th id="412">412</th><td>    <dfn class="enum" id="llvm::XCore::SETCLK_l2r" title='llvm::XCore::SETCLK_l2r' data-ref="llvm::XCore::SETCLK_l2r" data-ref-filename="llvm..XCore..SETCLK_l2r">SETCLK_l2r</dfn>	= <var>397</var>,</td></tr>
<tr><th id="413">413</th><td>    <dfn class="enum" id="llvm::XCore::SETCP_1r" title='llvm::XCore::SETCP_1r' data-ref="llvm::XCore::SETCP_1r" data-ref-filename="llvm..XCore..SETCP_1r">SETCP_1r</dfn>	= <var>398</var>,</td></tr>
<tr><th id="414">414</th><td>    <dfn class="enum" id="llvm::XCore::SETC_l2r" title='llvm::XCore::SETC_l2r' data-ref="llvm::XCore::SETC_l2r" data-ref-filename="llvm..XCore..SETC_l2r">SETC_l2r</dfn>	= <var>399</var>,</td></tr>
<tr><th id="415">415</th><td>    <dfn class="enum" id="llvm::XCore::SETC_lru6" title='llvm::XCore::SETC_lru6' data-ref="llvm::XCore::SETC_lru6" data-ref-filename="llvm..XCore..SETC_lru6">SETC_lru6</dfn>	= <var>400</var>,</td></tr>
<tr><th id="416">416</th><td>    <dfn class="enum" id="llvm::XCore::SETC_ru6" title='llvm::XCore::SETC_ru6' data-ref="llvm::XCore::SETC_ru6" data-ref-filename="llvm..XCore..SETC_ru6">SETC_ru6</dfn>	= <var>401</var>,</td></tr>
<tr><th id="417">417</th><td>    <dfn class="enum" id="llvm::XCore::SETDP_1r" title='llvm::XCore::SETDP_1r' data-ref="llvm::XCore::SETDP_1r" data-ref-filename="llvm..XCore..SETDP_1r">SETDP_1r</dfn>	= <var>402</var>,</td></tr>
<tr><th id="418">418</th><td>    <dfn class="enum" id="llvm::XCore::SETD_2r" title='llvm::XCore::SETD_2r' data-ref="llvm::XCore::SETD_2r" data-ref-filename="llvm..XCore..SETD_2r">SETD_2r</dfn>	= <var>403</var>,</td></tr>
<tr><th id="419">419</th><td>    <dfn class="enum" id="llvm::XCore::SETEV_1r" title='llvm::XCore::SETEV_1r' data-ref="llvm::XCore::SETEV_1r" data-ref-filename="llvm..XCore..SETEV_1r">SETEV_1r</dfn>	= <var>404</var>,</td></tr>
<tr><th id="420">420</th><td>    <dfn class="enum" id="llvm::XCore::SETKEP_0R" title='llvm::XCore::SETKEP_0R' data-ref="llvm::XCore::SETKEP_0R" data-ref-filename="llvm..XCore..SETKEP_0R">SETKEP_0R</dfn>	= <var>405</var>,</td></tr>
<tr><th id="421">421</th><td>    <dfn class="enum" id="llvm::XCore::SETN_l2r" title='llvm::XCore::SETN_l2r' data-ref="llvm::XCore::SETN_l2r" data-ref-filename="llvm..XCore..SETN_l2r">SETN_l2r</dfn>	= <var>406</var>,</td></tr>
<tr><th id="422">422</th><td>    <dfn class="enum" id="llvm::XCore::SETPSC_2r" title='llvm::XCore::SETPSC_2r' data-ref="llvm::XCore::SETPSC_2r" data-ref-filename="llvm..XCore..SETPSC_2r">SETPSC_2r</dfn>	= <var>407</var>,</td></tr>
<tr><th id="423">423</th><td>    <dfn class="enum" id="llvm::XCore::SETPS_l2r" title='llvm::XCore::SETPS_l2r' data-ref="llvm::XCore::SETPS_l2r" data-ref-filename="llvm..XCore..SETPS_l2r">SETPS_l2r</dfn>	= <var>408</var>,</td></tr>
<tr><th id="424">424</th><td>    <dfn class="enum" id="llvm::XCore::SETPT_2r" title='llvm::XCore::SETPT_2r' data-ref="llvm::XCore::SETPT_2r" data-ref-filename="llvm..XCore..SETPT_2r">SETPT_2r</dfn>	= <var>409</var>,</td></tr>
<tr><th id="425">425</th><td>    <dfn class="enum" id="llvm::XCore::SETRDY_l2r" title='llvm::XCore::SETRDY_l2r' data-ref="llvm::XCore::SETRDY_l2r" data-ref-filename="llvm..XCore..SETRDY_l2r">SETRDY_l2r</dfn>	= <var>410</var>,</td></tr>
<tr><th id="426">426</th><td>    <dfn class="enum" id="llvm::XCore::SETSP_1r" title='llvm::XCore::SETSP_1r' data-ref="llvm::XCore::SETSP_1r" data-ref-filename="llvm..XCore..SETSP_1r">SETSP_1r</dfn>	= <var>411</var>,</td></tr>
<tr><th id="427">427</th><td>    <dfn class="enum" id="llvm::XCore::SETSR_branch_lu6" title='llvm::XCore::SETSR_branch_lu6' data-ref="llvm::XCore::SETSR_branch_lu6" data-ref-filename="llvm..XCore..SETSR_branch_lu6">SETSR_branch_lu6</dfn>	= <var>412</var>,</td></tr>
<tr><th id="428">428</th><td>    <dfn class="enum" id="llvm::XCore::SETSR_branch_u6" title='llvm::XCore::SETSR_branch_u6' data-ref="llvm::XCore::SETSR_branch_u6" data-ref-filename="llvm..XCore..SETSR_branch_u6">SETSR_branch_u6</dfn>	= <var>413</var>,</td></tr>
<tr><th id="429">429</th><td>    <dfn class="enum" id="llvm::XCore::SETSR_lu6" title='llvm::XCore::SETSR_lu6' data-ref="llvm::XCore::SETSR_lu6" data-ref-filename="llvm..XCore..SETSR_lu6">SETSR_lu6</dfn>	= <var>414</var>,</td></tr>
<tr><th id="430">430</th><td>    <dfn class="enum" id="llvm::XCore::SETSR_u6" title='llvm::XCore::SETSR_u6' data-ref="llvm::XCore::SETSR_u6" data-ref-filename="llvm..XCore..SETSR_u6">SETSR_u6</dfn>	= <var>415</var>,</td></tr>
<tr><th id="431">431</th><td>    <dfn class="enum" id="llvm::XCore::SETTW_l2r" title='llvm::XCore::SETTW_l2r' data-ref="llvm::XCore::SETTW_l2r" data-ref-filename="llvm..XCore..SETTW_l2r">SETTW_l2r</dfn>	= <var>416</var>,</td></tr>
<tr><th id="432">432</th><td>    <dfn class="enum" id="llvm::XCore::SETV_1r" title='llvm::XCore::SETV_1r' data-ref="llvm::XCore::SETV_1r" data-ref-filename="llvm..XCore..SETV_1r">SETV_1r</dfn>	= <var>417</var>,</td></tr>
<tr><th id="433">433</th><td>    <dfn class="enum" id="llvm::XCore::SEXT_2r" title='llvm::XCore::SEXT_2r' data-ref="llvm::XCore::SEXT_2r" data-ref-filename="llvm..XCore..SEXT_2r">SEXT_2r</dfn>	= <var>418</var>,</td></tr>
<tr><th id="434">434</th><td>    <dfn class="enum" id="llvm::XCore::SEXT_rus" title='llvm::XCore::SEXT_rus' data-ref="llvm::XCore::SEXT_rus" data-ref-filename="llvm..XCore..SEXT_rus">SEXT_rus</dfn>	= <var>419</var>,</td></tr>
<tr><th id="435">435</th><td>    <dfn class="enum" id="llvm::XCore::SHL_2rus" title='llvm::XCore::SHL_2rus' data-ref="llvm::XCore::SHL_2rus" data-ref-filename="llvm..XCore..SHL_2rus">SHL_2rus</dfn>	= <var>420</var>,</td></tr>
<tr><th id="436">436</th><td>    <dfn class="enum" id="llvm::XCore::SHL_3r" title='llvm::XCore::SHL_3r' data-ref="llvm::XCore::SHL_3r" data-ref-filename="llvm..XCore..SHL_3r">SHL_3r</dfn>	= <var>421</var>,</td></tr>
<tr><th id="437">437</th><td>    <dfn class="enum" id="llvm::XCore::SHR_2rus" title='llvm::XCore::SHR_2rus' data-ref="llvm::XCore::SHR_2rus" data-ref-filename="llvm..XCore..SHR_2rus">SHR_2rus</dfn>	= <var>422</var>,</td></tr>
<tr><th id="438">438</th><td>    <dfn class="enum" id="llvm::XCore::SHR_3r" title='llvm::XCore::SHR_3r' data-ref="llvm::XCore::SHR_3r" data-ref-filename="llvm..XCore..SHR_3r">SHR_3r</dfn>	= <var>423</var>,</td></tr>
<tr><th id="439">439</th><td>    <dfn class="enum" id="llvm::XCore::SSYNC_0r" title='llvm::XCore::SSYNC_0r' data-ref="llvm::XCore::SSYNC_0r" data-ref-filename="llvm..XCore..SSYNC_0r">SSYNC_0r</dfn>	= <var>424</var>,</td></tr>
<tr><th id="440">440</th><td>    <dfn class="enum" id="llvm::XCore::ST16_l3r" title='llvm::XCore::ST16_l3r' data-ref="llvm::XCore::ST16_l3r" data-ref-filename="llvm..XCore..ST16_l3r">ST16_l3r</dfn>	= <var>425</var>,</td></tr>
<tr><th id="441">441</th><td>    <dfn class="enum" id="llvm::XCore::ST8_l3r" title='llvm::XCore::ST8_l3r' data-ref="llvm::XCore::ST8_l3r" data-ref-filename="llvm..XCore..ST8_l3r">ST8_l3r</dfn>	= <var>426</var>,</td></tr>
<tr><th id="442">442</th><td>    <dfn class="enum" id="llvm::XCore::STET_0R" title='llvm::XCore::STET_0R' data-ref="llvm::XCore::STET_0R" data-ref-filename="llvm..XCore..STET_0R">STET_0R</dfn>	= <var>427</var>,</td></tr>
<tr><th id="443">443</th><td>    <dfn class="enum" id="llvm::XCore::STSED_0R" title='llvm::XCore::STSED_0R' data-ref="llvm::XCore::STSED_0R" data-ref-filename="llvm..XCore..STSED_0R">STSED_0R</dfn>	= <var>428</var>,</td></tr>
<tr><th id="444">444</th><td>    <dfn class="enum" id="llvm::XCore::STSPC_0R" title='llvm::XCore::STSPC_0R' data-ref="llvm::XCore::STSPC_0R" data-ref-filename="llvm..XCore..STSPC_0R">STSPC_0R</dfn>	= <var>429</var>,</td></tr>
<tr><th id="445">445</th><td>    <dfn class="enum" id="llvm::XCore::STSSR_0R" title='llvm::XCore::STSSR_0R' data-ref="llvm::XCore::STSSR_0R" data-ref-filename="llvm..XCore..STSSR_0R">STSSR_0R</dfn>	= <var>430</var>,</td></tr>
<tr><th id="446">446</th><td>    <dfn class="enum" id="llvm::XCore::STWDP_lru6" title='llvm::XCore::STWDP_lru6' data-ref="llvm::XCore::STWDP_lru6" data-ref-filename="llvm..XCore..STWDP_lru6">STWDP_lru6</dfn>	= <var>431</var>,</td></tr>
<tr><th id="447">447</th><td>    <dfn class="enum" id="llvm::XCore::STWDP_ru6" title='llvm::XCore::STWDP_ru6' data-ref="llvm::XCore::STWDP_ru6" data-ref-filename="llvm..XCore..STWDP_ru6">STWDP_ru6</dfn>	= <var>432</var>,</td></tr>
<tr><th id="448">448</th><td>    <dfn class="enum" id="llvm::XCore::STWSP_lru6" title='llvm::XCore::STWSP_lru6' data-ref="llvm::XCore::STWSP_lru6" data-ref-filename="llvm..XCore..STWSP_lru6">STWSP_lru6</dfn>	= <var>433</var>,</td></tr>
<tr><th id="449">449</th><td>    <dfn class="enum" id="llvm::XCore::STWSP_ru6" title='llvm::XCore::STWSP_ru6' data-ref="llvm::XCore::STWSP_ru6" data-ref-filename="llvm..XCore..STWSP_ru6">STWSP_ru6</dfn>	= <var>434</var>,</td></tr>
<tr><th id="450">450</th><td>    <dfn class="enum" id="llvm::XCore::STW_2rus" title='llvm::XCore::STW_2rus' data-ref="llvm::XCore::STW_2rus" data-ref-filename="llvm..XCore..STW_2rus">STW_2rus</dfn>	= <var>435</var>,</td></tr>
<tr><th id="451">451</th><td>    <dfn class="enum" id="llvm::XCore::STW_l3r" title='llvm::XCore::STW_l3r' data-ref="llvm::XCore::STW_l3r" data-ref-filename="llvm..XCore..STW_l3r">STW_l3r</dfn>	= <var>436</var>,</td></tr>
<tr><th id="452">452</th><td>    <dfn class="enum" id="llvm::XCore::SUB_2rus" title='llvm::XCore::SUB_2rus' data-ref="llvm::XCore::SUB_2rus" data-ref-filename="llvm..XCore..SUB_2rus">SUB_2rus</dfn>	= <var>437</var>,</td></tr>
<tr><th id="453">453</th><td>    <dfn class="enum" id="llvm::XCore::SUB_3r" title='llvm::XCore::SUB_3r' data-ref="llvm::XCore::SUB_3r" data-ref-filename="llvm..XCore..SUB_3r">SUB_3r</dfn>	= <var>438</var>,</td></tr>
<tr><th id="454">454</th><td>    <dfn class="enum" id="llvm::XCore::SYNCR_1r" title='llvm::XCore::SYNCR_1r' data-ref="llvm::XCore::SYNCR_1r" data-ref-filename="llvm..XCore..SYNCR_1r">SYNCR_1r</dfn>	= <var>439</var>,</td></tr>
<tr><th id="455">455</th><td>    <dfn class="enum" id="llvm::XCore::TESTCT_2r" title='llvm::XCore::TESTCT_2r' data-ref="llvm::XCore::TESTCT_2r" data-ref-filename="llvm..XCore..TESTCT_2r">TESTCT_2r</dfn>	= <var>440</var>,</td></tr>
<tr><th id="456">456</th><td>    <dfn class="enum" id="llvm::XCore::TESTLCL_l2r" title='llvm::XCore::TESTLCL_l2r' data-ref="llvm::XCore::TESTLCL_l2r" data-ref-filename="llvm..XCore..TESTLCL_l2r">TESTLCL_l2r</dfn>	= <var>441</var>,</td></tr>
<tr><th id="457">457</th><td>    <dfn class="enum" id="llvm::XCore::TESTWCT_2r" title='llvm::XCore::TESTWCT_2r' data-ref="llvm::XCore::TESTWCT_2r" data-ref-filename="llvm..XCore..TESTWCT_2r">TESTWCT_2r</dfn>	= <var>442</var>,</td></tr>
<tr><th id="458">458</th><td>    <dfn class="enum" id="llvm::XCore::TSETMR_2r" title='llvm::XCore::TSETMR_2r' data-ref="llvm::XCore::TSETMR_2r" data-ref-filename="llvm..XCore..TSETMR_2r">TSETMR_2r</dfn>	= <var>443</var>,</td></tr>
<tr><th id="459">459</th><td>    <dfn class="enum" id="llvm::XCore::TSETR_3r" title='llvm::XCore::TSETR_3r' data-ref="llvm::XCore::TSETR_3r" data-ref-filename="llvm..XCore..TSETR_3r">TSETR_3r</dfn>	= <var>444</var>,</td></tr>
<tr><th id="460">460</th><td>    <dfn class="enum" id="llvm::XCore::TSTART_1R" title='llvm::XCore::TSTART_1R' data-ref="llvm::XCore::TSTART_1R" data-ref-filename="llvm..XCore..TSTART_1R">TSTART_1R</dfn>	= <var>445</var>,</td></tr>
<tr><th id="461">461</th><td>    <dfn class="enum" id="llvm::XCore::WAITEF_1R" title='llvm::XCore::WAITEF_1R' data-ref="llvm::XCore::WAITEF_1R" data-ref-filename="llvm..XCore..WAITEF_1R">WAITEF_1R</dfn>	= <var>446</var>,</td></tr>
<tr><th id="462">462</th><td>    <dfn class="enum" id="llvm::XCore::WAITET_1R" title='llvm::XCore::WAITET_1R' data-ref="llvm::XCore::WAITET_1R" data-ref-filename="llvm..XCore..WAITET_1R">WAITET_1R</dfn>	= <var>447</var>,</td></tr>
<tr><th id="463">463</th><td>    <dfn class="enum" id="llvm::XCore::WAITEU_0R" title='llvm::XCore::WAITEU_0R' data-ref="llvm::XCore::WAITEU_0R" data-ref-filename="llvm..XCore..WAITEU_0R">WAITEU_0R</dfn>	= <var>448</var>,</td></tr>
<tr><th id="464">464</th><td>    <dfn class="enum" id="llvm::XCore::XOR_l3r" title='llvm::XCore::XOR_l3r' data-ref="llvm::XCore::XOR_l3r" data-ref-filename="llvm..XCore..XOR_l3r">XOR_l3r</dfn>	= <var>449</var>,</td></tr>
<tr><th id="465">465</th><td>    <dfn class="enum" id="llvm::XCore::ZEXT_2r" title='llvm::XCore::ZEXT_2r' data-ref="llvm::XCore::ZEXT_2r" data-ref-filename="llvm..XCore..ZEXT_2r">ZEXT_2r</dfn>	= <var>450</var>,</td></tr>
<tr><th id="466">466</th><td>    <dfn class="enum" id="llvm::XCore::ZEXT_rus" title='llvm::XCore::ZEXT_rus' data-ref="llvm::XCore::ZEXT_rus" data-ref-filename="llvm..XCore..ZEXT_rus">ZEXT_rus</dfn>	= <var>451</var>,</td></tr>
<tr><th id="467">467</th><td>    <dfn class="enum" id="llvm::XCore::INSTRUCTION_LIST_END" title='llvm::XCore::INSTRUCTION_LIST_END' data-ref="llvm::XCore::INSTRUCTION_LIST_END" data-ref-filename="llvm..XCore..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</dfn> = <var>452</var></td></tr>
<tr><th id="468">468</th><td>  };</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>} <i>// end namespace XCore</i></td></tr>
<tr><th id="471">471</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="472">472</th><td><u>#<span data-ppcond="9">endif</span> // GET_INSTRINFO_ENUM</u></td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><u>#<span data-ppcond="474">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_SCHED_ENUM">GET_INSTRINFO_SCHED_ENUM</span></u></td></tr>
<tr><th id="475">475</th><td><u>#undef GET_INSTRINFO_SCHED_ENUM</u></td></tr>
<tr><th id="476">476</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><b>namespace</b> XCore {</td></tr>
<tr><th id="479">479</th><td><b>namespace</b> Sched {</td></tr>
<tr><th id="480">480</th><td>  <b>enum</b> {</td></tr>
<tr><th id="481">481</th><td>    NoInstrModel	= <var>0</var>,</td></tr>
<tr><th id="482">482</th><td>    SCHED_LIST_END = <var>1</var></td></tr>
<tr><th id="483">483</th><td>  };</td></tr>
<tr><th id="484">484</th><td>} <i>// end namespace Sched</i></td></tr>
<tr><th id="485">485</th><td>} <i>// end namespace XCore</i></td></tr>
<tr><th id="486">486</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="487">487</th><td><u>#<span data-ppcond="474">endif</span> // GET_INSTRINFO_SCHED_ENUM</u></td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><u>#<span data-ppcond="489">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_MC_DESC">GET_INSTRINFO_MC_DESC</span></u></td></tr>
<tr><th id="490">490</th><td><u>#undef GET_INSTRINFO_MC_DESC</u></td></tr>
<tr><th id="491">491</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList1[] = { XCore::SP, <var>0</var> };</td></tr>
<tr><th id="494">494</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList2[] = { XCore::R0, XCore::R1, XCore::R2, XCore::R3, XCore::R11, XCore::LR, <var>0</var> };</td></tr>
<tr><th id="495">495</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList3[] = { XCore::R11, <var>0</var> };</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo2[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="498">498</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo3[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="499">499</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo4[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="500">500</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo5[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, MCOI_TIED_TO(<var>0</var>) }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="501">501</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo6[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="502">502</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo7[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="503">503</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo8[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="504">504</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo9[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="505">505</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo10[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="506">506</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo11[] = { { <var>0</var>, <var>0</var>|(<var>1</var>&lt;&lt;MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="507">507</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo12[] = { { <var>0</var>, <var>0</var>|(<var>1</var>&lt;&lt;MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="508">508</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo13[] = { { <var>0</var>, <var>0</var>|(<var>1</var>&lt;&lt;MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="509">509</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo14[] = { { <var>0</var>, <var>0</var>|(<var>1</var>&lt;&lt;MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="510">510</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo15[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { <var>0</var>, <var>0</var>|(<var>1</var>&lt;&lt;MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="511">511</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo16[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="512">512</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo17[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="513">513</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo18[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="514">514</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo19[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_IMM_0, <var>0</var> }, };</td></tr>
<tr><th id="515">515</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo20[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="516">516</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo21[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_IMM_0, <var>0</var> }, };</td></tr>
<tr><th id="517">517</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo22[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="518">518</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo23[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="519">519</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo24[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="520">520</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo25[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="521">521</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo26[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="522">522</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo27[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="523">523</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo28[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="524">524</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo29[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_IMM_0, <var>0</var> }, };</td></tr>
<tr><th id="525">525</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo30[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="526">526</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo31[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="527">527</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo32[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="528">528</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo33[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="529">529</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo34[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_IMM_0, <var>0</var> }, };</td></tr>
<tr><th id="530">530</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo35[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="531">531</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo36[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="532">532</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo37[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, };</td></tr>
<tr><th id="533">533</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo38[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, };</td></tr>
<tr><th id="534">534</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo39[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="535">535</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo40[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="536">536</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo41[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="537">537</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo42[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_IMM_0, <var>0</var> }, };</td></tr>
<tr><th id="538">538</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo43[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="539">539</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo44[] = { { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="540">540</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo45[] = { { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="541">541</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo46[] = { { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="542">542</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo47[] = { { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="543">543</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo48[] = { { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="544">544</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo49[] = { { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="545">545</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo50[] = { { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="546">546</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo51[] = { { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="547">547</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo52[] = { { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="548">548</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo53[] = { { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>1</var>) }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="549">549</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo54[] = { { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="550">550</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo55[] = { { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="551">551</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo56[] = { { XCore::RRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="552">552</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo57[] = { { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="553">553</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo58[] = { { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>1</var>) }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="554">554</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo59[] = { { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="555">555</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo60[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="556">556</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo61[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { XCore::GRRegsRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td><b>extern</b> <em>const</em> MCInstrDesc XCoreInsts[] = {</td></tr>
<tr><th id="559">559</th><td>  { <var>0</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #0 = PHI</i></td></tr>
<tr><th id="560">560</th><td>  { <var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #1 = INLINEASM</i></td></tr>
<tr><th id="561">561</th><td>  { <var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #2 = INLINEASM_BR</i></td></tr>
<tr><th id="562">562</th><td>  { <var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::NotDuplicable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #3 = CFI_INSTRUCTION</i></td></tr>
<tr><th id="563">563</th><td>  { <var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::NotDuplicable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #4 = EH_LABEL</i></td></tr>
<tr><th id="564">564</th><td>  { <var>5</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::NotDuplicable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #5 = GC_LABEL</i></td></tr>
<tr><th id="565">565</th><td>  { <var>6</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::NotDuplicable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #6 = ANNOTATION_LABEL</i></td></tr>
<tr><th id="566">566</th><td>  { <var>7</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #7 = KILL</i></td></tr>
<tr><th id="567">567</th><td>  { <var>8</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo4 },  <i>// Inst #8 = EXTRACT_SUBREG</i></td></tr>
<tr><th id="568">568</th><td>  { <var>9</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo5 },  <i>// Inst #9 = INSERT_SUBREG</i></td></tr>
<tr><th id="569">569</th><td>  { <var>10</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #10 = IMPLICIT_DEF</i></td></tr>
<tr><th id="570">570</th><td>  { <var>11</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo6 },  <i>// Inst #11 = SUBREG_TO_REG</i></td></tr>
<tr><th id="571">571</th><td>  { <var>12</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo4 },  <i>// Inst #12 = COPY_TO_REGCLASS</i></td></tr>
<tr><th id="572">572</th><td>  { <var>13</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #13 = DBG_VALUE</i></td></tr>
<tr><th id="573">573</th><td>  { <var>14</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #14 = DBG_INSTR_REF</i></td></tr>
<tr><th id="574">574</th><td>  { <var>15</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #15 = DBG_LABEL</i></td></tr>
<tr><th id="575">575</th><td>  { <var>16</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo7 },  <i>// Inst #16 = REG_SEQUENCE</i></td></tr>
<tr><th id="576">576</th><td>  { <var>17</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo7 },  <i>// Inst #17 = COPY</i></td></tr>
<tr><th id="577">577</th><td>  { <var>18</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #18 = BUNDLE</i></td></tr>
<tr><th id="578">578</th><td>  { <var>19</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #19 = LIFETIME_START</i></td></tr>
<tr><th id="579">579</th><td>  { <var>20</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #20 = LIFETIME_END</i></td></tr>
<tr><th id="580">580</th><td>  { <var>21</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo8 },  <i>// Inst #21 = PSEUDO_PROBE</i></td></tr>
<tr><th id="581">581</th><td>  { <var>22</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo9 },  <i>// Inst #22 = STACKMAP</i></td></tr>
<tr><th id="582">582</th><td>  { <var>23</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #23 = FENTRY_CALL</i></td></tr>
<tr><th id="583">583</th><td>  { <var>24</var>,	<var>6</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo10 },  <i>// Inst #24 = PATCHPOINT</i></td></tr>
<tr><th id="584">584</th><td>  { <var>25</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo11 },  <i>// Inst #25 = LOAD_STACK_GUARD</i></td></tr>
<tr><th id="585">585</th><td>  { <var>26</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #26 = PREALLOCATED_SETUP</i></td></tr>
<tr><th id="586">586</th><td>  { <var>27</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo12 },  <i>// Inst #27 = PREALLOCATED_ARG</i></td></tr>
<tr><th id="587">587</th><td>  { <var>28</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #28 = STATEPOINT</i></td></tr>
<tr><th id="588">588</th><td>  { <var>29</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo13 },  <i>// Inst #29 = LOCAL_ESCAPE</i></td></tr>
<tr><th id="589">589</th><td>  { <var>30</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #30 = FAULTING_OP</i></td></tr>
<tr><th id="590">590</th><td>  { <var>31</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #31 = PATCHABLE_OP</i></td></tr>
<tr><th id="591">591</th><td>  { <var>32</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #32 = PATCHABLE_FUNCTION_ENTER</i></td></tr>
<tr><th id="592">592</th><td>  { <var>33</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Return)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #33 = PATCHABLE_RET</i></td></tr>
<tr><th id="593">593</th><td>  { <var>34</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #34 = PATCHABLE_FUNCTION_EXIT</i></td></tr>
<tr><th id="594">594</th><td>  { <var>35</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Return)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #35 = PATCHABLE_TAIL_CALL</i></td></tr>
<tr><th id="595">595</th><td>  { <var>36</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo14 },  <i>// Inst #36 = PATCHABLE_EVENT_CALL</i></td></tr>
<tr><th id="596">596</th><td>  { <var>37</var>,	<var>3</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo15 },  <i>// Inst #37 = PATCHABLE_TYPED_EVENT_CALL</i></td></tr>
<tr><th id="597">597</th><td>  { <var>38</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #38 = ICALL_BRANCH_FUNNEL</i></td></tr>
<tr><th id="598">598</th><td>  { <var>39</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #39 = G_ADD</i></td></tr>
<tr><th id="599">599</th><td>  { <var>40</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #40 = G_SUB</i></td></tr>
<tr><th id="600">600</th><td>  { <var>41</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #41 = G_MUL</i></td></tr>
<tr><th id="601">601</th><td>  { <var>42</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #42 = G_SDIV</i></td></tr>
<tr><th id="602">602</th><td>  { <var>43</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #43 = G_UDIV</i></td></tr>
<tr><th id="603">603</th><td>  { <var>44</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #44 = G_SREM</i></td></tr>
<tr><th id="604">604</th><td>  { <var>45</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #45 = G_UREM</i></td></tr>
<tr><th id="605">605</th><td>  { <var>46</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #46 = G_AND</i></td></tr>
<tr><th id="606">606</th><td>  { <var>47</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #47 = G_OR</i></td></tr>
<tr><th id="607">607</th><td>  { <var>48</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #48 = G_XOR</i></td></tr>
<tr><th id="608">608</th><td>  { <var>49</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo17 },  <i>// Inst #49 = G_IMPLICIT_DEF</i></td></tr>
<tr><th id="609">609</th><td>  { <var>50</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo17 },  <i>// Inst #50 = G_PHI</i></td></tr>
<tr><th id="610">610</th><td>  { <var>51</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #51 = G_FRAME_INDEX</i></td></tr>
<tr><th id="611">611</th><td>  { <var>52</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #52 = G_GLOBAL_VALUE</i></td></tr>
<tr><th id="612">612</th><td>  { <var>53</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo19 },  <i>// Inst #53 = G_EXTRACT</i></td></tr>
<tr><th id="613">613</th><td>  { <var>54</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #54 = G_UNMERGE_VALUES</i></td></tr>
<tr><th id="614">614</th><td>  { <var>55</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo21 },  <i>// Inst #55 = G_INSERT</i></td></tr>
<tr><th id="615">615</th><td>  { <var>56</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #56 = G_MERGE_VALUES</i></td></tr>
<tr><th id="616">616</th><td>  { <var>57</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #57 = G_BUILD_VECTOR</i></td></tr>
<tr><th id="617">617</th><td>  { <var>58</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #58 = G_BUILD_VECTOR_TRUNC</i></td></tr>
<tr><th id="618">618</th><td>  { <var>59</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #59 = G_CONCAT_VECTORS</i></td></tr>
<tr><th id="619">619</th><td>  { <var>60</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #60 = G_PTRTOINT</i></td></tr>
<tr><th id="620">620</th><td>  { <var>61</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #61 = G_INTTOPTR</i></td></tr>
<tr><th id="621">621</th><td>  { <var>62</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #62 = G_BITCAST</i></td></tr>
<tr><th id="622">622</th><td>  { <var>63</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #63 = G_FREEZE</i></td></tr>
<tr><th id="623">623</th><td>  { <var>64</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #64 = G_INTRINSIC_TRUNC</i></td></tr>
<tr><th id="624">624</th><td>  { <var>65</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #65 = G_INTRINSIC_ROUND</i></td></tr>
<tr><th id="625">625</th><td>  { <var>66</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #66 = G_INTRINSIC_LRINT</i></td></tr>
<tr><th id="626">626</th><td>  { <var>67</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #67 = G_INTRINSIC_ROUNDEVEN</i></td></tr>
<tr><th id="627">627</th><td>  { <var>68</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo17 },  <i>// Inst #68 = G_READCYCLECOUNTER</i></td></tr>
<tr><th id="628">628</th><td>  { <var>69</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #69 = G_LOAD</i></td></tr>
<tr><th id="629">629</th><td>  { <var>70</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #70 = G_SEXTLOAD</i></td></tr>
<tr><th id="630">630</th><td>  { <var>71</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #71 = G_ZEXTLOAD</i></td></tr>
<tr><th id="631">631</th><td>  { <var>72</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo23 },  <i>// Inst #72 = G_INDEXED_LOAD</i></td></tr>
<tr><th id="632">632</th><td>  { <var>73</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo23 },  <i>// Inst #73 = G_INDEXED_SEXTLOAD</i></td></tr>
<tr><th id="633">633</th><td>  { <var>74</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo23 },  <i>// Inst #74 = G_INDEXED_ZEXTLOAD</i></td></tr>
<tr><th id="634">634</th><td>  { <var>75</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #75 = G_STORE</i></td></tr>
<tr><th id="635">635</th><td>  { <var>76</var>,	<var>5</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo24 },  <i>// Inst #76 = G_INDEXED_STORE</i></td></tr>
<tr><th id="636">636</th><td>  { <var>77</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo25 },  <i>// Inst #77 = G_ATOMIC_CMPXCHG_WITH_SUCCESS</i></td></tr>
<tr><th id="637">637</th><td>  { <var>78</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #78 = G_ATOMIC_CMPXCHG</i></td></tr>
<tr><th id="638">638</th><td>  { <var>79</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #79 = G_ATOMICRMW_XCHG</i></td></tr>
<tr><th id="639">639</th><td>  { <var>80</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #80 = G_ATOMICRMW_ADD</i></td></tr>
<tr><th id="640">640</th><td>  { <var>81</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #81 = G_ATOMICRMW_SUB</i></td></tr>
<tr><th id="641">641</th><td>  { <var>82</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #82 = G_ATOMICRMW_AND</i></td></tr>
<tr><th id="642">642</th><td>  { <var>83</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #83 = G_ATOMICRMW_NAND</i></td></tr>
<tr><th id="643">643</th><td>  { <var>84</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #84 = G_ATOMICRMW_OR</i></td></tr>
<tr><th id="644">644</th><td>  { <var>85</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #85 = G_ATOMICRMW_XOR</i></td></tr>
<tr><th id="645">645</th><td>  { <var>86</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #86 = G_ATOMICRMW_MAX</i></td></tr>
<tr><th id="646">646</th><td>  { <var>87</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #87 = G_ATOMICRMW_MIN</i></td></tr>
<tr><th id="647">647</th><td>  { <var>88</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #88 = G_ATOMICRMW_UMAX</i></td></tr>
<tr><th id="648">648</th><td>  { <var>89</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #89 = G_ATOMICRMW_UMIN</i></td></tr>
<tr><th id="649">649</th><td>  { <var>90</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #90 = G_ATOMICRMW_FADD</i></td></tr>
<tr><th id="650">650</th><td>  { <var>91</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #91 = G_ATOMICRMW_FSUB</i></td></tr>
<tr><th id="651">651</th><td>  { <var>92</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo9 },  <i>// Inst #92 = G_FENCE</i></td></tr>
<tr><th id="652">652</th><td>  { <var>93</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #93 = G_BRCOND</i></td></tr>
<tr><th id="653">653</th><td>  { <var>94</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo17 },  <i>// Inst #94 = G_BRINDIRECT</i></td></tr>
<tr><th id="654">654</th><td>  { <var>95</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::Convergent), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #95 = G_INTRINSIC</i></td></tr>
<tr><th id="655">655</th><td>  { <var>96</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::Convergent), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #96 = G_INTRINSIC_W_SIDE_EFFECTS</i></td></tr>
<tr><th id="656">656</th><td>  { <var>97</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #97 = G_ANYEXT</i></td></tr>
<tr><th id="657">657</th><td>  { <var>98</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #98 = G_TRUNC</i></td></tr>
<tr><th id="658">658</th><td>  { <var>99</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #99 = G_CONSTANT</i></td></tr>
<tr><th id="659">659</th><td>  { <var>100</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #100 = G_FCONSTANT</i></td></tr>
<tr><th id="660">660</th><td>  { <var>101</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo17 },  <i>// Inst #101 = G_VASTART</i></td></tr>
<tr><th id="661">661</th><td>  { <var>102</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo28 },  <i>// Inst #102 = G_VAARG</i></td></tr>
<tr><th id="662">662</th><td>  { <var>103</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #103 = G_SEXT</i></td></tr>
<tr><th id="663">663</th><td>  { <var>104</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo29 },  <i>// Inst #104 = G_SEXT_INREG</i></td></tr>
<tr><th id="664">664</th><td>  { <var>105</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #105 = G_ZEXT</i></td></tr>
<tr><th id="665">665</th><td>  { <var>106</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #106 = G_SHL</i></td></tr>
<tr><th id="666">666</th><td>  { <var>107</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #107 = G_LSHR</i></td></tr>
<tr><th id="667">667</th><td>  { <var>108</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #108 = G_ASHR</i></td></tr>
<tr><th id="668">668</th><td>  { <var>109</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo31 },  <i>// Inst #109 = G_FSHL</i></td></tr>
<tr><th id="669">669</th><td>  { <var>110</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo31 },  <i>// Inst #110 = G_FSHR</i></td></tr>
<tr><th id="670">670</th><td>  { <var>111</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo32 },  <i>// Inst #111 = G_ICMP</i></td></tr>
<tr><th id="671">671</th><td>  { <var>112</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo32 },  <i>// Inst #112 = G_FCMP</i></td></tr>
<tr><th id="672">672</th><td>  { <var>113</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #113 = G_SELECT</i></td></tr>
<tr><th id="673">673</th><td>  { <var>114</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #114 = G_UADDO</i></td></tr>
<tr><th id="674">674</th><td>  { <var>115</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo33 },  <i>// Inst #115 = G_UADDE</i></td></tr>
<tr><th id="675">675</th><td>  { <var>116</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #116 = G_USUBO</i></td></tr>
<tr><th id="676">676</th><td>  { <var>117</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo33 },  <i>// Inst #117 = G_USUBE</i></td></tr>
<tr><th id="677">677</th><td>  { <var>118</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #118 = G_SADDO</i></td></tr>
<tr><th id="678">678</th><td>  { <var>119</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo33 },  <i>// Inst #119 = G_SADDE</i></td></tr>
<tr><th id="679">679</th><td>  { <var>120</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #120 = G_SSUBO</i></td></tr>
<tr><th id="680">680</th><td>  { <var>121</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo33 },  <i>// Inst #121 = G_SSUBE</i></td></tr>
<tr><th id="681">681</th><td>  { <var>122</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #122 = G_UMULO</i></td></tr>
<tr><th id="682">682</th><td>  { <var>123</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #123 = G_SMULO</i></td></tr>
<tr><th id="683">683</th><td>  { <var>124</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #124 = G_UMULH</i></td></tr>
<tr><th id="684">684</th><td>  { <var>125</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #125 = G_SMULH</i></td></tr>
<tr><th id="685">685</th><td>  { <var>126</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #126 = G_UADDSAT</i></td></tr>
<tr><th id="686">686</th><td>  { <var>127</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #127 = G_SADDSAT</i></td></tr>
<tr><th id="687">687</th><td>  { <var>128</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #128 = G_USUBSAT</i></td></tr>
<tr><th id="688">688</th><td>  { <var>129</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #129 = G_SSUBSAT</i></td></tr>
<tr><th id="689">689</th><td>  { <var>130</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #130 = G_USHLSAT</i></td></tr>
<tr><th id="690">690</th><td>  { <var>131</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #131 = G_SSHLSAT</i></td></tr>
<tr><th id="691">691</th><td>  { <var>132</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #132 = G_SMULFIX</i></td></tr>
<tr><th id="692">692</th><td>  { <var>133</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #133 = G_UMULFIX</i></td></tr>
<tr><th id="693">693</th><td>  { <var>134</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #134 = G_SMULFIXSAT</i></td></tr>
<tr><th id="694">694</th><td>  { <var>135</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #135 = G_UMULFIXSAT</i></td></tr>
<tr><th id="695">695</th><td>  { <var>136</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #136 = G_SDIVFIX</i></td></tr>
<tr><th id="696">696</th><td>  { <var>137</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #137 = G_UDIVFIX</i></td></tr>
<tr><th id="697">697</th><td>  { <var>138</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #138 = G_SDIVFIXSAT</i></td></tr>
<tr><th id="698">698</th><td>  { <var>139</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #139 = G_UDIVFIXSAT</i></td></tr>
<tr><th id="699">699</th><td>  { <var>140</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #140 = G_FADD</i></td></tr>
<tr><th id="700">700</th><td>  { <var>141</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #141 = G_FSUB</i></td></tr>
<tr><th id="701">701</th><td>  { <var>142</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #142 = G_FMUL</i></td></tr>
<tr><th id="702">702</th><td>  { <var>143</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo35 },  <i>// Inst #143 = G_FMA</i></td></tr>
<tr><th id="703">703</th><td>  { <var>144</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo35 },  <i>// Inst #144 = G_FMAD</i></td></tr>
<tr><th id="704">704</th><td>  { <var>145</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #145 = G_FDIV</i></td></tr>
<tr><th id="705">705</th><td>  { <var>146</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #146 = G_FREM</i></td></tr>
<tr><th id="706">706</th><td>  { <var>147</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #147 = G_FPOW</i></td></tr>
<tr><th id="707">707</th><td>  { <var>148</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #148 = G_FPOWI</i></td></tr>
<tr><th id="708">708</th><td>  { <var>149</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #149 = G_FEXP</i></td></tr>
<tr><th id="709">709</th><td>  { <var>150</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #150 = G_FEXP2</i></td></tr>
<tr><th id="710">710</th><td>  { <var>151</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #151 = G_FLOG</i></td></tr>
<tr><th id="711">711</th><td>  { <var>152</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #152 = G_FLOG2</i></td></tr>
<tr><th id="712">712</th><td>  { <var>153</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #153 = G_FLOG10</i></td></tr>
<tr><th id="713">713</th><td>  { <var>154</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #154 = G_FNEG</i></td></tr>
<tr><th id="714">714</th><td>  { <var>155</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #155 = G_FPEXT</i></td></tr>
<tr><th id="715">715</th><td>  { <var>156</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #156 = G_FPTRUNC</i></td></tr>
<tr><th id="716">716</th><td>  { <var>157</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #157 = G_FPTOSI</i></td></tr>
<tr><th id="717">717</th><td>  { <var>158</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #158 = G_FPTOUI</i></td></tr>
<tr><th id="718">718</th><td>  { <var>159</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #159 = G_SITOFP</i></td></tr>
<tr><th id="719">719</th><td>  { <var>160</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #160 = G_UITOFP</i></td></tr>
<tr><th id="720">720</th><td>  { <var>161</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #161 = G_FABS</i></td></tr>
<tr><th id="721">721</th><td>  { <var>162</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #162 = G_FCOPYSIGN</i></td></tr>
<tr><th id="722">722</th><td>  { <var>163</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #163 = G_FCANONICALIZE</i></td></tr>
<tr><th id="723">723</th><td>  { <var>164</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #164 = G_FMINNUM</i></td></tr>
<tr><th id="724">724</th><td>  { <var>165</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #165 = G_FMAXNUM</i></td></tr>
<tr><th id="725">725</th><td>  { <var>166</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #166 = G_FMINNUM_IEEE</i></td></tr>
<tr><th id="726">726</th><td>  { <var>167</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #167 = G_FMAXNUM_IEEE</i></td></tr>
<tr><th id="727">727</th><td>  { <var>168</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #168 = G_FMINIMUM</i></td></tr>
<tr><th id="728">728</th><td>  { <var>169</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #169 = G_FMAXIMUM</i></td></tr>
<tr><th id="729">729</th><td>  { <var>170</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #170 = G_PTR_ADD</i></td></tr>
<tr><th id="730">730</th><td>  { <var>171</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #171 = G_PTRMASK</i></td></tr>
<tr><th id="731">731</th><td>  { <var>172</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #172 = G_SMIN</i></td></tr>
<tr><th id="732">732</th><td>  { <var>173</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #173 = G_SMAX</i></td></tr>
<tr><th id="733">733</th><td>  { <var>174</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #174 = G_UMIN</i></td></tr>
<tr><th id="734">734</th><td>  { <var>175</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #175 = G_UMAX</i></td></tr>
<tr><th id="735">735</th><td>  { <var>176</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #176 = G_ABS</i></td></tr>
<tr><th id="736">736</th><td>  { <var>177</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #177 = G_BR</i></td></tr>
<tr><th id="737">737</th><td>  { <var>178</var>,	<var>3</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo36 },  <i>// Inst #178 = G_BRJT</i></td></tr>
<tr><th id="738">738</th><td>  { <var>179</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo37 },  <i>// Inst #179 = G_INSERT_VECTOR_ELT</i></td></tr>
<tr><th id="739">739</th><td>  { <var>180</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo38 },  <i>// Inst #180 = G_EXTRACT_VECTOR_ELT</i></td></tr>
<tr><th id="740">740</th><td>  { <var>181</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo39 },  <i>// Inst #181 = G_SHUFFLE_VECTOR</i></td></tr>
<tr><th id="741">741</th><td>  { <var>182</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #182 = G_CTTZ</i></td></tr>
<tr><th id="742">742</th><td>  { <var>183</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #183 = G_CTTZ_ZERO_UNDEF</i></td></tr>
<tr><th id="743">743</th><td>  { <var>184</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #184 = G_CTLZ</i></td></tr>
<tr><th id="744">744</th><td>  { <var>185</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #185 = G_CTLZ_ZERO_UNDEF</i></td></tr>
<tr><th id="745">745</th><td>  { <var>186</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #186 = G_CTPOP</i></td></tr>
<tr><th id="746">746</th><td>  { <var>187</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #187 = G_BSWAP</i></td></tr>
<tr><th id="747">747</th><td>  { <var>188</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #188 = G_BITREVERSE</i></td></tr>
<tr><th id="748">748</th><td>  { <var>189</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #189 = G_FCEIL</i></td></tr>
<tr><th id="749">749</th><td>  { <var>190</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #190 = G_FCOS</i></td></tr>
<tr><th id="750">750</th><td>  { <var>191</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #191 = G_FSIN</i></td></tr>
<tr><th id="751">751</th><td>  { <var>192</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #192 = G_FSQRT</i></td></tr>
<tr><th id="752">752</th><td>  { <var>193</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #193 = G_FFLOOR</i></td></tr>
<tr><th id="753">753</th><td>  { <var>194</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #194 = G_FRINT</i></td></tr>
<tr><th id="754">754</th><td>  { <var>195</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #195 = G_FNEARBYINT</i></td></tr>
<tr><th id="755">755</th><td>  { <var>196</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #196 = G_ADDRSPACE_CAST</i></td></tr>
<tr><th id="756">756</th><td>  { <var>197</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #197 = G_BLOCK_ADDR</i></td></tr>
<tr><th id="757">757</th><td>  { <var>198</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #198 = G_JUMP_TABLE</i></td></tr>
<tr><th id="758">758</th><td>  { <var>199</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo40 },  <i>// Inst #199 = G_DYN_STACKALLOC</i></td></tr>
<tr><th id="759">759</th><td>  { <var>200</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #200 = G_STRICT_FADD</i></td></tr>
<tr><th id="760">760</th><td>  { <var>201</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #201 = G_STRICT_FSUB</i></td></tr>
<tr><th id="761">761</th><td>  { <var>202</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #202 = G_STRICT_FMUL</i></td></tr>
<tr><th id="762">762</th><td>  { <var>203</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #203 = G_STRICT_FDIV</i></td></tr>
<tr><th id="763">763</th><td>  { <var>204</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #204 = G_STRICT_FREM</i></td></tr>
<tr><th id="764">764</th><td>  { <var>205</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo35 },  <i>// Inst #205 = G_STRICT_FMA</i></td></tr>
<tr><th id="765">765</th><td>  { <var>206</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #206 = G_STRICT_FSQRT</i></td></tr>
<tr><th id="766">766</th><td>  { <var>207</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::Convergent), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #207 = G_READ_REGISTER</i></td></tr>
<tr><th id="767">767</th><td>  { <var>208</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::Convergent), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo41 },  <i>// Inst #208 = G_WRITE_REGISTER</i></td></tr>
<tr><th id="768">768</th><td>  { <var>209</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo42 },  <i>// Inst #209 = G_MEMCPY</i></td></tr>
<tr><th id="769">769</th><td>  { <var>210</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo42 },  <i>// Inst #210 = G_MEMMOVE</i></td></tr>
<tr><th id="770">770</th><td>  { <var>211</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo42 },  <i>// Inst #211 = G_MEMSET</i></td></tr>
<tr><th id="771">771</th><td>  { <var>212</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo38 },  <i>// Inst #212 = G_VECREDUCE_SEQ_FADD</i></td></tr>
<tr><th id="772">772</th><td>  { <var>213</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo38 },  <i>// Inst #213 = G_VECREDUCE_SEQ_FMUL</i></td></tr>
<tr><th id="773">773</th><td>  { <var>214</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #214 = G_VECREDUCE_FADD</i></td></tr>
<tr><th id="774">774</th><td>  { <var>215</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #215 = G_VECREDUCE_FMUL</i></td></tr>
<tr><th id="775">775</th><td>  { <var>216</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #216 = G_VECREDUCE_FMAX</i></td></tr>
<tr><th id="776">776</th><td>  { <var>217</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #217 = G_VECREDUCE_FMIN</i></td></tr>
<tr><th id="777">777</th><td>  { <var>218</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #218 = G_VECREDUCE_ADD</i></td></tr>
<tr><th id="778">778</th><td>  { <var>219</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #219 = G_VECREDUCE_MUL</i></td></tr>
<tr><th id="779">779</th><td>  { <var>220</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #220 = G_VECREDUCE_AND</i></td></tr>
<tr><th id="780">780</th><td>  { <var>221</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #221 = G_VECREDUCE_OR</i></td></tr>
<tr><th id="781">781</th><td>  { <var>222</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #222 = G_VECREDUCE_XOR</i></td></tr>
<tr><th id="782">782</th><td>  { <var>223</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #223 = G_VECREDUCE_SMAX</i></td></tr>
<tr><th id="783">783</th><td>  { <var>224</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #224 = G_VECREDUCE_SMIN</i></td></tr>
<tr><th id="784">784</th><td>  { <var>225</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #225 = G_VECREDUCE_UMAX</i></td></tr>
<tr><th id="785">785</th><td>  { <var>226</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #226 = G_VECREDUCE_UMIN</i></td></tr>
<tr><th id="786">786</th><td>  { <var>227</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo9 },  <i>// Inst #227 = ADJCALLSTACKDOWN</i></td></tr>
<tr><th id="787">787</th><td>  { <var>228</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo9 },  <i>// Inst #228 = ADJCALLSTACKUP</i></td></tr>
<tr><th id="788">788</th><td>  { <var>229</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo43 },  <i>// Inst #229 = BR_JT</i></td></tr>
<tr><th id="789">789</th><td>  { <var>230</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo43 },  <i>// Inst #230 = BR_JT32</i></td></tr>
<tr><th id="790">790</th><td>  { <var>231</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Return)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #231 = EH_RETURN</i></td></tr>
<tr><th id="791">791</th><td>  { <var>232</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #232 = FRAME_TO_ARGS_OFFSET</i></td></tr>
<tr><th id="792">792</th><td>  { <var>233</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #233 = Int_MemBarrier</i></td></tr>
<tr><th id="793">793</th><td>  { <var>234</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo46 },  <i>// Inst #234 = LDAWFI</i></td></tr>
<tr><th id="794">794</th><td>  { <var>235</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo46 },  <i>// Inst #235 = LDWFI</i></td></tr>
<tr><th id="795">795</th><td>  { <var>236</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo47 },  <i>// Inst #236 = SELECT_CC</i></td></tr>
<tr><th id="796">796</th><td>  { <var>237</var>,	<var>3</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo46 },  <i>// Inst #237 = STWFI</i></td></tr>
<tr><th id="797">797</th><td>  { <var>238</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo48 },  <i>// Inst #238 = ADD_2rus</i></td></tr>
<tr><th id="798">798</th><td>  { <var>239</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #239 = ADD_3r</i></td></tr>
<tr><th id="799">799</th><td>  { <var>240</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo50 },  <i>// Inst #240 = ANDNOT_2r</i></td></tr>
<tr><th id="800">800</th><td>  { <var>241</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #241 = AND_3r</i></td></tr>
<tr><th id="801">801</th><td>  { <var>242</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo48 },  <i>// Inst #242 = ASHR_l2rus</i></td></tr>
<tr><th id="802">802</th><td>  { <var>243</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #243 = ASHR_l3r</i></td></tr>
<tr><th id="803">803</th><td>  { <var>244</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #244 = BAU_1r</i></td></tr>
<tr><th id="804">804</th><td>  { <var>245</var>,	<var>2</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #245 = BITREV_l2r</i></td></tr>
<tr><th id="805">805</th><td>  { <var>246</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList2, OperandInfo3 },  <i>// Inst #246 = BLACP_lu10</i></td></tr>
<tr><th id="806">806</th><td>  { <var>247</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList2, OperandInfo3 },  <i>// Inst #247 = BLACP_u10</i></td></tr>
<tr><th id="807">807</th><td>  { <var>248</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList3, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #248 = BLAT_lu6</i></td></tr>
<tr><th id="808">808</th><td>  { <var>249</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList3, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #249 = BLAT_u6</i></td></tr>
<tr><th id="809">809</th><td>  { <var>250</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList2, OperandInfo45 },  <i>// Inst #250 = BLA_1r</i></td></tr>
<tr><th id="810">810</th><td>  { <var>251</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList2, OperandInfo2 },  <i>// Inst #251 = BLRB_lu10</i></td></tr>
<tr><th id="811">811</th><td>  { <var>252</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList2, OperandInfo2 },  <i>// Inst #252 = BLRB_u10</i></td></tr>
<tr><th id="812">812</th><td>  { <var>253</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList2, OperandInfo2 },  <i>// Inst #253 = BLRF_lu10</i></td></tr>
<tr><th id="813">813</th><td>  { <var>254</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList2, OperandInfo2 },  <i>// Inst #254 = BLRF_u10</i></td></tr>
<tr><th id="814">814</th><td>  { <var>255</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo51 },  <i>// Inst #255 = BRBF_lru6</i></td></tr>
<tr><th id="815">815</th><td>  { <var>256</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo51 },  <i>// Inst #256 = BRBF_ru6</i></td></tr>
<tr><th id="816">816</th><td>  { <var>257</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo51 },  <i>// Inst #257 = BRBT_lru6</i></td></tr>
<tr><th id="817">817</th><td>  { <var>258</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo51 },  <i>// Inst #258 = BRBT_ru6</i></td></tr>
<tr><th id="818">818</th><td>  { <var>259</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #259 = BRBU_lu6</i></td></tr>
<tr><th id="819">819</th><td>  { <var>260</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #260 = BRBU_u6</i></td></tr>
<tr><th id="820">820</th><td>  { <var>261</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo51 },  <i>// Inst #261 = BRFF_lru6</i></td></tr>
<tr><th id="821">821</th><td>  { <var>262</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo51 },  <i>// Inst #262 = BRFF_ru6</i></td></tr>
<tr><th id="822">822</th><td>  { <var>263</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo51 },  <i>// Inst #263 = BRFT_lru6</i></td></tr>
<tr><th id="823">823</th><td>  { <var>264</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo51 },  <i>// Inst #264 = BRFT_ru6</i></td></tr>
<tr><th id="824">824</th><td>  { <var>265</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #265 = BRFU_lu6</i></td></tr>
<tr><th id="825">825</th><td>  { <var>266</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #266 = BRFU_u6</i></td></tr>
<tr><th id="826">826</th><td>  { <var>267</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #267 = BRU_1r</i></td></tr>
<tr><th id="827">827</th><td>  { <var>268</var>,	<var>2</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #268 = BYTEREV_l2r</i></td></tr>
<tr><th id="828">828</th><td>  { <var>269</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #269 = CHKCT_2r</i></td></tr>
<tr><th id="829">829</th><td>  { <var>270</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo52 },  <i>// Inst #270 = CHKCT_rus</i></td></tr>
<tr><th id="830">830</th><td>  { <var>271</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #271 = CLRE_0R</i></td></tr>
<tr><th id="831">831</th><td>  { <var>272</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #272 = CLRPT_1R</i></td></tr>
<tr><th id="832">832</th><td>  { <var>273</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #273 = CLRSR_branch_lu6</i></td></tr>
<tr><th id="833">833</th><td>  { <var>274</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #274 = CLRSR_branch_u6</i></td></tr>
<tr><th id="834">834</th><td>  { <var>275</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #275 = CLRSR_lu6</i></td></tr>
<tr><th id="835">835</th><td>  { <var>276</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #276 = CLRSR_u6</i></td></tr>
<tr><th id="836">836</th><td>  { <var>277</var>,	<var>2</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #277 = CLZ_l2r</i></td></tr>
<tr><th id="837">837</th><td>  { <var>278</var>,	<var>5</var>,	<var>2</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo53 },  <i>// Inst #278 = CRC8_l4r</i></td></tr>
<tr><th id="838">838</th><td>  { <var>279</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo54 },  <i>// Inst #279 = CRC_l3r</i></td></tr>
<tr><th id="839">839</th><td>  { <var>280</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #280 = DCALL_0R</i></td></tr>
<tr><th id="840">840</th><td>  { <var>281</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, <b>nullptr</b> },  <i>// Inst #281 = DENTSP_0R</i></td></tr>
<tr><th id="841">841</th><td>  { <var>282</var>,	<var>1</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #282 = DGETREG_1r</i></td></tr>
<tr><th id="842">842</th><td>  { <var>283</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #283 = DIVS_l3r</i></td></tr>
<tr><th id="843">843</th><td>  { <var>284</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #284 = DIVU_l3r</i></td></tr>
<tr><th id="844">844</th><td>  { <var>285</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, <b>nullptr</b> },  <i>// Inst #285 = DRESTSP_0R</i></td></tr>
<tr><th id="845">845</th><td>  { <var>286</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #286 = DRET_0R</i></td></tr>
<tr><th id="846">846</th><td>  { <var>287</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #287 = ECALLF_1r</i></td></tr>
<tr><th id="847">847</th><td>  { <var>288</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #288 = ECALLT_1r</i></td></tr>
<tr><th id="848">848</th><td>  { <var>289</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #289 = EDU_1r</i></td></tr>
<tr><th id="849">849</th><td>  { <var>290</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #290 = EEF_2r</i></td></tr>
<tr><th id="850">850</th><td>  { <var>291</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #291 = EET_2r</i></td></tr>
<tr><th id="851">851</th><td>  { <var>292</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #292 = EEU_1r</i></td></tr>
<tr><th id="852">852</th><td>  { <var>293</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #293 = ENDIN_2r</i></td></tr>
<tr><th id="853">853</th><td>  { <var>294</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo3 },  <i>// Inst #294 = ENTSP_lu6</i></td></tr>
<tr><th id="854">854</th><td>  { <var>295</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo3 },  <i>// Inst #295 = ENTSP_u6</i></td></tr>
<tr><th id="855">855</th><td>  { <var>296</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo48 },  <i>// Inst #296 = EQ_2rus</i></td></tr>
<tr><th id="856">856</th><td>  { <var>297</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #297 = EQ_3r</i></td></tr>
<tr><th id="857">857</th><td>  { <var>298</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #298 = EXTDP_lu6</i></td></tr>
<tr><th id="858">858</th><td>  { <var>299</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #299 = EXTDP_u6</i></td></tr>
<tr><th id="859">859</th><td>  { <var>300</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo3 },  <i>// Inst #300 = EXTSP_lu6</i></td></tr>
<tr><th id="860">860</th><td>  { <var>301</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo3 },  <i>// Inst #301 = EXTSP_u6</i></td></tr>
<tr><th id="861">861</th><td>  { <var>302</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #302 = FREER_1r</i></td></tr>
<tr><th id="862">862</th><td>  { <var>303</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #303 = FREET_0R</i></td></tr>
<tr><th id="863">863</th><td>  { <var>304</var>,	<var>2</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #304 = GETD_l2r</i></td></tr>
<tr><th id="864">864</th><td>  { <var>305</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList3, <b>nullptr</b> },  <i>// Inst #305 = GETED_0R</i></td></tr>
<tr><th id="865">865</th><td>  { <var>306</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList3, <b>nullptr</b> },  <i>// Inst #306 = GETET_0R</i></td></tr>
<tr><th id="866">866</th><td>  { <var>307</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList3, <b>nullptr</b> },  <i>// Inst #307 = GETID_0R</i></td></tr>
<tr><th id="867">867</th><td>  { <var>308</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList3, <b>nullptr</b> },  <i>// Inst #308 = GETKEP_0R</i></td></tr>
<tr><th id="868">868</th><td>  { <var>309</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList3, <b>nullptr</b> },  <i>// Inst #309 = GETKSP_0R</i></td></tr>
<tr><th id="869">869</th><td>  { <var>310</var>,	<var>2</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #310 = GETN_l2r</i></td></tr>
<tr><th id="870">870</th><td>  { <var>311</var>,	<var>2</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #311 = GETPS_l2r</i></td></tr>
<tr><th id="871">871</th><td>  { <var>312</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo52 },  <i>// Inst #312 = GETR_rus</i></td></tr>
<tr><th id="872">872</th><td>  { <var>313</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList3, OperandInfo3 },  <i>// Inst #313 = GETSR_lu6</i></td></tr>
<tr><th id="873">873</th><td>  { <var>314</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList3, OperandInfo3 },  <i>// Inst #314 = GETSR_u6</i></td></tr>
<tr><th id="874">874</th><td>  { <var>315</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #315 = GETST_2r</i></td></tr>
<tr><th id="875">875</th><td>  { <var>316</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #316 = GETTS_2r</i></td></tr>
<tr><th id="876">876</th><td>  { <var>317</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #317 = INCT_2r</i></td></tr>
<tr><th id="877">877</th><td>  { <var>318</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #318 = INITCP_2r</i></td></tr>
<tr><th id="878">878</th><td>  { <var>319</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #319 = INITDP_2r</i></td></tr>
<tr><th id="879">879</th><td>  { <var>320</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #320 = INITLR_l2r</i></td></tr>
<tr><th id="880">880</th><td>  { <var>321</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #321 = INITPC_2r</i></td></tr>
<tr><th id="881">881</th><td>  { <var>322</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #322 = INITSP_2r</i></td></tr>
<tr><th id="882">882</th><td>  { <var>323</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo48 },  <i>// Inst #323 = INPW_l2rus</i></td></tr>
<tr><th id="883">883</th><td>  { <var>324</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo50 },  <i>// Inst #324 = INSHR_2r</i></td></tr>
<tr><th id="884">884</th><td>  { <var>325</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #325 = INT_2r</i></td></tr>
<tr><th id="885">885</th><td>  { <var>326</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #326 = IN_2r</i></td></tr>
<tr><th id="886">886</th><td>  { <var>327</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #327 = KCALL_1r</i></td></tr>
<tr><th id="887">887</th><td>  { <var>328</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #328 = KCALL_lu6</i></td></tr>
<tr><th id="888">888</th><td>  { <var>329</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #329 = KCALL_u6</i></td></tr>
<tr><th id="889">889</th><td>  { <var>330</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo3 },  <i>// Inst #330 = KENTSP_lu6</i></td></tr>
<tr><th id="890">890</th><td>  { <var>331</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo3 },  <i>// Inst #331 = KENTSP_u6</i></td></tr>
<tr><th id="891">891</th><td>  { <var>332</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo3 },  <i>// Inst #332 = KRESTSP_lu6</i></td></tr>
<tr><th id="892">892</th><td>  { <var>333</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo3 },  <i>// Inst #333 = KRESTSP_u6</i></td></tr>
<tr><th id="893">893</th><td>  { <var>334</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, <b>nullptr</b> },  <i>// Inst #334 = KRET_0R</i></td></tr>
<tr><th id="894">894</th><td>  { <var>335</var>,	<var>5</var>,	<var>2</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo55 },  <i>// Inst #335 = LADD_l5r</i></td></tr>
<tr><th id="895">895</th><td>  { <var>336</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #336 = LD16S_3r</i></td></tr>
<tr><th id="896">896</th><td>  { <var>337</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #337 = LD8U_3r</i></td></tr>
<tr><th id="897">897</th><td>  { <var>338</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #338 = LDA16B_l3r</i></td></tr>
<tr><th id="898">898</th><td>  { <var>339</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #339 = LDA16F_l3r</i></td></tr>
<tr><th id="899">899</th><td>  { <var>340</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList3, OperandInfo2 },  <i>// Inst #340 = LDAPB_lu10</i></td></tr>
<tr><th id="900">900</th><td>  { <var>341</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList3, OperandInfo2 },  <i>// Inst #341 = LDAPB_u10</i></td></tr>
<tr><th id="901">901</th><td>  { <var>342</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList3, OperandInfo2 },  <i>// Inst #342 = LDAPF_lu10</i></td></tr>
<tr><th id="902">902</th><td>  { <var>343</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList3, OperandInfo2 },  <i>// Inst #343 = LDAPF_lu10_ba</i></td></tr>
<tr><th id="903">903</th><td>  { <var>344</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList3, OperandInfo2 },  <i>// Inst #344 = LDAPF_u10</i></td></tr>
<tr><th id="904">904</th><td>  { <var>345</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo48 },  <i>// Inst #345 = LDAWB_l2rus</i></td></tr>
<tr><th id="905">905</th><td>  { <var>346</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #346 = LDAWB_l3r</i></td></tr>
<tr><th id="906">906</th><td>  { <var>347</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList3, OperandInfo3 },  <i>// Inst #347 = LDAWCP_lu6</i></td></tr>
<tr><th id="907">907</th><td>  { <var>348</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList3, OperandInfo3 },  <i>// Inst #348 = LDAWCP_u6</i></td></tr>
<tr><th id="908">908</th><td>  { <var>349</var>,	<var>2</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo56 },  <i>// Inst #349 = LDAWDP_lru6</i></td></tr>
<tr><th id="909">909</th><td>  { <var>350</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo56 },  <i>// Inst #350 = LDAWDP_ru6</i></td></tr>
<tr><th id="910">910</th><td>  { <var>351</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo48 },  <i>// Inst #351 = LDAWF_l2rus</i></td></tr>
<tr><th id="911">911</th><td>  { <var>352</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #352 = LDAWF_l3r</i></td></tr>
<tr><th id="912">912</th><td>  { <var>353</var>,	<var>2</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo56 },  <i>// Inst #353 = LDAWSP_lru6</i></td></tr>
<tr><th id="913">913</th><td>  { <var>354</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo56 },  <i>// Inst #354 = LDAWSP_ru6</i></td></tr>
<tr><th id="914">914</th><td>  { <var>355</var>,	<var>2</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo56 },  <i>// Inst #355 = LDC_lru6</i></td></tr>
<tr><th id="915">915</th><td>  { <var>356</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo56 },  <i>// Inst #356 = LDC_ru6</i></td></tr>
<tr><th id="916">916</th><td>  { <var>357</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #357 = LDET_0R</i></td></tr>
<tr><th id="917">917</th><td>  { <var>358</var>,	<var>5</var>,	<var>2</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo55 },  <i>// Inst #358 = LDIVU_l5r</i></td></tr>
<tr><th id="918">918</th><td>  { <var>359</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #359 = LDSED_0R</i></td></tr>
<tr><th id="919">919</th><td>  { <var>360</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #360 = LDSPC_0R</i></td></tr>
<tr><th id="920">920</th><td>  { <var>361</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #361 = LDSSR_0R</i></td></tr>
<tr><th id="921">921</th><td>  { <var>362</var>,	<var>2</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo56 },  <i>// Inst #362 = LDWCP_lru6</i></td></tr>
<tr><th id="922">922</th><td>  { <var>363</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList3, OperandInfo3 },  <i>// Inst #363 = LDWCP_lu10</i></td></tr>
<tr><th id="923">923</th><td>  { <var>364</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo56 },  <i>// Inst #364 = LDWCP_ru6</i></td></tr>
<tr><th id="924">924</th><td>  { <var>365</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList3, OperandInfo3 },  <i>// Inst #365 = LDWCP_u10</i></td></tr>
<tr><th id="925">925</th><td>  { <var>366</var>,	<var>2</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo56 },  <i>// Inst #366 = LDWDP_lru6</i></td></tr>
<tr><th id="926">926</th><td>  { <var>367</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo56 },  <i>// Inst #367 = LDWDP_ru6</i></td></tr>
<tr><th id="927">927</th><td>  { <var>368</var>,	<var>2</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo56 },  <i>// Inst #368 = LDWSP_lru6</i></td></tr>
<tr><th id="928">928</th><td>  { <var>369</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo56 },  <i>// Inst #369 = LDWSP_ru6</i></td></tr>
<tr><th id="929">929</th><td>  { <var>370</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo48 },  <i>// Inst #370 = LDW_2rus</i></td></tr>
<tr><th id="930">930</th><td>  { <var>371</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #371 = LDW_3r</i></td></tr>
<tr><th id="931">931</th><td>  { <var>372</var>,	<var>6</var>,	<var>2</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo57 },  <i>// Inst #372 = LMUL_l6r</i></td></tr>
<tr><th id="932">932</th><td>  { <var>373</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #373 = LSS_3r</i></td></tr>
<tr><th id="933">933</th><td>  { <var>374</var>,	<var>5</var>,	<var>2</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo55 },  <i>// Inst #374 = LSUB_l5r</i></td></tr>
<tr><th id="934">934</th><td>  { <var>375</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #375 = LSU_3r</i></td></tr>
<tr><th id="935">935</th><td>  { <var>376</var>,	<var>6</var>,	<var>2</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo58 },  <i>// Inst #376 = MACCS_l4r</i></td></tr>
<tr><th id="936">936</th><td>  { <var>377</var>,	<var>6</var>,	<var>2</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo58 },  <i>// Inst #377 = MACCU_l4r</i></td></tr>
<tr><th id="937">937</th><td>  { <var>378</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #378 = MJOIN_1r</i></td></tr>
<tr><th id="938">938</th><td>  { <var>379</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #379 = MKMSK_2r</i></td></tr>
<tr><th id="939">939</th><td>  { <var>380</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo52 },  <i>// Inst #380 = MKMSK_rus</i></td></tr>
<tr><th id="940">940</th><td>  { <var>381</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #381 = MSYNC_1r</i></td></tr>
<tr><th id="941">941</th><td>  { <var>382</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #382 = MUL_l3r</i></td></tr>
<tr><th id="942">942</th><td>  { <var>383</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #383 = NEG</i></td></tr>
<tr><th id="943">943</th><td>  { <var>384</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #384 = NOT</i></td></tr>
<tr><th id="944">944</th><td>  { <var>385</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #385 = OR_3r</i></td></tr>
<tr><th id="945">945</th><td>  { <var>386</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #386 = OUTCT_2r</i></td></tr>
<tr><th id="946">946</th><td>  { <var>387</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo52 },  <i>// Inst #387 = OUTCT_rus</i></td></tr>
<tr><th id="947">947</th><td>  { <var>388</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo48 },  <i>// Inst #388 = OUTPW_l2rus</i></td></tr>
<tr><th id="948">948</th><td>  { <var>389</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo50 },  <i>// Inst #389 = OUTSHR_2r</i></td></tr>
<tr><th id="949">949</th><td>  { <var>390</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #390 = OUTT_2r</i></td></tr>
<tr><th id="950">950</th><td>  { <var>391</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #391 = OUT_2r</i></td></tr>
<tr><th id="951">951</th><td>  { <var>392</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #392 = PEEK_2r</i></td></tr>
<tr><th id="952">952</th><td>  { <var>393</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #393 = REMS_l3r</i></td></tr>
<tr><th id="953">953</th><td>  { <var>394</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #394 = REMU_l3r</i></td></tr>
<tr><th id="954">954</th><td>  { <var>395</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Return)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo3 },  <i>// Inst #395 = RETSP_lu6</i></td></tr>
<tr><th id="955">955</th><td>  { <var>396</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Return)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo3 },  <i>// Inst #396 = RETSP_u6</i></td></tr>
<tr><th id="956">956</th><td>  { <var>397</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #397 = SETCLK_l2r</i></td></tr>
<tr><th id="957">957</th><td>  { <var>398</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #398 = SETCP_1r</i></td></tr>
<tr><th id="958">958</th><td>  { <var>399</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #399 = SETC_l2r</i></td></tr>
<tr><th id="959">959</th><td>  { <var>400</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo52 },  <i>// Inst #400 = SETC_lru6</i></td></tr>
<tr><th id="960">960</th><td>  { <var>401</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo52 },  <i>// Inst #401 = SETC_ru6</i></td></tr>
<tr><th id="961">961</th><td>  { <var>402</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #402 = SETDP_1r</i></td></tr>
<tr><th id="962">962</th><td>  { <var>403</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #403 = SETD_2r</i></td></tr>
<tr><th id="963">963</th><td>  { <var>404</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList3, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #404 = SETEV_1r</i></td></tr>
<tr><th id="964">964</th><td>  { <var>405</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList3, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #405 = SETKEP_0R</i></td></tr>
<tr><th id="965">965</th><td>  { <var>406</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #406 = SETN_l2r</i></td></tr>
<tr><th id="966">966</th><td>  { <var>407</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #407 = SETPSC_2r</i></td></tr>
<tr><th id="967">967</th><td>  { <var>408</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #408 = SETPS_l2r</i></td></tr>
<tr><th id="968">968</th><td>  { <var>409</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #409 = SETPT_2r</i></td></tr>
<tr><th id="969">969</th><td>  { <var>410</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #410 = SETRDY_l2r</i></td></tr>
<tr><th id="970">970</th><td>  { <var>411</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #411 = SETSP_1r</i></td></tr>
<tr><th id="971">971</th><td>  { <var>412</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #412 = SETSR_branch_lu6</i></td></tr>
<tr><th id="972">972</th><td>  { <var>413</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #413 = SETSR_branch_u6</i></td></tr>
<tr><th id="973">973</th><td>  { <var>414</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #414 = SETSR_lu6</i></td></tr>
<tr><th id="974">974</th><td>  { <var>415</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #415 = SETSR_u6</i></td></tr>
<tr><th id="975">975</th><td>  { <var>416</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #416 = SETTW_l2r</i></td></tr>
<tr><th id="976">976</th><td>  { <var>417</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList3, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #417 = SETV_1r</i></td></tr>
<tr><th id="977">977</th><td>  { <var>418</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo50 },  <i>// Inst #418 = SEXT_2r</i></td></tr>
<tr><th id="978">978</th><td>  { <var>419</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo59 },  <i>// Inst #419 = SEXT_rus</i></td></tr>
<tr><th id="979">979</th><td>  { <var>420</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo48 },  <i>// Inst #420 = SHL_2rus</i></td></tr>
<tr><th id="980">980</th><td>  { <var>421</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #421 = SHL_3r</i></td></tr>
<tr><th id="981">981</th><td>  { <var>422</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo48 },  <i>// Inst #422 = SHR_2rus</i></td></tr>
<tr><th id="982">982</th><td>  { <var>423</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #423 = SHR_3r</i></td></tr>
<tr><th id="983">983</th><td>  { <var>424</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #424 = SSYNC_0r</i></td></tr>
<tr><th id="984">984</th><td>  { <var>425</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #425 = ST16_l3r</i></td></tr>
<tr><th id="985">985</th><td>  { <var>426</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #426 = ST8_l3r</i></td></tr>
<tr><th id="986">986</th><td>  { <var>427</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #427 = STET_0R</i></td></tr>
<tr><th id="987">987</th><td>  { <var>428</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #428 = STSED_0R</i></td></tr>
<tr><th id="988">988</th><td>  { <var>429</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #429 = STSPC_0R</i></td></tr>
<tr><th id="989">989</th><td>  { <var>430</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #430 = STSSR_0R</i></td></tr>
<tr><th id="990">990</th><td>  { <var>431</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo56 },  <i>// Inst #431 = STWDP_lru6</i></td></tr>
<tr><th id="991">991</th><td>  { <var>432</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo56 },  <i>// Inst #432 = STWDP_ru6</i></td></tr>
<tr><th id="992">992</th><td>  { <var>433</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo56 },  <i>// Inst #433 = STWSP_lru6</i></td></tr>
<tr><th id="993">993</th><td>  { <var>434</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo56 },  <i>// Inst #434 = STWSP_ru6</i></td></tr>
<tr><th id="994">994</th><td>  { <var>435</var>,	<var>3</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo48 },  <i>// Inst #435 = STW_2rus</i></td></tr>
<tr><th id="995">995</th><td>  { <var>436</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #436 = STW_l3r</i></td></tr>
<tr><th id="996">996</th><td>  { <var>437</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo48 },  <i>// Inst #437 = SUB_2rus</i></td></tr>
<tr><th id="997">997</th><td>  { <var>438</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #438 = SUB_3r</i></td></tr>
<tr><th id="998">998</th><td>  { <var>439</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #439 = SYNCR_1r</i></td></tr>
<tr><th id="999">999</th><td>  { <var>440</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #440 = TESTCT_2r</i></td></tr>
<tr><th id="1000">1000</th><td>  { <var>441</var>,	<var>2</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #441 = TESTLCL_l2r</i></td></tr>
<tr><th id="1001">1001</th><td>  { <var>442</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #442 = TESTWCT_2r</i></td></tr>
<tr><th id="1002">1002</th><td>  { <var>443</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo60 },  <i>// Inst #443 = TSETMR_2r</i></td></tr>
<tr><th id="1003">1003</th><td>  { <var>444</var>,	<var>3</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo61 },  <i>// Inst #444 = TSETR_3r</i></td></tr>
<tr><th id="1004">1004</th><td>  { <var>445</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #445 = TSTART_1R</i></td></tr>
<tr><th id="1005">1005</th><td>  { <var>446</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #446 = WAITEF_1R</i></td></tr>
<tr><th id="1006">1006</th><td>  { <var>447</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #447 = WAITET_1R</i></td></tr>
<tr><th id="1007">1007</th><td>  { <var>448</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #448 = WAITEU_0R</i></td></tr>
<tr><th id="1008">1008</th><td>  { <var>449</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #449 = XOR_l3r</i></td></tr>
<tr><th id="1009">1009</th><td>  { <var>450</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo50 },  <i>// Inst #450 = ZEXT_2r</i></td></tr>
<tr><th id="1010">1010</th><td>  { <var>451</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo59 },  <i>// Inst #451 = ZEXT_rus</i></td></tr>
<tr><th id="1011">1011</th><td>};</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="1015">1015</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="1016">1016</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="1017">1017</th><td><u>#endif</u></td></tr>
<tr><th id="1018">1018</th><td><b>extern</b> <em>const</em> <em>char</em> XCoreInstrNameData[] = {</td></tr>
<tr><th id="1019">1019</th><td>  <i>/* 0 */</i> <q>"G_FLOG10\0"</q></td></tr>
<tr><th id="1020">1020</th><td>  <i>/* 9 */</i> <q>"LDAPB_u10\0"</q></td></tr>
<tr><th id="1021">1021</th><td>  <i>/* 19 */</i> <q>"BLRB_u10\0"</q></td></tr>
<tr><th id="1022">1022</th><td>  <i>/* 28 */</i> <q>"LDAPF_u10\0"</q></td></tr>
<tr><th id="1023">1023</th><td>  <i>/* 38 */</i> <q>"BLRF_u10\0"</q></td></tr>
<tr><th id="1024">1024</th><td>  <i>/* 47 */</i> <q>"BLACP_u10\0"</q></td></tr>
<tr><th id="1025">1025</th><td>  <i>/* 57 */</i> <q>"LDWCP_u10\0"</q></td></tr>
<tr><th id="1026">1026</th><td>  <i>/* 67 */</i> <q>"LDAPB_lu10\0"</q></td></tr>
<tr><th id="1027">1027</th><td>  <i>/* 78 */</i> <q>"BLRB_lu10\0"</q></td></tr>
<tr><th id="1028">1028</th><td>  <i>/* 88 */</i> <q>"LDAPF_lu10\0"</q></td></tr>
<tr><th id="1029">1029</th><td>  <i>/* 99 */</i> <q>"BLRF_lu10\0"</q></td></tr>
<tr><th id="1030">1030</th><td>  <i>/* 109 */</i> <q>"BLACP_lu10\0"</q></td></tr>
<tr><th id="1031">1031</th><td>  <i>/* 120 */</i> <q>"LDWCP_lu10\0"</q></td></tr>
<tr><th id="1032">1032</th><td>  <i>/* 131 */</i> <q>"BR_JT32\0"</q></td></tr>
<tr><th id="1033">1033</th><td>  <i>/* 139 */</i> <q>"G_FLOG2\0"</q></td></tr>
<tr><th id="1034">1034</th><td>  <i>/* 147 */</i> <q>"G_FEXP2\0"</q></td></tr>
<tr><th id="1035">1035</th><td>  <i>/* 155 */</i> <q>"KCALL_u6\0"</q></td></tr>
<tr><th id="1036">1036</th><td>  <i>/* 164 */</i> <q>"LDAWCP_u6\0"</q></td></tr>
<tr><th id="1037">1037</th><td>  <i>/* 174 */</i> <q>"EXTDP_u6\0"</q></td></tr>
<tr><th id="1038">1038</th><td>  <i>/* 183 */</i> <q>"RETSP_u6\0"</q></td></tr>
<tr><th id="1039">1039</th><td>  <i>/* 192 */</i> <q>"KENTSP_u6\0"</q></td></tr>
<tr><th id="1040">1040</th><td>  <i>/* 202 */</i> <q>"KRESTSP_u6\0"</q></td></tr>
<tr><th id="1041">1041</th><td>  <i>/* 213 */</i> <q>"EXTSP_u6\0"</q></td></tr>
<tr><th id="1042">1042</th><td>  <i>/* 222 */</i> <q>"CLRSR_u6\0"</q></td></tr>
<tr><th id="1043">1043</th><td>  <i>/* 231 */</i> <q>"GETSR_u6\0"</q></td></tr>
<tr><th id="1044">1044</th><td>  <i>/* 240 */</i> <q>"SETSR_u6\0"</q></td></tr>
<tr><th id="1045">1045</th><td>  <i>/* 249 */</i> <q>"BLAT_u6\0"</q></td></tr>
<tr><th id="1046">1046</th><td>  <i>/* 257 */</i> <q>"BRBU_u6\0"</q></td></tr>
<tr><th id="1047">1047</th><td>  <i>/* 265 */</i> <q>"BRFU_u6\0"</q></td></tr>
<tr><th id="1048">1048</th><td>  <i>/* 273 */</i> <q>"CLRSR_branch_u6\0"</q></td></tr>
<tr><th id="1049">1049</th><td>  <i>/* 289 */</i> <q>"SETSR_branch_u6\0"</q></td></tr>
<tr><th id="1050">1050</th><td>  <i>/* 305 */</i> <q>"KCALL_lu6\0"</q></td></tr>
<tr><th id="1051">1051</th><td>  <i>/* 315 */</i> <q>"LDAWCP_lu6\0"</q></td></tr>
<tr><th id="1052">1052</th><td>  <i>/* 326 */</i> <q>"EXTDP_lu6\0"</q></td></tr>
<tr><th id="1053">1053</th><td>  <i>/* 336 */</i> <q>"RETSP_lu6\0"</q></td></tr>
<tr><th id="1054">1054</th><td>  <i>/* 346 */</i> <q>"KENTSP_lu6\0"</q></td></tr>
<tr><th id="1055">1055</th><td>  <i>/* 357 */</i> <q>"KRESTSP_lu6\0"</q></td></tr>
<tr><th id="1056">1056</th><td>  <i>/* 369 */</i> <q>"EXTSP_lu6\0"</q></td></tr>
<tr><th id="1057">1057</th><td>  <i>/* 379 */</i> <q>"CLRSR_lu6\0"</q></td></tr>
<tr><th id="1058">1058</th><td>  <i>/* 389 */</i> <q>"GETSR_lu6\0"</q></td></tr>
<tr><th id="1059">1059</th><td>  <i>/* 399 */</i> <q>"SETSR_lu6\0"</q></td></tr>
<tr><th id="1060">1060</th><td>  <i>/* 409 */</i> <q>"BLAT_lu6\0"</q></td></tr>
<tr><th id="1061">1061</th><td>  <i>/* 418 */</i> <q>"BRBU_lu6\0"</q></td></tr>
<tr><th id="1062">1062</th><td>  <i>/* 427 */</i> <q>"BRFU_lu6\0"</q></td></tr>
<tr><th id="1063">1063</th><td>  <i>/* 436 */</i> <q>"CLRSR_branch_lu6\0"</q></td></tr>
<tr><th id="1064">1064</th><td>  <i>/* 453 */</i> <q>"SETSR_branch_lu6\0"</q></td></tr>
<tr><th id="1065">1065</th><td>  <i>/* 470 */</i> <q>"LDC_ru6\0"</q></td></tr>
<tr><th id="1066">1066</th><td>  <i>/* 478 */</i> <q>"SETC_ru6\0"</q></td></tr>
<tr><th id="1067">1067</th><td>  <i>/* 487 */</i> <q>"BRBF_ru6\0"</q></td></tr>
<tr><th id="1068">1068</th><td>  <i>/* 496 */</i> <q>"BRFF_ru6\0"</q></td></tr>
<tr><th id="1069">1069</th><td>  <i>/* 505 */</i> <q>"LDWCP_ru6\0"</q></td></tr>
<tr><th id="1070">1070</th><td>  <i>/* 515 */</i> <q>"LDAWDP_ru6\0"</q></td></tr>
<tr><th id="1071">1071</th><td>  <i>/* 526 */</i> <q>"LDWDP_ru6\0"</q></td></tr>
<tr><th id="1072">1072</th><td>  <i>/* 536 */</i> <q>"STWDP_ru6\0"</q></td></tr>
<tr><th id="1073">1073</th><td>  <i>/* 546 */</i> <q>"LDAWSP_ru6\0"</q></td></tr>
<tr><th id="1074">1074</th><td>  <i>/* 557 */</i> <q>"LDWSP_ru6\0"</q></td></tr>
<tr><th id="1075">1075</th><td>  <i>/* 567 */</i> <q>"STWSP_ru6\0"</q></td></tr>
<tr><th id="1076">1076</th><td>  <i>/* 577 */</i> <q>"BRBT_ru6\0"</q></td></tr>
<tr><th id="1077">1077</th><td>  <i>/* 586 */</i> <q>"BRFT_ru6\0"</q></td></tr>
<tr><th id="1078">1078</th><td>  <i>/* 595 */</i> <q>"LDC_lru6\0"</q></td></tr>
<tr><th id="1079">1079</th><td>  <i>/* 604 */</i> <q>"SETC_lru6\0"</q></td></tr>
<tr><th id="1080">1080</th><td>  <i>/* 614 */</i> <q>"BRBF_lru6\0"</q></td></tr>
<tr><th id="1081">1081</th><td>  <i>/* 624 */</i> <q>"BRFF_lru6\0"</q></td></tr>
<tr><th id="1082">1082</th><td>  <i>/* 634 */</i> <q>"LDWCP_lru6\0"</q></td></tr>
<tr><th id="1083">1083</th><td>  <i>/* 645 */</i> <q>"LDAWDP_lru6\0"</q></td></tr>
<tr><th id="1084">1084</th><td>  <i>/* 657 */</i> <q>"LDWDP_lru6\0"</q></td></tr>
<tr><th id="1085">1085</th><td>  <i>/* 668 */</i> <q>"STWDP_lru6\0"</q></td></tr>
<tr><th id="1086">1086</th><td>  <i>/* 679 */</i> <q>"LDAWSP_lru6\0"</q></td></tr>
<tr><th id="1087">1087</th><td>  <i>/* 691 */</i> <q>"LDWSP_lru6\0"</q></td></tr>
<tr><th id="1088">1088</th><td>  <i>/* 702 */</i> <q>"STWSP_lru6\0"</q></td></tr>
<tr><th id="1089">1089</th><td>  <i>/* 713 */</i> <q>"BRBT_lru6\0"</q></td></tr>
<tr><th id="1090">1090</th><td>  <i>/* 723 */</i> <q>"BRFT_lru6\0"</q></td></tr>
<tr><th id="1091">1091</th><td>  <i>/* 733 */</i> <q>"G_FMA\0"</q></td></tr>
<tr><th id="1092">1092</th><td>  <i>/* 739 */</i> <q>"G_STRICT_FMA\0"</q></td></tr>
<tr><th id="1093">1093</th><td>  <i>/* 752 */</i> <q>"G_FSUB\0"</q></td></tr>
<tr><th id="1094">1094</th><td>  <i>/* 759 */</i> <q>"G_STRICT_FSUB\0"</q></td></tr>
<tr><th id="1095">1095</th><td>  <i>/* 773 */</i> <q>"G_ATOMICRMW_FSUB\0"</q></td></tr>
<tr><th id="1096">1096</th><td>  <i>/* 790 */</i> <q>"G_SUB\0"</q></td></tr>
<tr><th id="1097">1097</th><td>  <i>/* 796 */</i> <q>"G_ATOMICRMW_SUB\0"</q></td></tr>
<tr><th id="1098">1098</th><td>  <i>/* 812 */</i> <q>"SELECT_CC\0"</q></td></tr>
<tr><th id="1099">1099</th><td>  <i>/* 822 */</i> <q>"G_INTRINSIC\0"</q></td></tr>
<tr><th id="1100">1100</th><td>  <i>/* 834 */</i> <q>"G_FPTRUNC\0"</q></td></tr>
<tr><th id="1101">1101</th><td>  <i>/* 844 */</i> <q>"G_INTRINSIC_TRUNC\0"</q></td></tr>
<tr><th id="1102">1102</th><td>  <i>/* 862 */</i> <q>"G_TRUNC\0"</q></td></tr>
<tr><th id="1103">1103</th><td>  <i>/* 870 */</i> <q>"G_BUILD_VECTOR_TRUNC\0"</q></td></tr>
<tr><th id="1104">1104</th><td>  <i>/* 891 */</i> <q>"G_DYN_STACKALLOC\0"</q></td></tr>
<tr><th id="1105">1105</th><td>  <i>/* 908 */</i> <q>"G_FMAD\0"</q></td></tr>
<tr><th id="1106">1106</th><td>  <i>/* 915 */</i> <q>"G_INDEXED_SEXTLOAD\0"</q></td></tr>
<tr><th id="1107">1107</th><td>  <i>/* 934 */</i> <q>"G_SEXTLOAD\0"</q></td></tr>
<tr><th id="1108">1108</th><td>  <i>/* 945 */</i> <q>"G_INDEXED_ZEXTLOAD\0"</q></td></tr>
<tr><th id="1109">1109</th><td>  <i>/* 964 */</i> <q>"G_ZEXTLOAD\0"</q></td></tr>
<tr><th id="1110">1110</th><td>  <i>/* 975 */</i> <q>"G_INDEXED_LOAD\0"</q></td></tr>
<tr><th id="1111">1111</th><td>  <i>/* 990 */</i> <q>"G_LOAD\0"</q></td></tr>
<tr><th id="1112">1112</th><td>  <i>/* 997 */</i> <q>"G_VECREDUCE_FADD\0"</q></td></tr>
<tr><th id="1113">1113</th><td>  <i>/* 1014 */</i> <q>"G_FADD\0"</q></td></tr>
<tr><th id="1114">1114</th><td>  <i>/* 1021 */</i> <q>"G_VECREDUCE_SEQ_FADD\0"</q></td></tr>
<tr><th id="1115">1115</th><td>  <i>/* 1042 */</i> <q>"G_STRICT_FADD\0"</q></td></tr>
<tr><th id="1116">1116</th><td>  <i>/* 1056 */</i> <q>"G_ATOMICRMW_FADD\0"</q></td></tr>
<tr><th id="1117">1117</th><td>  <i>/* 1073 */</i> <q>"G_VECREDUCE_ADD\0"</q></td></tr>
<tr><th id="1118">1118</th><td>  <i>/* 1089 */</i> <q>"G_ADD\0"</q></td></tr>
<tr><th id="1119">1119</th><td>  <i>/* 1095 */</i> <q>"G_PTR_ADD\0"</q></td></tr>
<tr><th id="1120">1120</th><td>  <i>/* 1105 */</i> <q>"G_ATOMICRMW_ADD\0"</q></td></tr>
<tr><th id="1121">1121</th><td>  <i>/* 1121 */</i> <q>"G_ATOMICRMW_NAND\0"</q></td></tr>
<tr><th id="1122">1122</th><td>  <i>/* 1138 */</i> <q>"G_VECREDUCE_AND\0"</q></td></tr>
<tr><th id="1123">1123</th><td>  <i>/* 1154 */</i> <q>"G_AND\0"</q></td></tr>
<tr><th id="1124">1124</th><td>  <i>/* 1160 */</i> <q>"G_ATOMICRMW_AND\0"</q></td></tr>
<tr><th id="1125">1125</th><td>  <i>/* 1176 */</i> <q>"LIFETIME_END\0"</q></td></tr>
<tr><th id="1126">1126</th><td>  <i>/* 1189 */</i> <q>"G_BRCOND\0"</q></td></tr>
<tr><th id="1127">1127</th><td>  <i>/* 1198 */</i> <q>"G_INTRINSIC_ROUND\0"</q></td></tr>
<tr><th id="1128">1128</th><td>  <i>/* 1216 */</i> <q>"LOAD_STACK_GUARD\0"</q></td></tr>
<tr><th id="1129">1129</th><td>  <i>/* 1233 */</i> <q>"PSEUDO_PROBE\0"</q></td></tr>
<tr><th id="1130">1130</th><td>  <i>/* 1246 */</i> <q>"G_SSUBE\0"</q></td></tr>
<tr><th id="1131">1131</th><td>  <i>/* 1254 */</i> <q>"G_USUBE\0"</q></td></tr>
<tr><th id="1132">1132</th><td>  <i>/* 1262 */</i> <q>"G_FENCE\0"</q></td></tr>
<tr><th id="1133">1133</th><td>  <i>/* 1270 */</i> <q>"REG_SEQUENCE\0"</q></td></tr>
<tr><th id="1134">1134</th><td>  <i>/* 1283 */</i> <q>"G_SADDE\0"</q></td></tr>
<tr><th id="1135">1135</th><td>  <i>/* 1291 */</i> <q>"G_UADDE\0"</q></td></tr>
<tr><th id="1136">1136</th><td>  <i>/* 1299 */</i> <q>"G_FMINNUM_IEEE\0"</q></td></tr>
<tr><th id="1137">1137</th><td>  <i>/* 1314 */</i> <q>"G_FMAXNUM_IEEE\0"</q></td></tr>
<tr><th id="1138">1138</th><td>  <i>/* 1329 */</i> <q>"G_JUMP_TABLE\0"</q></td></tr>
<tr><th id="1139">1139</th><td>  <i>/* 1342 */</i> <q>"BUNDLE\0"</q></td></tr>
<tr><th id="1140">1140</th><td>  <i>/* 1349 */</i> <q>"LOCAL_ESCAPE\0"</q></td></tr>
<tr><th id="1141">1141</th><td>  <i>/* 1362 */</i> <q>"G_INDEXED_STORE\0"</q></td></tr>
<tr><th id="1142">1142</th><td>  <i>/* 1378 */</i> <q>"G_STORE\0"</q></td></tr>
<tr><th id="1143">1143</th><td>  <i>/* 1386 */</i> <q>"G_BITREVERSE\0"</q></td></tr>
<tr><th id="1144">1144</th><td>  <i>/* 1399 */</i> <q>"DBG_VALUE\0"</q></td></tr>
<tr><th id="1145">1145</th><td>  <i>/* 1409 */</i> <q>"G_GLOBAL_VALUE\0"</q></td></tr>
<tr><th id="1146">1146</th><td>  <i>/* 1424 */</i> <q>"G_MEMMOVE\0"</q></td></tr>
<tr><th id="1147">1147</th><td>  <i>/* 1434 */</i> <q>"G_FREEZE\0"</q></td></tr>
<tr><th id="1148">1148</th><td>  <i>/* 1443 */</i> <q>"G_FCANONICALIZE\0"</q></td></tr>
<tr><th id="1149">1149</th><td>  <i>/* 1459 */</i> <q>"G_CTLZ_ZERO_UNDEF\0"</q></td></tr>
<tr><th id="1150">1150</th><td>  <i>/* 1477 */</i> <q>"G_CTTZ_ZERO_UNDEF\0"</q></td></tr>
<tr><th id="1151">1151</th><td>  <i>/* 1495 */</i> <q>"G_IMPLICIT_DEF\0"</q></td></tr>
<tr><th id="1152">1152</th><td>  <i>/* 1510 */</i> <q>"DBG_INSTR_REF\0"</q></td></tr>
<tr><th id="1153">1153</th><td>  <i>/* 1524 */</i> <q>"G_FNEG\0"</q></td></tr>
<tr><th id="1154">1154</th><td>  <i>/* 1531 */</i> <q>"EXTRACT_SUBREG\0"</q></td></tr>
<tr><th id="1155">1155</th><td>  <i>/* 1546 */</i> <q>"INSERT_SUBREG\0"</q></td></tr>
<tr><th id="1156">1156</th><td>  <i>/* 1560 */</i> <q>"G_SEXT_INREG\0"</q></td></tr>
<tr><th id="1157">1157</th><td>  <i>/* 1573 */</i> <q>"SUBREG_TO_REG\0"</q></td></tr>
<tr><th id="1158">1158</th><td>  <i>/* 1587 */</i> <q>"G_ATOMIC_CMPXCHG\0"</q></td></tr>
<tr><th id="1159">1159</th><td>  <i>/* 1604 */</i> <q>"G_ATOMICRMW_XCHG\0"</q></td></tr>
<tr><th id="1160">1160</th><td>  <i>/* 1621 */</i> <q>"G_FLOG\0"</q></td></tr>
<tr><th id="1161">1161</th><td>  <i>/* 1628 */</i> <q>"G_VAARG\0"</q></td></tr>
<tr><th id="1162">1162</th><td>  <i>/* 1636 */</i> <q>"PREALLOCATED_ARG\0"</q></td></tr>
<tr><th id="1163">1163</th><td>  <i>/* 1653 */</i> <q>"G_SMULH\0"</q></td></tr>
<tr><th id="1164">1164</th><td>  <i>/* 1661 */</i> <q>"G_UMULH\0"</q></td></tr>
<tr><th id="1165">1165</th><td>  <i>/* 1669 */</i> <q>"LDAWFI\0"</q></td></tr>
<tr><th id="1166">1166</th><td>  <i>/* 1676 */</i> <q>"LDWFI\0"</q></td></tr>
<tr><th id="1167">1167</th><td>  <i>/* 1682 */</i> <q>"STWFI\0"</q></td></tr>
<tr><th id="1168">1168</th><td>  <i>/* 1688 */</i> <q>"G_PHI\0"</q></td></tr>
<tr><th id="1169">1169</th><td>  <i>/* 1694 */</i> <q>"G_FPTOSI\0"</q></td></tr>
<tr><th id="1170">1170</th><td>  <i>/* 1703 */</i> <q>"G_FPTOUI\0"</q></td></tr>
<tr><th id="1171">1171</th><td>  <i>/* 1712 */</i> <q>"G_FPOWI\0"</q></td></tr>
<tr><th id="1172">1172</th><td>  <i>/* 1720 */</i> <q>"G_PTRMASK\0"</q></td></tr>
<tr><th id="1173">1173</th><td>  <i>/* 1730 */</i> <q>"GC_LABEL\0"</q></td></tr>
<tr><th id="1174">1174</th><td>  <i>/* 1739 */</i> <q>"DBG_LABEL\0"</q></td></tr>
<tr><th id="1175">1175</th><td>  <i>/* 1749 */</i> <q>"EH_LABEL\0"</q></td></tr>
<tr><th id="1176">1176</th><td>  <i>/* 1758 */</i> <q>"ANNOTATION_LABEL\0"</q></td></tr>
<tr><th id="1177">1177</th><td>  <i>/* 1775 */</i> <q>"ICALL_BRANCH_FUNNEL\0"</q></td></tr>
<tr><th id="1178">1178</th><td>  <i>/* 1795 */</i> <q>"G_FSHL\0"</q></td></tr>
<tr><th id="1179">1179</th><td>  <i>/* 1802 */</i> <q>"G_SHL\0"</q></td></tr>
<tr><th id="1180">1180</th><td>  <i>/* 1808 */</i> <q>"G_FCEIL\0"</q></td></tr>
<tr><th id="1181">1181</th><td>  <i>/* 1816 */</i> <q>"PATCHABLE_TAIL_CALL\0"</q></td></tr>
<tr><th id="1182">1182</th><td>  <i>/* 1836 */</i> <q>"PATCHABLE_TYPED_EVENT_CALL\0"</q></td></tr>
<tr><th id="1183">1183</th><td>  <i>/* 1863 */</i> <q>"PATCHABLE_EVENT_CALL\0"</q></td></tr>
<tr><th id="1184">1184</th><td>  <i>/* 1884 */</i> <q>"FENTRY_CALL\0"</q></td></tr>
<tr><th id="1185">1185</th><td>  <i>/* 1896 */</i> <q>"KILL\0"</q></td></tr>
<tr><th id="1186">1186</th><td>  <i>/* 1901 */</i> <q>"G_VECREDUCE_FMUL\0"</q></td></tr>
<tr><th id="1187">1187</th><td>  <i>/* 1918 */</i> <q>"G_FMUL\0"</q></td></tr>
<tr><th id="1188">1188</th><td>  <i>/* 1925 */</i> <q>"G_VECREDUCE_SEQ_FMUL\0"</q></td></tr>
<tr><th id="1189">1189</th><td>  <i>/* 1946 */</i> <q>"G_STRICT_FMUL\0"</q></td></tr>
<tr><th id="1190">1190</th><td>  <i>/* 1960 */</i> <q>"G_VECREDUCE_MUL\0"</q></td></tr>
<tr><th id="1191">1191</th><td>  <i>/* 1976 */</i> <q>"G_MUL\0"</q></td></tr>
<tr><th id="1192">1192</th><td>  <i>/* 1982 */</i> <q>"G_FREM\0"</q></td></tr>
<tr><th id="1193">1193</th><td>  <i>/* 1989 */</i> <q>"G_STRICT_FREM\0"</q></td></tr>
<tr><th id="1194">1194</th><td>  <i>/* 2003 */</i> <q>"G_SREM\0"</q></td></tr>
<tr><th id="1195">1195</th><td>  <i>/* 2010 */</i> <q>"G_UREM\0"</q></td></tr>
<tr><th id="1196">1196</th><td>  <i>/* 2017 */</i> <q>"INLINEASM\0"</q></td></tr>
<tr><th id="1197">1197</th><td>  <i>/* 2027 */</i> <q>"G_FMINIMUM\0"</q></td></tr>
<tr><th id="1198">1198</th><td>  <i>/* 2038 */</i> <q>"G_FMAXIMUM\0"</q></td></tr>
<tr><th id="1199">1199</th><td>  <i>/* 2049 */</i> <q>"G_FMINNUM\0"</q></td></tr>
<tr><th id="1200">1200</th><td>  <i>/* 2059 */</i> <q>"G_FMAXNUM\0"</q></td></tr>
<tr><th id="1201">1201</th><td>  <i>/* 2069 */</i> <q>"G_INTRINSIC_ROUNDEVEN\0"</q></td></tr>
<tr><th id="1202">1202</th><td>  <i>/* 2091 */</i> <q>"G_FCOPYSIGN\0"</q></td></tr>
<tr><th id="1203">1203</th><td>  <i>/* 2103 */</i> <q>"G_VECREDUCE_FMIN\0"</q></td></tr>
<tr><th id="1204">1204</th><td>  <i>/* 2120 */</i> <q>"G_VECREDUCE_SMIN\0"</q></td></tr>
<tr><th id="1205">1205</th><td>  <i>/* 2137 */</i> <q>"G_SMIN\0"</q></td></tr>
<tr><th id="1206">1206</th><td>  <i>/* 2144 */</i> <q>"G_VECREDUCE_UMIN\0"</q></td></tr>
<tr><th id="1207">1207</th><td>  <i>/* 2161 */</i> <q>"G_UMIN\0"</q></td></tr>
<tr><th id="1208">1208</th><td>  <i>/* 2168 */</i> <q>"G_ATOMICRMW_UMIN\0"</q></td></tr>
<tr><th id="1209">1209</th><td>  <i>/* 2185 */</i> <q>"G_ATOMICRMW_MIN\0"</q></td></tr>
<tr><th id="1210">1210</th><td>  <i>/* 2201 */</i> <q>"G_FSIN\0"</q></td></tr>
<tr><th id="1211">1211</th><td>  <i>/* 2208 */</i> <q>"CFI_INSTRUCTION\0"</q></td></tr>
<tr><th id="1212">1212</th><td>  <i>/* 2224 */</i> <q>"EH_RETURN\0"</q></td></tr>
<tr><th id="1213">1213</th><td>  <i>/* 2234 */</i> <q>"ADJCALLSTACKDOWN\0"</q></td></tr>
<tr><th id="1214">1214</th><td>  <i>/* 2251 */</i> <q>"G_SSUBO\0"</q></td></tr>
<tr><th id="1215">1215</th><td>  <i>/* 2259 */</i> <q>"G_USUBO\0"</q></td></tr>
<tr><th id="1216">1216</th><td>  <i>/* 2267 */</i> <q>"G_SADDO\0"</q></td></tr>
<tr><th id="1217">1217</th><td>  <i>/* 2275 */</i> <q>"G_UADDO\0"</q></td></tr>
<tr><th id="1218">1218</th><td>  <i>/* 2283 */</i> <q>"G_SMULO\0"</q></td></tr>
<tr><th id="1219">1219</th><td>  <i>/* 2291 */</i> <q>"G_UMULO\0"</q></td></tr>
<tr><th id="1220">1220</th><td>  <i>/* 2299 */</i> <q>"STACKMAP\0"</q></td></tr>
<tr><th id="1221">1221</th><td>  <i>/* 2308 */</i> <q>"G_BSWAP\0"</q></td></tr>
<tr><th id="1222">1222</th><td>  <i>/* 2316 */</i> <q>"G_SITOFP\0"</q></td></tr>
<tr><th id="1223">1223</th><td>  <i>/* 2325 */</i> <q>"G_UITOFP\0"</q></td></tr>
<tr><th id="1224">1224</th><td>  <i>/* 2334 */</i> <q>"G_FCMP\0"</q></td></tr>
<tr><th id="1225">1225</th><td>  <i>/* 2341 */</i> <q>"G_ICMP\0"</q></td></tr>
<tr><th id="1226">1226</th><td>  <i>/* 2348 */</i> <q>"G_CTPOP\0"</q></td></tr>
<tr><th id="1227">1227</th><td>  <i>/* 2356 */</i> <q>"PATCHABLE_OP\0"</q></td></tr>
<tr><th id="1228">1228</th><td>  <i>/* 2369 */</i> <q>"FAULTING_OP\0"</q></td></tr>
<tr><th id="1229">1229</th><td>  <i>/* 2381 */</i> <q>"ADJCALLSTACKUP\0"</q></td></tr>
<tr><th id="1230">1230</th><td>  <i>/* 2396 */</i> <q>"PREALLOCATED_SETUP\0"</q></td></tr>
<tr><th id="1231">1231</th><td>  <i>/* 2415 */</i> <q>"G_FEXP\0"</q></td></tr>
<tr><th id="1232">1232</th><td>  <i>/* 2422 */</i> <q>"LDSPC_0R\0"</q></td></tr>
<tr><th id="1233">1233</th><td>  <i>/* 2431 */</i> <q>"STSPC_0R\0"</q></td></tr>
<tr><th id="1234">1234</th><td>  <i>/* 2440 */</i> <q>"LDSED_0R\0"</q></td></tr>
<tr><th id="1235">1235</th><td>  <i>/* 2449 */</i> <q>"STSED_0R\0"</q></td></tr>
<tr><th id="1236">1236</th><td>  <i>/* 2458 */</i> <q>"GETED_0R\0"</q></td></tr>
<tr><th id="1237">1237</th><td>  <i>/* 2467 */</i> <q>"GETID_0R\0"</q></td></tr>
<tr><th id="1238">1238</th><td>  <i>/* 2476 */</i> <q>"CLRE_0R\0"</q></td></tr>
<tr><th id="1239">1239</th><td>  <i>/* 2484 */</i> <q>"DCALL_0R\0"</q></td></tr>
<tr><th id="1240">1240</th><td>  <i>/* 2493 */</i> <q>"GETKEP_0R\0"</q></td></tr>
<tr><th id="1241">1241</th><td>  <i>/* 2503 */</i> <q>"SETKEP_0R\0"</q></td></tr>
<tr><th id="1242">1242</th><td>  <i>/* 2513 */</i> <q>"GETKSP_0R\0"</q></td></tr>
<tr><th id="1243">1243</th><td>  <i>/* 2523 */</i> <q>"DENTSP_0R\0"</q></td></tr>
<tr><th id="1244">1244</th><td>  <i>/* 2533 */</i> <q>"DRESTSP_0R\0"</q></td></tr>
<tr><th id="1245">1245</th><td>  <i>/* 2544 */</i> <q>"LDSSR_0R\0"</q></td></tr>
<tr><th id="1246">1246</th><td>  <i>/* 2553 */</i> <q>"STSSR_0R\0"</q></td></tr>
<tr><th id="1247">1247</th><td>  <i>/* 2562 */</i> <q>"LDET_0R\0"</q></td></tr>
<tr><th id="1248">1248</th><td>  <i>/* 2570 */</i> <q>"FREET_0R\0"</q></td></tr>
<tr><th id="1249">1249</th><td>  <i>/* 2579 */</i> <q>"DRET_0R\0"</q></td></tr>
<tr><th id="1250">1250</th><td>  <i>/* 2587 */</i> <q>"KRET_0R\0"</q></td></tr>
<tr><th id="1251">1251</th><td>  <i>/* 2595 */</i> <q>"GETET_0R\0"</q></td></tr>
<tr><th id="1252">1252</th><td>  <i>/* 2604 */</i> <q>"STET_0R\0"</q></td></tr>
<tr><th id="1253">1253</th><td>  <i>/* 2612 */</i> <q>"WAITEU_0R\0"</q></td></tr>
<tr><th id="1254">1254</th><td>  <i>/* 2622 */</i> <q>"WAITEF_1R\0"</q></td></tr>
<tr><th id="1255">1255</th><td>  <i>/* 2632 */</i> <q>"WAITET_1R\0"</q></td></tr>
<tr><th id="1256">1256</th><td>  <i>/* 2642 */</i> <q>"CLRPT_1R\0"</q></td></tr>
<tr><th id="1257">1257</th><td>  <i>/* 2651 */</i> <q>"TSTART_1R\0"</q></td></tr>
<tr><th id="1258">1258</th><td>  <i>/* 2661 */</i> <q>"G_BR\0"</q></td></tr>
<tr><th id="1259">1259</th><td>  <i>/* 2666 */</i> <q>"INLINEASM_BR\0"</q></td></tr>
<tr><th id="1260">1260</th><td>  <i>/* 2679 */</i> <q>"G_BLOCK_ADDR\0"</q></td></tr>
<tr><th id="1261">1261</th><td>  <i>/* 2692 */</i> <q>"PATCHABLE_FUNCTION_ENTER\0"</q></td></tr>
<tr><th id="1262">1262</th><td>  <i>/* 2717 */</i> <q>"G_READCYCLECOUNTER\0"</q></td></tr>
<tr><th id="1263">1263</th><td>  <i>/* 2736 */</i> <q>"G_READ_REGISTER\0"</q></td></tr>
<tr><th id="1264">1264</th><td>  <i>/* 2752 */</i> <q>"G_WRITE_REGISTER\0"</q></td></tr>
<tr><th id="1265">1265</th><td>  <i>/* 2769 */</i> <q>"G_ASHR\0"</q></td></tr>
<tr><th id="1266">1266</th><td>  <i>/* 2776 */</i> <q>"G_FSHR\0"</q></td></tr>
<tr><th id="1267">1267</th><td>  <i>/* 2783 */</i> <q>"G_LSHR\0"</q></td></tr>
<tr><th id="1268">1268</th><td>  <i>/* 2790 */</i> <q>"G_FFLOOR\0"</q></td></tr>
<tr><th id="1269">1269</th><td>  <i>/* 2799 */</i> <q>"G_BUILD_VECTOR\0"</q></td></tr>
<tr><th id="1270">1270</th><td>  <i>/* 2814 */</i> <q>"G_SHUFFLE_VECTOR\0"</q></td></tr>
<tr><th id="1271">1271</th><td>  <i>/* 2831 */</i> <q>"G_VECREDUCE_XOR\0"</q></td></tr>
<tr><th id="1272">1272</th><td>  <i>/* 2847 */</i> <q>"G_XOR\0"</q></td></tr>
<tr><th id="1273">1273</th><td>  <i>/* 2853 */</i> <q>"G_ATOMICRMW_XOR\0"</q></td></tr>
<tr><th id="1274">1274</th><td>  <i>/* 2869 */</i> <q>"G_VECREDUCE_OR\0"</q></td></tr>
<tr><th id="1275">1275</th><td>  <i>/* 2884 */</i> <q>"G_OR\0"</q></td></tr>
<tr><th id="1276">1276</th><td>  <i>/* 2889 */</i> <q>"G_ATOMICRMW_OR\0"</q></td></tr>
<tr><th id="1277">1277</th><td>  <i>/* 2904 */</i> <q>"G_INTTOPTR\0"</q></td></tr>
<tr><th id="1278">1278</th><td>  <i>/* 2915 */</i> <q>"G_FABS\0"</q></td></tr>
<tr><th id="1279">1279</th><td>  <i>/* 2922 */</i> <q>"G_ABS\0"</q></td></tr>
<tr><th id="1280">1280</th><td>  <i>/* 2928 */</i> <q>"G_UNMERGE_VALUES\0"</q></td></tr>
<tr><th id="1281">1281</th><td>  <i>/* 2945 */</i> <q>"G_MERGE_VALUES\0"</q></td></tr>
<tr><th id="1282">1282</th><td>  <i>/* 2960 */</i> <q>"G_FCOS\0"</q></td></tr>
<tr><th id="1283">1283</th><td>  <i>/* 2967 */</i> <q>"G_CONCAT_VECTORS\0"</q></td></tr>
<tr><th id="1284">1284</th><td>  <i>/* 2984 */</i> <q>"COPY_TO_REGCLASS\0"</q></td></tr>
<tr><th id="1285">1285</th><td>  <i>/* 3001 */</i> <q>"G_ATOMIC_CMPXCHG_WITH_SUCCESS\0"</q></td></tr>
<tr><th id="1286">1286</th><td>  <i>/* 3031 */</i> <q>"G_INTRINSIC_W_SIDE_EFFECTS\0"</q></td></tr>
<tr><th id="1287">1287</th><td>  <i>/* 3058 */</i> <q>"G_SSUBSAT\0"</q></td></tr>
<tr><th id="1288">1288</th><td>  <i>/* 3068 */</i> <q>"G_USUBSAT\0"</q></td></tr>
<tr><th id="1289">1289</th><td>  <i>/* 3078 */</i> <q>"G_SADDSAT\0"</q></td></tr>
<tr><th id="1290">1290</th><td>  <i>/* 3088 */</i> <q>"G_UADDSAT\0"</q></td></tr>
<tr><th id="1291">1291</th><td>  <i>/* 3098 */</i> <q>"G_SSHLSAT\0"</q></td></tr>
<tr><th id="1292">1292</th><td>  <i>/* 3108 */</i> <q>"G_USHLSAT\0"</q></td></tr>
<tr><th id="1293">1293</th><td>  <i>/* 3118 */</i> <q>"G_SMULFIXSAT\0"</q></td></tr>
<tr><th id="1294">1294</th><td>  <i>/* 3131 */</i> <q>"G_UMULFIXSAT\0"</q></td></tr>
<tr><th id="1295">1295</th><td>  <i>/* 3144 */</i> <q>"G_SDIVFIXSAT\0"</q></td></tr>
<tr><th id="1296">1296</th><td>  <i>/* 3157 */</i> <q>"G_UDIVFIXSAT\0"</q></td></tr>
<tr><th id="1297">1297</th><td>  <i>/* 3170 */</i> <q>"G_EXTRACT\0"</q></td></tr>
<tr><th id="1298">1298</th><td>  <i>/* 3180 */</i> <q>"G_SELECT\0"</q></td></tr>
<tr><th id="1299">1299</th><td>  <i>/* 3189 */</i> <q>"G_BRINDIRECT\0"</q></td></tr>
<tr><th id="1300">1300</th><td>  <i>/* 3202 */</i> <q>"PATCHABLE_RET\0"</q></td></tr>
<tr><th id="1301">1301</th><td>  <i>/* 3216 */</i> <q>"FRAME_TO_ARGS_OFFSET\0"</q></td></tr>
<tr><th id="1302">1302</th><td>  <i>/* 3237 */</i> <q>"G_MEMSET\0"</q></td></tr>
<tr><th id="1303">1303</th><td>  <i>/* 3246 */</i> <q>"PATCHABLE_FUNCTION_EXIT\0"</q></td></tr>
<tr><th id="1304">1304</th><td>  <i>/* 3270 */</i> <q>"G_BRJT\0"</q></td></tr>
<tr><th id="1305">1305</th><td>  <i>/* 3277 */</i> <q>"BR_JT\0"</q></td></tr>
<tr><th id="1306">1306</th><td>  <i>/* 3283 */</i> <q>"G_EXTRACT_VECTOR_ELT\0"</q></td></tr>
<tr><th id="1307">1307</th><td>  <i>/* 3304 */</i> <q>"G_INSERT_VECTOR_ELT\0"</q></td></tr>
<tr><th id="1308">1308</th><td>  <i>/* 3324 */</i> <q>"G_FCONSTANT\0"</q></td></tr>
<tr><th id="1309">1309</th><td>  <i>/* 3336 */</i> <q>"G_CONSTANT\0"</q></td></tr>
<tr><th id="1310">1310</th><td>  <i>/* 3347 */</i> <q>"STATEPOINT\0"</q></td></tr>
<tr><th id="1311">1311</th><td>  <i>/* 3358 */</i> <q>"PATCHPOINT\0"</q></td></tr>
<tr><th id="1312">1312</th><td>  <i>/* 3369 */</i> <q>"G_PTRTOINT\0"</q></td></tr>
<tr><th id="1313">1313</th><td>  <i>/* 3380 */</i> <q>"G_FRINT\0"</q></td></tr>
<tr><th id="1314">1314</th><td>  <i>/* 3388 */</i> <q>"G_INTRINSIC_LRINT\0"</q></td></tr>
<tr><th id="1315">1315</th><td>  <i>/* 3406 */</i> <q>"G_FNEARBYINT\0"</q></td></tr>
<tr><th id="1316">1316</th><td>  <i>/* 3419 */</i> <q>"NOT\0"</q></td></tr>
<tr><th id="1317">1317</th><td>  <i>/* 3423 */</i> <q>"G_VASTART\0"</q></td></tr>
<tr><th id="1318">1318</th><td>  <i>/* 3433 */</i> <q>"LIFETIME_START\0"</q></td></tr>
<tr><th id="1319">1319</th><td>  <i>/* 3448 */</i> <q>"G_INSERT\0"</q></td></tr>
<tr><th id="1320">1320</th><td>  <i>/* 3457 */</i> <q>"G_FSQRT\0"</q></td></tr>
<tr><th id="1321">1321</th><td>  <i>/* 3465 */</i> <q>"G_STRICT_FSQRT\0"</q></td></tr>
<tr><th id="1322">1322</th><td>  <i>/* 3480 */</i> <q>"G_BITCAST\0"</q></td></tr>
<tr><th id="1323">1323</th><td>  <i>/* 3490 */</i> <q>"G_ADDRSPACE_CAST\0"</q></td></tr>
<tr><th id="1324">1324</th><td>  <i>/* 3507 */</i> <q>"G_FPEXT\0"</q></td></tr>
<tr><th id="1325">1325</th><td>  <i>/* 3515 */</i> <q>"G_SEXT\0"</q></td></tr>
<tr><th id="1326">1326</th><td>  <i>/* 3522 */</i> <q>"G_ANYEXT\0"</q></td></tr>
<tr><th id="1327">1327</th><td>  <i>/* 3531 */</i> <q>"G_ZEXT\0"</q></td></tr>
<tr><th id="1328">1328</th><td>  <i>/* 3538 */</i> <q>"G_FDIV\0"</q></td></tr>
<tr><th id="1329">1329</th><td>  <i>/* 3545 */</i> <q>"G_STRICT_FDIV\0"</q></td></tr>
<tr><th id="1330">1330</th><td>  <i>/* 3559 */</i> <q>"G_SDIV\0"</q></td></tr>
<tr><th id="1331">1331</th><td>  <i>/* 3566 */</i> <q>"G_UDIV\0"</q></td></tr>
<tr><th id="1332">1332</th><td>  <i>/* 3573 */</i> <q>"G_FPOW\0"</q></td></tr>
<tr><th id="1333">1333</th><td>  <i>/* 3580 */</i> <q>"G_VECREDUCE_FMAX\0"</q></td></tr>
<tr><th id="1334">1334</th><td>  <i>/* 3597 */</i> <q>"G_VECREDUCE_SMAX\0"</q></td></tr>
<tr><th id="1335">1335</th><td>  <i>/* 3614 */</i> <q>"G_SMAX\0"</q></td></tr>
<tr><th id="1336">1336</th><td>  <i>/* 3621 */</i> <q>"G_VECREDUCE_UMAX\0"</q></td></tr>
<tr><th id="1337">1337</th><td>  <i>/* 3638 */</i> <q>"G_UMAX\0"</q></td></tr>
<tr><th id="1338">1338</th><td>  <i>/* 3645 */</i> <q>"G_ATOMICRMW_UMAX\0"</q></td></tr>
<tr><th id="1339">1339</th><td>  <i>/* 3662 */</i> <q>"G_ATOMICRMW_MAX\0"</q></td></tr>
<tr><th id="1340">1340</th><td>  <i>/* 3678 */</i> <q>"G_FRAME_INDEX\0"</q></td></tr>
<tr><th id="1341">1341</th><td>  <i>/* 3692 */</i> <q>"G_SMULFIX\0"</q></td></tr>
<tr><th id="1342">1342</th><td>  <i>/* 3702 */</i> <q>"G_UMULFIX\0"</q></td></tr>
<tr><th id="1343">1343</th><td>  <i>/* 3712 */</i> <q>"G_SDIVFIX\0"</q></td></tr>
<tr><th id="1344">1344</th><td>  <i>/* 3722 */</i> <q>"G_UDIVFIX\0"</q></td></tr>
<tr><th id="1345">1345</th><td>  <i>/* 3732 */</i> <q>"G_MEMCPY\0"</q></td></tr>
<tr><th id="1346">1346</th><td>  <i>/* 3741 */</i> <q>"COPY\0"</q></td></tr>
<tr><th id="1347">1347</th><td>  <i>/* 3746 */</i> <q>"G_CTLZ\0"</q></td></tr>
<tr><th id="1348">1348</th><td>  <i>/* 3753 */</i> <q>"G_CTTZ\0"</q></td></tr>
<tr><th id="1349">1349</th><td>  <i>/* 3760 */</i> <q>"LDAPF_lu10_ba\0"</q></td></tr>
<tr><th id="1350">1350</th><td>  <i>/* 3774 */</i> <q>"SSYNC_0r\0"</q></td></tr>
<tr><th id="1351">1351</th><td>  <i>/* 3783 */</i> <q>"BLA_1r\0"</q></td></tr>
<tr><th id="1352">1352</th><td>  <i>/* 3790 */</i> <q>"MSYNC_1r\0"</q></td></tr>
<tr><th id="1353">1353</th><td>  <i>/* 3799 */</i> <q>"ECALLF_1r\0"</q></td></tr>
<tr><th id="1354">1354</th><td>  <i>/* 3809 */</i> <q>"DGETREG_1r\0"</q></td></tr>
<tr><th id="1355">1355</th><td>  <i>/* 3820 */</i> <q>"KCALL_1r\0"</q></td></tr>
<tr><th id="1356">1356</th><td>  <i>/* 3829 */</i> <q>"MJOIN_1r\0"</q></td></tr>
<tr><th id="1357">1357</th><td>  <i>/* 3838 */</i> <q>"SETCP_1r\0"</q></td></tr>
<tr><th id="1358">1358</th><td>  <i>/* 3847 */</i> <q>"SETDP_1r\0"</q></td></tr>
<tr><th id="1359">1359</th><td>  <i>/* 3856 */</i> <q>"SETSP_1r\0"</q></td></tr>
<tr><th id="1360">1360</th><td>  <i>/* 3865 */</i> <q>"SYNCR_1r\0"</q></td></tr>
<tr><th id="1361">1361</th><td>  <i>/* 3874 */</i> <q>"FREER_1r\0"</q></td></tr>
<tr><th id="1362">1362</th><td>  <i>/* 3883 */</i> <q>"ECALLT_1r\0"</q></td></tr>
<tr><th id="1363">1363</th><td>  <i>/* 3893 */</i> <q>"BAU_1r\0"</q></td></tr>
<tr><th id="1364">1364</th><td>  <i>/* 3900 */</i> <q>"EDU_1r\0"</q></td></tr>
<tr><th id="1365">1365</th><td>  <i>/* 3907 */</i> <q>"EEU_1r\0"</q></td></tr>
<tr><th id="1366">1366</th><td>  <i>/* 3914 */</i> <q>"BRU_1r\0"</q></td></tr>
<tr><th id="1367">1367</th><td>  <i>/* 3921 */</i> <q>"SETEV_1r\0"</q></td></tr>
<tr><th id="1368">1368</th><td>  <i>/* 3930 */</i> <q>"SETV_1r\0"</q></td></tr>
<tr><th id="1369">1369</th><td>  <i>/* 3938 */</i> <q>"INITPC_2r\0"</q></td></tr>
<tr><th id="1370">1370</th><td>  <i>/* 3948 */</i> <q>"SETPSC_2r\0"</q></td></tr>
<tr><th id="1371">1371</th><td>  <i>/* 3958 */</i> <q>"SETD_2r\0"</q></td></tr>
<tr><th id="1372">1372</th><td>  <i>/* 3966 */</i> <q>"EEF_2r\0"</q></td></tr>
<tr><th id="1373">1373</th><td>  <i>/* 3973 */</i> <q>"PEEK_2r\0"</q></td></tr>
<tr><th id="1374">1374</th><td>  <i>/* 3981 */</i> <q>"MKMSK_2r\0"</q></td></tr>
<tr><th id="1375">1375</th><td>  <i>/* 3990 */</i> <q>"ENDIN_2r\0"</q></td></tr>
<tr><th id="1376">1376</th><td>  <i>/* 3999 */</i> <q>"INITCP_2r\0"</q></td></tr>
<tr><th id="1377">1377</th><td>  <i>/* 4009 */</i> <q>"INITDP_2r\0"</q></td></tr>
<tr><th id="1378">1378</th><td>  <i>/* 4019 */</i> <q>"INITSP_2r\0"</q></td></tr>
<tr><th id="1379">1379</th><td>  <i>/* 4029 */</i> <q>"INSHR_2r\0"</q></td></tr>
<tr><th id="1380">1380</th><td>  <i>/* 4038 */</i> <q>"OUTSHR_2r\0"</q></td></tr>
<tr><th id="1381">1381</th><td>  <i>/* 4048 */</i> <q>"TSETMR_2r\0"</q></td></tr>
<tr><th id="1382">1382</th><td>  <i>/* 4058 */</i> <q>"GETTS_2r\0"</q></td></tr>
<tr><th id="1383">1383</th><td>  <i>/* 4067 */</i> <q>"CHKCT_2r\0"</q></td></tr>
<tr><th id="1384">1384</th><td>  <i>/* 4076 */</i> <q>"INCT_2r\0"</q></td></tr>
<tr><th id="1385">1385</th><td>  <i>/* 4084 */</i> <q>"TESTCT_2r\0"</q></td></tr>
<tr><th id="1386">1386</th><td>  <i>/* 4094 */</i> <q>"OUTCT_2r\0"</q></td></tr>
<tr><th id="1387">1387</th><td>  <i>/* 4103 */</i> <q>"TESTWCT_2r\0"</q></td></tr>
<tr><th id="1388">1388</th><td>  <i>/* 4114 */</i> <q>"EET_2r\0"</q></td></tr>
<tr><th id="1389">1389</th><td>  <i>/* 4121 */</i> <q>"INT_2r\0"</q></td></tr>
<tr><th id="1390">1390</th><td>  <i>/* 4128 */</i> <q>"ANDNOT_2r\0"</q></td></tr>
<tr><th id="1391">1391</th><td>  <i>/* 4138 */</i> <q>"SETPT_2r\0"</q></td></tr>
<tr><th id="1392">1392</th><td>  <i>/* 4147 */</i> <q>"GETST_2r\0"</q></td></tr>
<tr><th id="1393">1393</th><td>  <i>/* 4156 */</i> <q>"OUTT_2r\0"</q></td></tr>
<tr><th id="1394">1394</th><td>  <i>/* 4164 */</i> <q>"OUT_2r\0"</q></td></tr>
<tr><th id="1395">1395</th><td>  <i>/* 4171 */</i> <q>"SEXT_2r\0"</q></td></tr>
<tr><th id="1396">1396</th><td>  <i>/* 4179 */</i> <q>"ZEXT_2r\0"</q></td></tr>
<tr><th id="1397">1397</th><td>  <i>/* 4187 */</i> <q>"SETC_l2r\0"</q></td></tr>
<tr><th id="1398">1398</th><td>  <i>/* 4196 */</i> <q>"GETD_l2r\0"</q></td></tr>
<tr><th id="1399">1399</th><td>  <i>/* 4205 */</i> <q>"SETCLK_l2r\0"</q></td></tr>
<tr><th id="1400">1400</th><td>  <i>/* 4216 */</i> <q>"TESTLCL_l2r\0"</q></td></tr>
<tr><th id="1401">1401</th><td>  <i>/* 4228 */</i> <q>"GETN_l2r\0"</q></td></tr>
<tr><th id="1402">1402</th><td>  <i>/* 4237 */</i> <q>"SETN_l2r\0"</q></td></tr>
<tr><th id="1403">1403</th><td>  <i>/* 4246 */</i> <q>"INITLR_l2r\0"</q></td></tr>
<tr><th id="1404">1404</th><td>  <i>/* 4257 */</i> <q>"GETPS_l2r\0"</q></td></tr>
<tr><th id="1405">1405</th><td>  <i>/* 4267 */</i> <q>"SETPS_l2r\0"</q></td></tr>
<tr><th id="1406">1406</th><td>  <i>/* 4277 */</i> <q>"BYTEREV_l2r\0"</q></td></tr>
<tr><th id="1407">1407</th><td>  <i>/* 4289 */</i> <q>"BITREV_l2r\0"</q></td></tr>
<tr><th id="1408">1408</th><td>  <i>/* 4300 */</i> <q>"SETTW_l2r\0"</q></td></tr>
<tr><th id="1409">1409</th><td>  <i>/* 4310 */</i> <q>"SETRDY_l2r\0"</q></td></tr>
<tr><th id="1410">1410</th><td>  <i>/* 4321 */</i> <q>"CLZ_l2r\0"</q></td></tr>
<tr><th id="1411">1411</th><td>  <i>/* 4329 */</i> <q>"SUB_3r\0"</q></td></tr>
<tr><th id="1412">1412</th><td>  <i>/* 4336 */</i> <q>"ADD_3r\0"</q></td></tr>
<tr><th id="1413">1413</th><td>  <i>/* 4343 */</i> <q>"AND_3r\0"</q></td></tr>
<tr><th id="1414">1414</th><td>  <i>/* 4350 */</i> <q>"SHL_3r\0"</q></td></tr>
<tr><th id="1415">1415</th><td>  <i>/* 4357 */</i> <q>"EQ_3r\0"</q></td></tr>
<tr><th id="1416">1416</th><td>  <i>/* 4363 */</i> <q>"SHR_3r\0"</q></td></tr>
<tr><th id="1417">1417</th><td>  <i>/* 4370 */</i> <q>"OR_3r\0"</q></td></tr>
<tr><th id="1418">1418</th><td>  <i>/* 4376 */</i> <q>"TSETR_3r\0"</q></td></tr>
<tr><th id="1419">1419</th><td>  <i>/* 4385 */</i> <q>"LD16S_3r\0"</q></td></tr>
<tr><th id="1420">1420</th><td>  <i>/* 4394 */</i> <q>"LSS_3r\0"</q></td></tr>
<tr><th id="1421">1421</th><td>  <i>/* 4401 */</i> <q>"LD8U_3r\0"</q></td></tr>
<tr><th id="1422">1422</th><td>  <i>/* 4409 */</i> <q>"LSU_3r\0"</q></td></tr>
<tr><th id="1423">1423</th><td>  <i>/* 4416 */</i> <q>"LDW_3r\0"</q></td></tr>
<tr><th id="1424">1424</th><td>  <i>/* 4423 */</i> <q>"ST16_l3r\0"</q></td></tr>
<tr><th id="1425">1425</th><td>  <i>/* 4432 */</i> <q>"ST8_l3r\0"</q></td></tr>
<tr><th id="1426">1426</th><td>  <i>/* 4440 */</i> <q>"LDA16B_l3r\0"</q></td></tr>
<tr><th id="1427">1427</th><td>  <i>/* 4451 */</i> <q>"LDAWB_l3r\0"</q></td></tr>
<tr><th id="1428">1428</th><td>  <i>/* 4461 */</i> <q>"CRC_l3r\0"</q></td></tr>
<tr><th id="1429">1429</th><td>  <i>/* 4469 */</i> <q>"LDA16F_l3r\0"</q></td></tr>
<tr><th id="1430">1430</th><td>  <i>/* 4480 */</i> <q>"LDAWF_l3r\0"</q></td></tr>
<tr><th id="1431">1431</th><td>  <i>/* 4490 */</i> <q>"MUL_l3r\0"</q></td></tr>
<tr><th id="1432">1432</th><td>  <i>/* 4498 */</i> <q>"ASHR_l3r\0"</q></td></tr>
<tr><th id="1433">1433</th><td>  <i>/* 4507 */</i> <q>"XOR_l3r\0"</q></td></tr>
<tr><th id="1434">1434</th><td>  <i>/* 4515 */</i> <q>"REMS_l3r\0"</q></td></tr>
<tr><th id="1435">1435</th><td>  <i>/* 4524 */</i> <q>"DIVS_l3r\0"</q></td></tr>
<tr><th id="1436">1436</th><td>  <i>/* 4533 */</i> <q>"REMU_l3r\0"</q></td></tr>
<tr><th id="1437">1437</th><td>  <i>/* 4542 */</i> <q>"DIVU_l3r\0"</q></td></tr>
<tr><th id="1438">1438</th><td>  <i>/* 4551 */</i> <q>"STW_l3r\0"</q></td></tr>
<tr><th id="1439">1439</th><td>  <i>/* 4559 */</i> <q>"CRC8_l4r\0"</q></td></tr>
<tr><th id="1440">1440</th><td>  <i>/* 4568 */</i> <q>"MACCS_l4r\0"</q></td></tr>
<tr><th id="1441">1441</th><td>  <i>/* 4578 */</i> <q>"MACCU_l4r\0"</q></td></tr>
<tr><th id="1442">1442</th><td>  <i>/* 4588 */</i> <q>"LSUB_l5r\0"</q></td></tr>
<tr><th id="1443">1443</th><td>  <i>/* 4597 */</i> <q>"LADD_l5r\0"</q></td></tr>
<tr><th id="1444">1444</th><td>  <i>/* 4606 */</i> <q>"LDIVU_l5r\0"</q></td></tr>
<tr><th id="1445">1445</th><td>  <i>/* 4616 */</i> <q>"LMUL_l6r\0"</q></td></tr>
<tr><th id="1446">1446</th><td>  <i>/* 4625 */</i> <q>"Int_MemBarrier\0"</q></td></tr>
<tr><th id="1447">1447</th><td>  <i>/* 4640 */</i> <q>"SUB_2rus\0"</q></td></tr>
<tr><th id="1448">1448</th><td>  <i>/* 4649 */</i> <q>"ADD_2rus\0"</q></td></tr>
<tr><th id="1449">1449</th><td>  <i>/* 4658 */</i> <q>"SHL_2rus\0"</q></td></tr>
<tr><th id="1450">1450</th><td>  <i>/* 4667 */</i> <q>"EQ_2rus\0"</q></td></tr>
<tr><th id="1451">1451</th><td>  <i>/* 4675 */</i> <q>"SHR_2rus\0"</q></td></tr>
<tr><th id="1452">1452</th><td>  <i>/* 4684 */</i> <q>"LDW_2rus\0"</q></td></tr>
<tr><th id="1453">1453</th><td>  <i>/* 4693 */</i> <q>"STW_2rus\0"</q></td></tr>
<tr><th id="1454">1454</th><td>  <i>/* 4702 */</i> <q>"LDAWB_l2rus\0"</q></td></tr>
<tr><th id="1455">1455</th><td>  <i>/* 4714 */</i> <q>"LDAWF_l2rus\0"</q></td></tr>
<tr><th id="1456">1456</th><td>  <i>/* 4726 */</i> <q>"ASHR_l2rus\0"</q></td></tr>
<tr><th id="1457">1457</th><td>  <i>/* 4737 */</i> <q>"INPW_l2rus\0"</q></td></tr>
<tr><th id="1458">1458</th><td>  <i>/* 4748 */</i> <q>"OUTPW_l2rus\0"</q></td></tr>
<tr><th id="1459">1459</th><td>  <i>/* 4760 */</i> <q>"MKMSK_rus\0"</q></td></tr>
<tr><th id="1460">1460</th><td>  <i>/* 4770 */</i> <q>"GETR_rus\0"</q></td></tr>
<tr><th id="1461">1461</th><td>  <i>/* 4779 */</i> <q>"CHKCT_rus\0"</q></td></tr>
<tr><th id="1462">1462</th><td>  <i>/* 4789 */</i> <q>"OUTCT_rus\0"</q></td></tr>
<tr><th id="1463">1463</th><td>  <i>/* 4799 */</i> <q>"SEXT_rus\0"</q></td></tr>
<tr><th id="1464">1464</th><td>  <i>/* 4808 */</i> <q>"ZEXT_rus\0"</q></td></tr>
<tr><th id="1465">1465</th><td>};</td></tr>
<tr><th id="1466">1466</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="1467">1467</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="1468">1468</th><td><u>#endif</u></td></tr>
<tr><th id="1469">1469</th><td></td></tr>
<tr><th id="1470">1470</th><td><b>extern</b> <em>const</em> <em>unsigned</em> XCoreInstrNameIndices[] = {</td></tr>
<tr><th id="1471">1471</th><td>    <var>1690U</var>, <var>2017U</var>, <var>2666U</var>, <var>2208U</var>, <var>1749U</var>, <var>1730U</var>, <var>1758U</var>, <var>1896U</var>, </td></tr>
<tr><th id="1472">1472</th><td>    <var>1531U</var>, <var>1546U</var>, <var>1497U</var>, <var>1573U</var>, <var>2984U</var>, <var>1399U</var>, <var>1510U</var>, <var>1739U</var>, </td></tr>
<tr><th id="1473">1473</th><td>    <var>1270U</var>, <var>3741U</var>, <var>1342U</var>, <var>3433U</var>, <var>1176U</var>, <var>1233U</var>, <var>2299U</var>, <var>1884U</var>, </td></tr>
<tr><th id="1474">1474</th><td>    <var>3358U</var>, <var>1216U</var>, <var>2396U</var>, <var>1636U</var>, <var>3347U</var>, <var>1349U</var>, <var>2369U</var>, <var>2356U</var>, </td></tr>
<tr><th id="1475">1475</th><td>    <var>2692U</var>, <var>3202U</var>, <var>3246U</var>, <var>1816U</var>, <var>1863U</var>, <var>1836U</var>, <var>1775U</var>, <var>1089U</var>, </td></tr>
<tr><th id="1476">1476</th><td>    <var>790U</var>, <var>1976U</var>, <var>3559U</var>, <var>3566U</var>, <var>2003U</var>, <var>2010U</var>, <var>1154U</var>, <var>2884U</var>, </td></tr>
<tr><th id="1477">1477</th><td>    <var>2847U</var>, <var>1495U</var>, <var>1688U</var>, <var>3678U</var>, <var>1409U</var>, <var>3170U</var>, <var>2928U</var>, <var>3448U</var>, </td></tr>
<tr><th id="1478">1478</th><td>    <var>2945U</var>, <var>2799U</var>, <var>870U</var>, <var>2967U</var>, <var>3369U</var>, <var>2904U</var>, <var>3480U</var>, <var>1434U</var>, </td></tr>
<tr><th id="1479">1479</th><td>    <var>844U</var>, <var>1198U</var>, <var>3388U</var>, <var>2069U</var>, <var>2717U</var>, <var>990U</var>, <var>934U</var>, <var>964U</var>, </td></tr>
<tr><th id="1480">1480</th><td>    <var>975U</var>, <var>915U</var>, <var>945U</var>, <var>1378U</var>, <var>1362U</var>, <var>3001U</var>, <var>1587U</var>, <var>1604U</var>, </td></tr>
<tr><th id="1481">1481</th><td>    <var>1105U</var>, <var>796U</var>, <var>1160U</var>, <var>1121U</var>, <var>2889U</var>, <var>2853U</var>, <var>3662U</var>, <var>2185U</var>, </td></tr>
<tr><th id="1482">1482</th><td>    <var>3645U</var>, <var>2168U</var>, <var>1056U</var>, <var>773U</var>, <var>1262U</var>, <var>1189U</var>, <var>3189U</var>, <var>822U</var>, </td></tr>
<tr><th id="1483">1483</th><td>    <var>3031U</var>, <var>3522U</var>, <var>862U</var>, <var>3336U</var>, <var>3324U</var>, <var>3423U</var>, <var>1628U</var>, <var>3515U</var>, </td></tr>
<tr><th id="1484">1484</th><td>    <var>1560U</var>, <var>3531U</var>, <var>1802U</var>, <var>2783U</var>, <var>2769U</var>, <var>1795U</var>, <var>2776U</var>, <var>2341U</var>, </td></tr>
<tr><th id="1485">1485</th><td>    <var>2334U</var>, <var>3180U</var>, <var>2275U</var>, <var>1291U</var>, <var>2259U</var>, <var>1254U</var>, <var>2267U</var>, <var>1283U</var>, </td></tr>
<tr><th id="1486">1486</th><td>    <var>2251U</var>, <var>1246U</var>, <var>2291U</var>, <var>2283U</var>, <var>1661U</var>, <var>1653U</var>, <var>3088U</var>, <var>3078U</var>, </td></tr>
<tr><th id="1487">1487</th><td>    <var>3068U</var>, <var>3058U</var>, <var>3108U</var>, <var>3098U</var>, <var>3692U</var>, <var>3702U</var>, <var>3118U</var>, <var>3131U</var>, </td></tr>
<tr><th id="1488">1488</th><td>    <var>3712U</var>, <var>3722U</var>, <var>3144U</var>, <var>3157U</var>, <var>1014U</var>, <var>752U</var>, <var>1918U</var>, <var>733U</var>, </td></tr>
<tr><th id="1489">1489</th><td>    <var>908U</var>, <var>3538U</var>, <var>1982U</var>, <var>3573U</var>, <var>1712U</var>, <var>2415U</var>, <var>147U</var>, <var>1621U</var>, </td></tr>
<tr><th id="1490">1490</th><td>    <var>139U</var>, <var>0U</var>, <var>1524U</var>, <var>3507U</var>, <var>834U</var>, <var>1694U</var>, <var>1703U</var>, <var>2316U</var>, </td></tr>
<tr><th id="1491">1491</th><td>    <var>2325U</var>, <var>2915U</var>, <var>2091U</var>, <var>1443U</var>, <var>2049U</var>, <var>2059U</var>, <var>1299U</var>, <var>1314U</var>, </td></tr>
<tr><th id="1492">1492</th><td>    <var>2027U</var>, <var>2038U</var>, <var>1095U</var>, <var>1720U</var>, <var>2137U</var>, <var>3614U</var>, <var>2161U</var>, <var>3638U</var>, </td></tr>
<tr><th id="1493">1493</th><td>    <var>2922U</var>, <var>2661U</var>, <var>3270U</var>, <var>3304U</var>, <var>3283U</var>, <var>2814U</var>, <var>3753U</var>, <var>1477U</var>, </td></tr>
<tr><th id="1494">1494</th><td>    <var>3746U</var>, <var>1459U</var>, <var>2348U</var>, <var>2308U</var>, <var>1386U</var>, <var>1808U</var>, <var>2960U</var>, <var>2201U</var>, </td></tr>
<tr><th id="1495">1495</th><td>    <var>3457U</var>, <var>2790U</var>, <var>3380U</var>, <var>3406U</var>, <var>3490U</var>, <var>2679U</var>, <var>1329U</var>, <var>891U</var>, </td></tr>
<tr><th id="1496">1496</th><td>    <var>1042U</var>, <var>759U</var>, <var>1946U</var>, <var>3545U</var>, <var>1989U</var>, <var>739U</var>, <var>3465U</var>, <var>2736U</var>, </td></tr>
<tr><th id="1497">1497</th><td>    <var>2752U</var>, <var>3732U</var>, <var>1424U</var>, <var>3237U</var>, <var>1021U</var>, <var>1925U</var>, <var>997U</var>, <var>1901U</var>, </td></tr>
<tr><th id="1498">1498</th><td>    <var>3580U</var>, <var>2103U</var>, <var>1073U</var>, <var>1960U</var>, <var>1138U</var>, <var>2869U</var>, <var>2831U</var>, <var>3597U</var>, </td></tr>
<tr><th id="1499">1499</th><td>    <var>2120U</var>, <var>3621U</var>, <var>2144U</var>, <var>2234U</var>, <var>2381U</var>, <var>3277U</var>, <var>131U</var>, <var>2224U</var>, </td></tr>
<tr><th id="1500">1500</th><td>    <var>3216U</var>, <var>4625U</var>, <var>1669U</var>, <var>1676U</var>, <var>812U</var>, <var>1682U</var>, <var>4649U</var>, <var>4336U</var>, </td></tr>
<tr><th id="1501">1501</th><td>    <var>4128U</var>, <var>4343U</var>, <var>4726U</var>, <var>4498U</var>, <var>3893U</var>, <var>4289U</var>, <var>109U</var>, <var>47U</var>, </td></tr>
<tr><th id="1502">1502</th><td>    <var>409U</var>, <var>249U</var>, <var>3783U</var>, <var>78U</var>, <var>19U</var>, <var>99U</var>, <var>38U</var>, <var>614U</var>, </td></tr>
<tr><th id="1503">1503</th><td>    <var>487U</var>, <var>713U</var>, <var>577U</var>, <var>418U</var>, <var>257U</var>, <var>624U</var>, <var>496U</var>, <var>723U</var>, </td></tr>
<tr><th id="1504">1504</th><td>    <var>586U</var>, <var>427U</var>, <var>265U</var>, <var>3914U</var>, <var>4277U</var>, <var>4067U</var>, <var>4779U</var>, <var>2476U</var>, </td></tr>
<tr><th id="1505">1505</th><td>    <var>2642U</var>, <var>436U</var>, <var>273U</var>, <var>379U</var>, <var>222U</var>, <var>4321U</var>, <var>4559U</var>, <var>4461U</var>, </td></tr>
<tr><th id="1506">1506</th><td>    <var>2484U</var>, <var>2523U</var>, <var>3809U</var>, <var>4524U</var>, <var>4542U</var>, <var>2533U</var>, <var>2579U</var>, <var>3799U</var>, </td></tr>
<tr><th id="1507">1507</th><td>    <var>3883U</var>, <var>3900U</var>, <var>3966U</var>, <var>4114U</var>, <var>3907U</var>, <var>3990U</var>, <var>347U</var>, <var>193U</var>, </td></tr>
<tr><th id="1508">1508</th><td>    <var>4667U</var>, <var>4357U</var>, <var>326U</var>, <var>174U</var>, <var>369U</var>, <var>213U</var>, <var>3874U</var>, <var>2570U</var>, </td></tr>
<tr><th id="1509">1509</th><td>    <var>4196U</var>, <var>2458U</var>, <var>2595U</var>, <var>2467U</var>, <var>2493U</var>, <var>2513U</var>, <var>4228U</var>, <var>4257U</var>, </td></tr>
<tr><th id="1510">1510</th><td>    <var>4770U</var>, <var>389U</var>, <var>231U</var>, <var>4147U</var>, <var>4058U</var>, <var>4076U</var>, <var>3999U</var>, <var>4009U</var>, </td></tr>
<tr><th id="1511">1511</th><td>    <var>4246U</var>, <var>3938U</var>, <var>4019U</var>, <var>4737U</var>, <var>4029U</var>, <var>4121U</var>, <var>3993U</var>, <var>3820U</var>, </td></tr>
<tr><th id="1512">1512</th><td>    <var>305U</var>, <var>155U</var>, <var>346U</var>, <var>192U</var>, <var>357U</var>, <var>202U</var>, <var>2587U</var>, <var>4597U</var>, </td></tr>
<tr><th id="1513">1513</th><td>    <var>4385U</var>, <var>4401U</var>, <var>4440U</var>, <var>4469U</var>, <var>67U</var>, <var>9U</var>, <var>88U</var>, <var>3760U</var>, </td></tr>
<tr><th id="1514">1514</th><td>    <var>28U</var>, <var>4702U</var>, <var>4451U</var>, <var>315U</var>, <var>164U</var>, <var>645U</var>, <var>515U</var>, <var>4714U</var>, </td></tr>
<tr><th id="1515">1515</th><td>    <var>4480U</var>, <var>679U</var>, <var>546U</var>, <var>595U</var>, <var>470U</var>, <var>2562U</var>, <var>4606U</var>, <var>2440U</var>, </td></tr>
<tr><th id="1516">1516</th><td>    <var>2422U</var>, <var>2544U</var>, <var>634U</var>, <var>120U</var>, <var>505U</var>, <var>57U</var>, <var>657U</var>, <var>526U</var>, </td></tr>
<tr><th id="1517">1517</th><td>    <var>691U</var>, <var>557U</var>, <var>4684U</var>, <var>4416U</var>, <var>4616U</var>, <var>4394U</var>, <var>4588U</var>, <var>4409U</var>, </td></tr>
<tr><th id="1518">1518</th><td>    <var>4568U</var>, <var>4578U</var>, <var>3829U</var>, <var>3981U</var>, <var>4760U</var>, <var>3790U</var>, <var>4490U</var>, <var>1527U</var>, </td></tr>
<tr><th id="1519">1519</th><td>    <var>3419U</var>, <var>4370U</var>, <var>4094U</var>, <var>4789U</var>, <var>4748U</var>, <var>4038U</var>, <var>4156U</var>, <var>4164U</var>, </td></tr>
<tr><th id="1520">1520</th><td>    <var>3973U</var>, <var>4515U</var>, <var>4533U</var>, <var>336U</var>, <var>183U</var>, <var>4205U</var>, <var>3838U</var>, <var>4187U</var>, </td></tr>
<tr><th id="1521">1521</th><td>    <var>604U</var>, <var>478U</var>, <var>3847U</var>, <var>3958U</var>, <var>3921U</var>, <var>2503U</var>, <var>4237U</var>, <var>3948U</var>, </td></tr>
<tr><th id="1522">1522</th><td>    <var>4267U</var>, <var>4138U</var>, <var>4310U</var>, <var>3856U</var>, <var>453U</var>, <var>289U</var>, <var>399U</var>, <var>240U</var>, </td></tr>
<tr><th id="1523">1523</th><td>    <var>4300U</var>, <var>3930U</var>, <var>4171U</var>, <var>4799U</var>, <var>4658U</var>, <var>4350U</var>, <var>4675U</var>, <var>4363U</var>, </td></tr>
<tr><th id="1524">1524</th><td>    <var>3774U</var>, <var>4423U</var>, <var>4432U</var>, <var>2604U</var>, <var>2449U</var>, <var>2431U</var>, <var>2553U</var>, <var>668U</var>, </td></tr>
<tr><th id="1525">1525</th><td>    <var>536U</var>, <var>702U</var>, <var>567U</var>, <var>4693U</var>, <var>4551U</var>, <var>4640U</var>, <var>4329U</var>, <var>3865U</var>, </td></tr>
<tr><th id="1526">1526</th><td>    <var>4084U</var>, <var>4216U</var>, <var>4103U</var>, <var>4048U</var>, <var>4376U</var>, <var>2651U</var>, <var>2622U</var>, <var>2632U</var>, </td></tr>
<tr><th id="1527">1527</th><td>    <var>2612U</var>, <var>4507U</var>, <var>4179U</var>, <var>4808U</var>, </td></tr>
<tr><th id="1528">1528</th><td>};</td></tr>
<tr><th id="1529">1529</th><td></td></tr>
<tr><th id="1530">1530</th><td><em>static</em> <b>inline</b> <em>void</em> InitXCoreMCInstrInfo(MCInstrInfo *II) {</td></tr>
<tr><th id="1531">1531</th><td>  II-&gt;InitMCInstrInfo(XCoreInsts, XCoreInstrNameIndices, XCoreInstrNameData, <b>nullptr</b>, <b>nullptr</b>, <var>452</var>);</td></tr>
<tr><th id="1532">1532</th><td>}</td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1535">1535</th><td><u>#<span data-ppcond="489">endif</span> // GET_INSTRINFO_MC_DESC</u></td></tr>
<tr><th id="1536">1536</th><td></td></tr>
<tr><th id="1537">1537</th><td><u>#<span data-ppcond="1537">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</span></u></td></tr>
<tr><th id="1538">1538</th><td><u>#undef GET_INSTRINFO_HEADER</u></td></tr>
<tr><th id="1539">1539</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1540">1540</th><td><b>struct</b> XCoreGenInstrInfo : <b>public</b> TargetInstrInfo {</td></tr>
<tr><th id="1541">1541</th><td>  <b>explicit</b> XCoreGenInstrInfo(<em>int</em> CFSetupOpcode = -<var>1</var>, <em>int</em> CFDestroyOpcode = -<var>1</var>, <em>int</em> CatchRetOpcode = -<var>1</var>, <em>int</em> ReturnOpcode = -<var>1</var>);</td></tr>
<tr><th id="1542">1542</th><td>  ~XCoreGenInstrInfo() override = <b>default</b>;</td></tr>
<tr><th id="1543">1543</th><td></td></tr>
<tr><th id="1544">1544</th><td>};</td></tr>
<tr><th id="1545">1545</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1546">1546</th><td><u>#<span data-ppcond="1537">endif</span> // GET_INSTRINFO_HEADER</u></td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td><u>#<span data-ppcond="1548">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_HELPER_DECLS">GET_INSTRINFO_HELPER_DECLS</span></u></td></tr>
<tr><th id="1549">1549</th><td><u>#undef GET_INSTRINFO_HELPER_DECLS</u></td></tr>
<tr><th id="1550">1550</th><td></td></tr>
<tr><th id="1551">1551</th><td></td></tr>
<tr><th id="1552">1552</th><td><u>#<span data-ppcond="1548">endif</span> // GET_INSTRINFO_HELPER_DECLS</u></td></tr>
<tr><th id="1553">1553</th><td></td></tr>
<tr><th id="1554">1554</th><td><u>#<span data-ppcond="1554">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_HELPERS">GET_INSTRINFO_HELPERS</span></u></td></tr>
<tr><th id="1555">1555</th><td><u>#undef GET_INSTRINFO_HELPERS</u></td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td><u>#<span data-ppcond="1554">endif</span> // GET_INSTRINFO_HELPERS</u></td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td><u>#<span data-ppcond="1559">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</span></u></td></tr>
<tr><th id="1560">1560</th><td><u>#undef GET_INSTRINFO_CTOR_DTOR</u></td></tr>
<tr><th id="1561">1561</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1562">1562</th><td><b>extern</b> <em>const</em> MCInstrDesc XCoreInsts[];</td></tr>
<tr><th id="1563">1563</th><td><b>extern</b> <em>const</em> <em>unsigned</em> XCoreInstrNameIndices[];</td></tr>
<tr><th id="1564">1564</th><td><b>extern</b> <em>const</em> <em>char</em> XCoreInstrNameData[];</td></tr>
<tr><th id="1565">1565</th><td>XCoreGenInstrInfo::XCoreGenInstrInfo(<em>int</em> CFSetupOpcode, <em>int</em> CFDestroyOpcode, <em>int</em> CatchRetOpcode, <em>int</em> ReturnOpcode)</td></tr>
<tr><th id="1566">1566</th><td>  : TargetInstrInfo(CFSetupOpcode, CFDestroyOpcode, CatchRetOpcode, ReturnOpcode) {</td></tr>
<tr><th id="1567">1567</th><td>  InitMCInstrInfo(XCoreInsts, XCoreInstrNameIndices, XCoreInstrNameData, <b>nullptr</b>, <b>nullptr</b>, <var>452</var>);</td></tr>
<tr><th id="1568">1568</th><td>}</td></tr>
<tr><th id="1569">1569</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1570">1570</th><td><u>#<span data-ppcond="1559">endif</span> // GET_INSTRINFO_CTOR_DTOR</u></td></tr>
<tr><th id="1571">1571</th><td></td></tr>
<tr><th id="1572">1572</th><td><u>#<span data-ppcond="1572">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_OPERAND_ENUM">GET_INSTRINFO_OPERAND_ENUM</span></u></td></tr>
<tr><th id="1573">1573</th><td><u>#undef GET_INSTRINFO_OPERAND_ENUM</u></td></tr>
<tr><th id="1574">1574</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1575">1575</th><td><b>namespace</b> XCore {</td></tr>
<tr><th id="1576">1576</th><td><b>namespace</b> OpName {</td></tr>
<tr><th id="1577">1577</th><td><b>enum</b> {</td></tr>
<tr><th id="1578">1578</th><td>  OPERAND_LAST</td></tr>
<tr><th id="1579">1579</th><td>};</td></tr>
<tr><th id="1580">1580</th><td>} <i>// end namespace OpName</i></td></tr>
<tr><th id="1581">1581</th><td>} <i>// end namespace XCore</i></td></tr>
<tr><th id="1582">1582</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1583">1583</th><td><u>#<span data-ppcond="1572">endif</span> //GET_INSTRINFO_OPERAND_ENUM</u></td></tr>
<tr><th id="1584">1584</th><td></td></tr>
<tr><th id="1585">1585</th><td><u>#<span data-ppcond="1585">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_NAMED_OPS">GET_INSTRINFO_NAMED_OPS</span></u></td></tr>
<tr><th id="1586">1586</th><td><u>#undef GET_INSTRINFO_NAMED_OPS</u></td></tr>
<tr><th id="1587">1587</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1588">1588</th><td><b>namespace</b> XCore {</td></tr>
<tr><th id="1589">1589</th><td>LLVM_READONLY</td></tr>
<tr><th id="1590">1590</th><td>int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx) {</td></tr>
<tr><th id="1591">1591</th><td>  <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1592">1592</th><td>}</td></tr>
<tr><th id="1593">1593</th><td>} <i>// end namespace XCore</i></td></tr>
<tr><th id="1594">1594</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1595">1595</th><td><u>#<span data-ppcond="1585">endif</span> //GET_INSTRINFO_NAMED_OPS</u></td></tr>
<tr><th id="1596">1596</th><td></td></tr>
<tr><th id="1597">1597</th><td><u>#<span data-ppcond="1597">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_OPERAND_TYPES_ENUM">GET_INSTRINFO_OPERAND_TYPES_ENUM</span></u></td></tr>
<tr><th id="1598">1598</th><td><u>#undef GET_INSTRINFO_OPERAND_TYPES_ENUM</u></td></tr>
<tr><th id="1599">1599</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1600">1600</th><td><b>namespace</b> XCore {</td></tr>
<tr><th id="1601">1601</th><td><b>namespace</b> OpTypes {</td></tr>
<tr><th id="1602">1602</th><td><b>enum</b> OperandType {</td></tr>
<tr><th id="1603">1603</th><td>  InlineJT = <var>0</var>,</td></tr>
<tr><th id="1604">1604</th><td>  InlineJT32 = <var>1</var>,</td></tr>
<tr><th id="1605">1605</th><td>  MEMii = <var>2</var>,</td></tr>
<tr><th id="1606">1606</th><td>  brtarget = <var>3</var>,</td></tr>
<tr><th id="1607">1607</th><td>  brtarget_neg = <var>4</var>,</td></tr>
<tr><th id="1608">1608</th><td>  f32imm = <var>5</var>,</td></tr>
<tr><th id="1609">1609</th><td>  f64imm = <var>6</var>,</td></tr>
<tr><th id="1610">1610</th><td>  i16imm = <var>7</var>,</td></tr>
<tr><th id="1611">1611</th><td>  i1imm = <var>8</var>,</td></tr>
<tr><th id="1612">1612</th><td>  i32imm = <var>9</var>,</td></tr>
<tr><th id="1613">1613</th><td>  i64imm = <var>10</var>,</td></tr>
<tr><th id="1614">1614</th><td>  i8imm = <var>11</var>,</td></tr>
<tr><th id="1615">1615</th><td>  pcrel_imm = <var>12</var>,</td></tr>
<tr><th id="1616">1616</th><td>  pcrel_imm_neg = <var>13</var>,</td></tr>
<tr><th id="1617">1617</th><td>  ptype0 = <var>14</var>,</td></tr>
<tr><th id="1618">1618</th><td>  ptype1 = <var>15</var>,</td></tr>
<tr><th id="1619">1619</th><td>  ptype2 = <var>16</var>,</td></tr>
<tr><th id="1620">1620</th><td>  ptype3 = <var>17</var>,</td></tr>
<tr><th id="1621">1621</th><td>  ptype4 = <var>18</var>,</td></tr>
<tr><th id="1622">1622</th><td>  ptype5 = <var>19</var>,</td></tr>
<tr><th id="1623">1623</th><td>  type0 = <var>20</var>,</td></tr>
<tr><th id="1624">1624</th><td>  type1 = <var>21</var>,</td></tr>
<tr><th id="1625">1625</th><td>  type2 = <var>22</var>,</td></tr>
<tr><th id="1626">1626</th><td>  type3 = <var>23</var>,</td></tr>
<tr><th id="1627">1627</th><td>  type4 = <var>24</var>,</td></tr>
<tr><th id="1628">1628</th><td>  type5 = <var>25</var>,</td></tr>
<tr><th id="1629">1629</th><td>  untyped_imm_0 = <var>26</var>,</td></tr>
<tr><th id="1630">1630</th><td>  GRRegs = <var>27</var>,</td></tr>
<tr><th id="1631">1631</th><td>  RRegs = <var>28</var>,</td></tr>
<tr><th id="1632">1632</th><td>  OPERAND_TYPE_LIST_END</td></tr>
<tr><th id="1633">1633</th><td>};</td></tr>
<tr><th id="1634">1634</th><td>} <i>// end namespace OpTypes</i></td></tr>
<tr><th id="1635">1635</th><td>} <i>// end namespace XCore</i></td></tr>
<tr><th id="1636">1636</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1637">1637</th><td><u>#<span data-ppcond="1597">endif</span> // GET_INSTRINFO_OPERAND_TYPES_ENUM</u></td></tr>
<tr><th id="1638">1638</th><td></td></tr>
<tr><th id="1639">1639</th><td><u>#<span data-ppcond="1639">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_OPERAND_TYPE">GET_INSTRINFO_OPERAND_TYPE</span></u></td></tr>
<tr><th id="1640">1640</th><td><u>#undef GET_INSTRINFO_OPERAND_TYPE</u></td></tr>
<tr><th id="1641">1641</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1642">1642</th><td><b>namespace</b> XCore {</td></tr>
<tr><th id="1643">1643</th><td>LLVM_READONLY</td></tr>
<tr><th id="1644">1644</th><td><em>static</em> <em>int</em> getOperandType(uint16_t Opcode, uint16_t OpIdx) {</td></tr>
<tr><th id="1645">1645</th><td>  <em>const</em> uint16_t Offsets[] = {</td></tr>
<tr><th id="1646">1646</th><td>    <var>0</var>,</td></tr>
<tr><th id="1647">1647</th><td>    <var>1</var>,</td></tr>
<tr><th id="1648">1648</th><td>    <var>1</var>,</td></tr>
<tr><th id="1649">1649</th><td>    <var>1</var>,</td></tr>
<tr><th id="1650">1650</th><td>    <var>2</var>,</td></tr>
<tr><th id="1651">1651</th><td>    <var>3</var>,</td></tr>
<tr><th id="1652">1652</th><td>    <var>4</var>,</td></tr>
<tr><th id="1653">1653</th><td>    <var>5</var>,</td></tr>
<tr><th id="1654">1654</th><td>    <var>5</var>,</td></tr>
<tr><th id="1655">1655</th><td>    <var>8</var>,</td></tr>
<tr><th id="1656">1656</th><td>    <var>12</var>,</td></tr>
<tr><th id="1657">1657</th><td>    <var>13</var>,</td></tr>
<tr><th id="1658">1658</th><td>    <var>17</var>,</td></tr>
<tr><th id="1659">1659</th><td>    <var>20</var>,</td></tr>
<tr><th id="1660">1660</th><td>    <var>20</var>,</td></tr>
<tr><th id="1661">1661</th><td>    <var>20</var>,</td></tr>
<tr><th id="1662">1662</th><td>    <var>21</var>,</td></tr>
<tr><th id="1663">1663</th><td>    <var>23</var>,</td></tr>
<tr><th id="1664">1664</th><td>    <var>25</var>,</td></tr>
<tr><th id="1665">1665</th><td>    <var>25</var>,</td></tr>
<tr><th id="1666">1666</th><td>    <var>26</var>,</td></tr>
<tr><th id="1667">1667</th><td>    <var>27</var>,</td></tr>
<tr><th id="1668">1668</th><td>    <var>31</var>,</td></tr>
<tr><th id="1669">1669</th><td>    <var>33</var>,</td></tr>
<tr><th id="1670">1670</th><td>    <var>33</var>,</td></tr>
<tr><th id="1671">1671</th><td>    <var>39</var>,</td></tr>
<tr><th id="1672">1672</th><td>    <var>40</var>,</td></tr>
<tr><th id="1673">1673</th><td>    <var>41</var>,</td></tr>
<tr><th id="1674">1674</th><td>    <var>44</var>,</td></tr>
<tr><th id="1675">1675</th><td>    <var>44</var>,</td></tr>
<tr><th id="1676">1676</th><td>    <var>46</var>,</td></tr>
<tr><th id="1677">1677</th><td>    <var>47</var>,</td></tr>
<tr><th id="1678">1678</th><td>    <var>47</var>,</td></tr>
<tr><th id="1679">1679</th><td>    <var>47</var>,</td></tr>
<tr><th id="1680">1680</th><td>    <var>47</var>,</td></tr>
<tr><th id="1681">1681</th><td>    <var>47</var>,</td></tr>
<tr><th id="1682">1682</th><td>    <var>47</var>,</td></tr>
<tr><th id="1683">1683</th><td>    <var>49</var>,</td></tr>
<tr><th id="1684">1684</th><td>    <var>52</var>,</td></tr>
<tr><th id="1685">1685</th><td>    <var>52</var>,</td></tr>
<tr><th id="1686">1686</th><td>    <var>55</var>,</td></tr>
<tr><th id="1687">1687</th><td>    <var>58</var>,</td></tr>
<tr><th id="1688">1688</th><td>    <var>61</var>,</td></tr>
<tr><th id="1689">1689</th><td>    <var>64</var>,</td></tr>
<tr><th id="1690">1690</th><td>    <var>67</var>,</td></tr>
<tr><th id="1691">1691</th><td>    <var>70</var>,</td></tr>
<tr><th id="1692">1692</th><td>    <var>73</var>,</td></tr>
<tr><th id="1693">1693</th><td>    <var>76</var>,</td></tr>
<tr><th id="1694">1694</th><td>    <var>79</var>,</td></tr>
<tr><th id="1695">1695</th><td>    <var>82</var>,</td></tr>
<tr><th id="1696">1696</th><td>    <var>83</var>,</td></tr>
<tr><th id="1697">1697</th><td>    <var>84</var>,</td></tr>
<tr><th id="1698">1698</th><td>    <var>86</var>,</td></tr>
<tr><th id="1699">1699</th><td>    <var>88</var>,</td></tr>
<tr><th id="1700">1700</th><td>    <var>91</var>,</td></tr>
<tr><th id="1701">1701</th><td>    <var>93</var>,</td></tr>
<tr><th id="1702">1702</th><td>    <var>97</var>,</td></tr>
<tr><th id="1703">1703</th><td>    <var>99</var>,</td></tr>
<tr><th id="1704">1704</th><td>    <var>101</var>,</td></tr>
<tr><th id="1705">1705</th><td>    <var>103</var>,</td></tr>
<tr><th id="1706">1706</th><td>    <var>105</var>,</td></tr>
<tr><th id="1707">1707</th><td>    <var>107</var>,</td></tr>
<tr><th id="1708">1708</th><td>    <var>109</var>,</td></tr>
<tr><th id="1709">1709</th><td>    <var>111</var>,</td></tr>
<tr><th id="1710">1710</th><td>    <var>113</var>,</td></tr>
<tr><th id="1711">1711</th><td>    <var>115</var>,</td></tr>
<tr><th id="1712">1712</th><td>    <var>117</var>,</td></tr>
<tr><th id="1713">1713</th><td>    <var>119</var>,</td></tr>
<tr><th id="1714">1714</th><td>    <var>121</var>,</td></tr>
<tr><th id="1715">1715</th><td>    <var>122</var>,</td></tr>
<tr><th id="1716">1716</th><td>    <var>124</var>,</td></tr>
<tr><th id="1717">1717</th><td>    <var>126</var>,</td></tr>
<tr><th id="1718">1718</th><td>    <var>128</var>,</td></tr>
<tr><th id="1719">1719</th><td>    <var>133</var>,</td></tr>
<tr><th id="1720">1720</th><td>    <var>138</var>,</td></tr>
<tr><th id="1721">1721</th><td>    <var>143</var>,</td></tr>
<tr><th id="1722">1722</th><td>    <var>145</var>,</td></tr>
<tr><th id="1723">1723</th><td>    <var>150</var>,</td></tr>
<tr><th id="1724">1724</th><td>    <var>155</var>,</td></tr>
<tr><th id="1725">1725</th><td>    <var>159</var>,</td></tr>
<tr><th id="1726">1726</th><td>    <var>162</var>,</td></tr>
<tr><th id="1727">1727</th><td>    <var>165</var>,</td></tr>
<tr><th id="1728">1728</th><td>    <var>168</var>,</td></tr>
<tr><th id="1729">1729</th><td>    <var>171</var>,</td></tr>
<tr><th id="1730">1730</th><td>    <var>174</var>,</td></tr>
<tr><th id="1731">1731</th><td>    <var>177</var>,</td></tr>
<tr><th id="1732">1732</th><td>    <var>180</var>,</td></tr>
<tr><th id="1733">1733</th><td>    <var>183</var>,</td></tr>
<tr><th id="1734">1734</th><td>    <var>186</var>,</td></tr>
<tr><th id="1735">1735</th><td>    <var>189</var>,</td></tr>
<tr><th id="1736">1736</th><td>    <var>192</var>,</td></tr>
<tr><th id="1737">1737</th><td>    <var>195</var>,</td></tr>
<tr><th id="1738">1738</th><td>    <var>198</var>,</td></tr>
<tr><th id="1739">1739</th><td>    <var>200</var>,</td></tr>
<tr><th id="1740">1740</th><td>    <var>202</var>,</td></tr>
<tr><th id="1741">1741</th><td>    <var>203</var>,</td></tr>
<tr><th id="1742">1742</th><td>    <var>204</var>,</td></tr>
<tr><th id="1743">1743</th><td>    <var>205</var>,</td></tr>
<tr><th id="1744">1744</th><td>    <var>207</var>,</td></tr>
<tr><th id="1745">1745</th><td>    <var>209</var>,</td></tr>
<tr><th id="1746">1746</th><td>    <var>211</var>,</td></tr>
<tr><th id="1747">1747</th><td>    <var>213</var>,</td></tr>
<tr><th id="1748">1748</th><td>    <var>214</var>,</td></tr>
<tr><th id="1749">1749</th><td>    <var>217</var>,</td></tr>
<tr><th id="1750">1750</th><td>    <var>219</var>,</td></tr>
<tr><th id="1751">1751</th><td>    <var>222</var>,</td></tr>
<tr><th id="1752">1752</th><td>    <var>224</var>,</td></tr>
<tr><th id="1753">1753</th><td>    <var>227</var>,</td></tr>
<tr><th id="1754">1754</th><td>    <var>230</var>,</td></tr>
<tr><th id="1755">1755</th><td>    <var>233</var>,</td></tr>
<tr><th id="1756">1756</th><td>    <var>237</var>,</td></tr>
<tr><th id="1757">1757</th><td>    <var>241</var>,</td></tr>
<tr><th id="1758">1758</th><td>    <var>245</var>,</td></tr>
<tr><th id="1759">1759</th><td>    <var>249</var>,</td></tr>
<tr><th id="1760">1760</th><td>    <var>253</var>,</td></tr>
<tr><th id="1761">1761</th><td>    <var>257</var>,</td></tr>
<tr><th id="1762">1762</th><td>    <var>262</var>,</td></tr>
<tr><th id="1763">1763</th><td>    <var>266</var>,</td></tr>
<tr><th id="1764">1764</th><td>    <var>271</var>,</td></tr>
<tr><th id="1765">1765</th><td>    <var>275</var>,</td></tr>
<tr><th id="1766">1766</th><td>    <var>280</var>,</td></tr>
<tr><th id="1767">1767</th><td>    <var>284</var>,</td></tr>
<tr><th id="1768">1768</th><td>    <var>289</var>,</td></tr>
<tr><th id="1769">1769</th><td>    <var>293</var>,</td></tr>
<tr><th id="1770">1770</th><td>    <var>297</var>,</td></tr>
<tr><th id="1771">1771</th><td>    <var>300</var>,</td></tr>
<tr><th id="1772">1772</th><td>    <var>303</var>,</td></tr>
<tr><th id="1773">1773</th><td>    <var>306</var>,</td></tr>
<tr><th id="1774">1774</th><td>    <var>309</var>,</td></tr>
<tr><th id="1775">1775</th><td>    <var>312</var>,</td></tr>
<tr><th id="1776">1776</th><td>    <var>315</var>,</td></tr>
<tr><th id="1777">1777</th><td>    <var>318</var>,</td></tr>
<tr><th id="1778">1778</th><td>    <var>321</var>,</td></tr>
<tr><th id="1779">1779</th><td>    <var>325</var>,</td></tr>
<tr><th id="1780">1780</th><td>    <var>329</var>,</td></tr>
<tr><th id="1781">1781</th><td>    <var>333</var>,</td></tr>
<tr><th id="1782">1782</th><td>    <var>337</var>,</td></tr>
<tr><th id="1783">1783</th><td>    <var>341</var>,</td></tr>
<tr><th id="1784">1784</th><td>    <var>345</var>,</td></tr>
<tr><th id="1785">1785</th><td>    <var>349</var>,</td></tr>
<tr><th id="1786">1786</th><td>    <var>353</var>,</td></tr>
<tr><th id="1787">1787</th><td>    <var>356</var>,</td></tr>
<tr><th id="1788">1788</th><td>    <var>359</var>,</td></tr>
<tr><th id="1789">1789</th><td>    <var>362</var>,</td></tr>
<tr><th id="1790">1790</th><td>    <var>366</var>,</td></tr>
<tr><th id="1791">1791</th><td>    <var>370</var>,</td></tr>
<tr><th id="1792">1792</th><td>    <var>373</var>,</td></tr>
<tr><th id="1793">1793</th><td>    <var>376</var>,</td></tr>
<tr><th id="1794">1794</th><td>    <var>379</var>,</td></tr>
<tr><th id="1795">1795</th><td>    <var>382</var>,</td></tr>
<tr><th id="1796">1796</th><td>    <var>384</var>,</td></tr>
<tr><th id="1797">1797</th><td>    <var>386</var>,</td></tr>
<tr><th id="1798">1798</th><td>    <var>388</var>,</td></tr>
<tr><th id="1799">1799</th><td>    <var>390</var>,</td></tr>
<tr><th id="1800">1800</th><td>    <var>392</var>,</td></tr>
<tr><th id="1801">1801</th><td>    <var>394</var>,</td></tr>
<tr><th id="1802">1802</th><td>    <var>396</var>,</td></tr>
<tr><th id="1803">1803</th><td>    <var>398</var>,</td></tr>
<tr><th id="1804">1804</th><td>    <var>400</var>,</td></tr>
<tr><th id="1805">1805</th><td>    <var>402</var>,</td></tr>
<tr><th id="1806">1806</th><td>    <var>404</var>,</td></tr>
<tr><th id="1807">1807</th><td>    <var>406</var>,</td></tr>
<tr><th id="1808">1808</th><td>    <var>408</var>,</td></tr>
<tr><th id="1809">1809</th><td>    <var>411</var>,</td></tr>
<tr><th id="1810">1810</th><td>    <var>413</var>,</td></tr>
<tr><th id="1811">1811</th><td>    <var>416</var>,</td></tr>
<tr><th id="1812">1812</th><td>    <var>419</var>,</td></tr>
<tr><th id="1813">1813</th><td>    <var>422</var>,</td></tr>
<tr><th id="1814">1814</th><td>    <var>425</var>,</td></tr>
<tr><th id="1815">1815</th><td>    <var>428</var>,</td></tr>
<tr><th id="1816">1816</th><td>    <var>431</var>,</td></tr>
<tr><th id="1817">1817</th><td>    <var>434</var>,</td></tr>
<tr><th id="1818">1818</th><td>    <var>437</var>,</td></tr>
<tr><th id="1819">1819</th><td>    <var>440</var>,</td></tr>
<tr><th id="1820">1820</th><td>    <var>443</var>,</td></tr>
<tr><th id="1821">1821</th><td>    <var>446</var>,</td></tr>
<tr><th id="1822">1822</th><td>    <var>449</var>,</td></tr>
<tr><th id="1823">1823</th><td>    <var>451</var>,</td></tr>
<tr><th id="1824">1824</th><td>    <var>452</var>,</td></tr>
<tr><th id="1825">1825</th><td>    <var>455</var>,</td></tr>
<tr><th id="1826">1826</th><td>    <var>459</var>,</td></tr>
<tr><th id="1827">1827</th><td>    <var>462</var>,</td></tr>
<tr><th id="1828">1828</th><td>    <var>466</var>,</td></tr>
<tr><th id="1829">1829</th><td>    <var>468</var>,</td></tr>
<tr><th id="1830">1830</th><td>    <var>470</var>,</td></tr>
<tr><th id="1831">1831</th><td>    <var>472</var>,</td></tr>
<tr><th id="1832">1832</th><td>    <var>474</var>,</td></tr>
<tr><th id="1833">1833</th><td>    <var>476</var>,</td></tr>
<tr><th id="1834">1834</th><td>    <var>478</var>,</td></tr>
<tr><th id="1835">1835</th><td>    <var>480</var>,</td></tr>
<tr><th id="1836">1836</th><td>    <var>482</var>,</td></tr>
<tr><th id="1837">1837</th><td>    <var>484</var>,</td></tr>
<tr><th id="1838">1838</th><td>    <var>486</var>,</td></tr>
<tr><th id="1839">1839</th><td>    <var>488</var>,</td></tr>
<tr><th id="1840">1840</th><td>    <var>490</var>,</td></tr>
<tr><th id="1841">1841</th><td>    <var>492</var>,</td></tr>
<tr><th id="1842">1842</th><td>    <var>494</var>,</td></tr>
<tr><th id="1843">1843</th><td>    <var>496</var>,</td></tr>
<tr><th id="1844">1844</th><td>    <var>498</var>,</td></tr>
<tr><th id="1845">1845</th><td>    <var>500</var>,</td></tr>
<tr><th id="1846">1846</th><td>    <var>503</var>,</td></tr>
<tr><th id="1847">1847</th><td>    <var>506</var>,</td></tr>
<tr><th id="1848">1848</th><td>    <var>509</var>,</td></tr>
<tr><th id="1849">1849</th><td>    <var>512</var>,</td></tr>
<tr><th id="1850">1850</th><td>    <var>515</var>,</td></tr>
<tr><th id="1851">1851</th><td>    <var>518</var>,</td></tr>
<tr><th id="1852">1852</th><td>    <var>522</var>,</td></tr>
<tr><th id="1853">1853</th><td>    <var>524</var>,</td></tr>
<tr><th id="1854">1854</th><td>    <var>526</var>,</td></tr>
<tr><th id="1855">1855</th><td>    <var>528</var>,</td></tr>
<tr><th id="1856">1856</th><td>    <var>532</var>,</td></tr>
<tr><th id="1857">1857</th><td>    <var>536</var>,</td></tr>
<tr><th id="1858">1858</th><td>    <var>540</var>,</td></tr>
<tr><th id="1859">1859</th><td>    <var>543</var>,</td></tr>
<tr><th id="1860">1860</th><td>    <var>546</var>,</td></tr>
<tr><th id="1861">1861</th><td>    <var>548</var>,</td></tr>
<tr><th id="1862">1862</th><td>    <var>550</var>,</td></tr>
<tr><th id="1863">1863</th><td>    <var>552</var>,</td></tr>
<tr><th id="1864">1864</th><td>    <var>554</var>,</td></tr>
<tr><th id="1865">1865</th><td>    <var>556</var>,</td></tr>
<tr><th id="1866">1866</th><td>    <var>558</var>,</td></tr>
<tr><th id="1867">1867</th><td>    <var>560</var>,</td></tr>
<tr><th id="1868">1868</th><td>    <var>562</var>,</td></tr>
<tr><th id="1869">1869</th><td>    <var>564</var>,</td></tr>
<tr><th id="1870">1870</th><td>    <var>566</var>,</td></tr>
<tr><th id="1871">1871</th><td>    <var>568</var>,</td></tr>
<tr><th id="1872">1872</th><td>    <var>570</var>,</td></tr>
<tr><th id="1873">1873</th><td>    <var>572</var>,</td></tr>
<tr><th id="1874">1874</th><td>    <var>574</var>,</td></tr>
<tr><th id="1875">1875</th><td>    <var>576</var>,</td></tr>
<tr><th id="1876">1876</th><td>    <var>578</var>,</td></tr>
<tr><th id="1877">1877</th><td>    <var>580</var>,</td></tr>
<tr><th id="1878">1878</th><td>    <var>582</var>,</td></tr>
<tr><th id="1879">1879</th><td>    <var>583</var>,</td></tr>
<tr><th id="1880">1880</th><td>    <var>583</var>,</td></tr>
<tr><th id="1881">1881</th><td>    <var>586</var>,</td></tr>
<tr><th id="1882">1882</th><td>    <var>589</var>,</td></tr>
<tr><th id="1883">1883</th><td>    <var>593</var>,</td></tr>
<tr><th id="1884">1884</th><td>    <var>596</var>,</td></tr>
<tr><th id="1885">1885</th><td>    <var>599</var>,</td></tr>
<tr><th id="1886">1886</th><td>    <var>602</var>,</td></tr>
<tr><th id="1887">1887</th><td>    <var>605</var>,</td></tr>
<tr><th id="1888">1888</th><td>    <var>608</var>,</td></tr>
<tr><th id="1889">1889</th><td>    <var>611</var>,</td></tr>
<tr><th id="1890">1890</th><td>    <var>614</var>,</td></tr>
<tr><th id="1891">1891</th><td>    <var>615</var>,</td></tr>
<tr><th id="1892">1892</th><td>    <var>617</var>,</td></tr>
<tr><th id="1893">1893</th><td>    <var>618</var>,</td></tr>
<tr><th id="1894">1894</th><td>    <var>619</var>,</td></tr>
<tr><th id="1895">1895</th><td>    <var>620</var>,</td></tr>
<tr><th id="1896">1896</th><td>    <var>621</var>,</td></tr>
<tr><th id="1897">1897</th><td>    <var>622</var>,</td></tr>
<tr><th id="1898">1898</th><td>    <var>623</var>,</td></tr>
<tr><th id="1899">1899</th><td>    <var>624</var>,</td></tr>
<tr><th id="1900">1900</th><td>    <var>625</var>,</td></tr>
<tr><th id="1901">1901</th><td>    <var>626</var>,</td></tr>
<tr><th id="1902">1902</th><td>    <var>628</var>,</td></tr>
<tr><th id="1903">1903</th><td>    <var>630</var>,</td></tr>
<tr><th id="1904">1904</th><td>    <var>632</var>,</td></tr>
<tr><th id="1905">1905</th><td>    <var>634</var>,</td></tr>
<tr><th id="1906">1906</th><td>    <var>635</var>,</td></tr>
<tr><th id="1907">1907</th><td>    <var>636</var>,</td></tr>
<tr><th id="1908">1908</th><td>    <var>638</var>,</td></tr>
<tr><th id="1909">1909</th><td>    <var>640</var>,</td></tr>
<tr><th id="1910">1910</th><td>    <var>642</var>,</td></tr>
<tr><th id="1911">1911</th><td>    <var>644</var>,</td></tr>
<tr><th id="1912">1912</th><td>    <var>645</var>,</td></tr>
<tr><th id="1913">1913</th><td>    <var>646</var>,</td></tr>
<tr><th id="1914">1914</th><td>    <var>647</var>,</td></tr>
<tr><th id="1915">1915</th><td>    <var>649</var>,</td></tr>
<tr><th id="1916">1916</th><td>    <var>651</var>,</td></tr>
<tr><th id="1917">1917</th><td>    <var>653</var>,</td></tr>
<tr><th id="1918">1918</th><td>    <var>653</var>,</td></tr>
<tr><th id="1919">1919</th><td>    <var>654</var>,</td></tr>
<tr><th id="1920">1920</th><td>    <var>655</var>,</td></tr>
<tr><th id="1921">1921</th><td>    <var>656</var>,</td></tr>
<tr><th id="1922">1922</th><td>    <var>657</var>,</td></tr>
<tr><th id="1923">1923</th><td>    <var>658</var>,</td></tr>
<tr><th id="1924">1924</th><td>    <var>660</var>,</td></tr>
<tr><th id="1925">1925</th><td>    <var>665</var>,</td></tr>
<tr><th id="1926">1926</th><td>    <var>669</var>,</td></tr>
<tr><th id="1927">1927</th><td>    <var>669</var>,</td></tr>
<tr><th id="1928">1928</th><td>    <var>669</var>,</td></tr>
<tr><th id="1929">1929</th><td>    <var>670</var>,</td></tr>
<tr><th id="1930">1930</th><td>    <var>673</var>,</td></tr>
<tr><th id="1931">1931</th><td>    <var>676</var>,</td></tr>
<tr><th id="1932">1932</th><td>    <var>676</var>,</td></tr>
<tr><th id="1933">1933</th><td>    <var>676</var>,</td></tr>
<tr><th id="1934">1934</th><td>    <var>677</var>,</td></tr>
<tr><th id="1935">1935</th><td>    <var>678</var>,</td></tr>
<tr><th id="1936">1936</th><td>    <var>679</var>,</td></tr>
<tr><th id="1937">1937</th><td>    <var>681</var>,</td></tr>
<tr><th id="1938">1938</th><td>    <var>683</var>,</td></tr>
<tr><th id="1939">1939</th><td>    <var>684</var>,</td></tr>
<tr><th id="1940">1940</th><td>    <var>686</var>,</td></tr>
<tr><th id="1941">1941</th><td>    <var>687</var>,</td></tr>
<tr><th id="1942">1942</th><td>    <var>688</var>,</td></tr>
<tr><th id="1943">1943</th><td>    <var>691</var>,</td></tr>
<tr><th id="1944">1944</th><td>    <var>694</var>,</td></tr>
<tr><th id="1945">1945</th><td>    <var>695</var>,</td></tr>
<tr><th id="1946">1946</th><td>    <var>696</var>,</td></tr>
<tr><th id="1947">1947</th><td>    <var>697</var>,</td></tr>
<tr><th id="1948">1948</th><td>    <var>698</var>,</td></tr>
<tr><th id="1949">1949</th><td>    <var>699</var>,</td></tr>
<tr><th id="1950">1950</th><td>    <var>699</var>,</td></tr>
<tr><th id="1951">1951</th><td>    <var>701</var>,</td></tr>
<tr><th id="1952">1952</th><td>    <var>701</var>,</td></tr>
<tr><th id="1953">1953</th><td>    <var>701</var>,</td></tr>
<tr><th id="1954">1954</th><td>    <var>701</var>,</td></tr>
<tr><th id="1955">1955</th><td>    <var>701</var>,</td></tr>
<tr><th id="1956">1956</th><td>    <var>701</var>,</td></tr>
<tr><th id="1957">1957</th><td>    <var>703</var>,</td></tr>
<tr><th id="1958">1958</th><td>    <var>705</var>,</td></tr>
<tr><th id="1959">1959</th><td>    <var>707</var>,</td></tr>
<tr><th id="1960">1960</th><td>    <var>708</var>,</td></tr>
<tr><th id="1961">1961</th><td>    <var>709</var>,</td></tr>
<tr><th id="1962">1962</th><td>    <var>711</var>,</td></tr>
<tr><th id="1963">1963</th><td>    <var>713</var>,</td></tr>
<tr><th id="1964">1964</th><td>    <var>715</var>,</td></tr>
<tr><th id="1965">1965</th><td>    <var>717</var>,</td></tr>
<tr><th id="1966">1966</th><td>    <var>719</var>,</td></tr>
<tr><th id="1967">1967</th><td>    <var>721</var>,</td></tr>
<tr><th id="1968">1968</th><td>    <var>723</var>,</td></tr>
<tr><th id="1969">1969</th><td>    <var>725</var>,</td></tr>
<tr><th id="1970">1970</th><td>    <var>728</var>,</td></tr>
<tr><th id="1971">1971</th><td>    <var>731</var>,</td></tr>
<tr><th id="1972">1972</th><td>    <var>733</var>,</td></tr>
<tr><th id="1973">1973</th><td>    <var>735</var>,</td></tr>
<tr><th id="1974">1974</th><td>    <var>736</var>,</td></tr>
<tr><th id="1975">1975</th><td>    <var>737</var>,</td></tr>
<tr><th id="1976">1976</th><td>    <var>738</var>,</td></tr>
<tr><th id="1977">1977</th><td>    <var>739</var>,</td></tr>
<tr><th id="1978">1978</th><td>    <var>740</var>,</td></tr>
<tr><th id="1979">1979</th><td>    <var>741</var>,</td></tr>
<tr><th id="1980">1980</th><td>    <var>742</var>,</td></tr>
<tr><th id="1981">1981</th><td>    <var>742</var>,</td></tr>
<tr><th id="1982">1982</th><td>    <var>747</var>,</td></tr>
<tr><th id="1983">1983</th><td>    <var>750</var>,</td></tr>
<tr><th id="1984">1984</th><td>    <var>753</var>,</td></tr>
<tr><th id="1985">1985</th><td>    <var>756</var>,</td></tr>
<tr><th id="1986">1986</th><td>    <var>759</var>,</td></tr>
<tr><th id="1987">1987</th><td>    <var>760</var>,</td></tr>
<tr><th id="1988">1988</th><td>    <var>761</var>,</td></tr>
<tr><th id="1989">1989</th><td>    <var>762</var>,</td></tr>
<tr><th id="1990">1990</th><td>    <var>763</var>,</td></tr>
<tr><th id="1991">1991</th><td>    <var>764</var>,</td></tr>
<tr><th id="1992">1992</th><td>    <var>767</var>,</td></tr>
<tr><th id="1993">1993</th><td>    <var>770</var>,</td></tr>
<tr><th id="1994">1994</th><td>    <var>771</var>,</td></tr>
<tr><th id="1995">1995</th><td>    <var>772</var>,</td></tr>
<tr><th id="1996">1996</th><td>    <var>774</var>,</td></tr>
<tr><th id="1997">1997</th><td>    <var>776</var>,</td></tr>
<tr><th id="1998">1998</th><td>    <var>779</var>,</td></tr>
<tr><th id="1999">1999</th><td>    <var>782</var>,</td></tr>
<tr><th id="2000">2000</th><td>    <var>784</var>,</td></tr>
<tr><th id="2001">2001</th><td>    <var>786</var>,</td></tr>
<tr><th id="2002">2002</th><td>    <var>788</var>,</td></tr>
<tr><th id="2003">2003</th><td>    <var>790</var>,</td></tr>
<tr><th id="2004">2004</th><td>    <var>790</var>,</td></tr>
<tr><th id="2005">2005</th><td>    <var>795</var>,</td></tr>
<tr><th id="2006">2006</th><td>    <var>795</var>,</td></tr>
<tr><th id="2007">2007</th><td>    <var>795</var>,</td></tr>
<tr><th id="2008">2008</th><td>    <var>795</var>,</td></tr>
<tr><th id="2009">2009</th><td>    <var>797</var>,</td></tr>
<tr><th id="2010">2010</th><td>    <var>798</var>,</td></tr>
<tr><th id="2011">2011</th><td>    <var>800</var>,</td></tr>
<tr><th id="2012">2012</th><td>    <var>801</var>,</td></tr>
<tr><th id="2013">2013</th><td>    <var>803</var>,</td></tr>
<tr><th id="2014">2014</th><td>    <var>805</var>,</td></tr>
<tr><th id="2015">2015</th><td>    <var>807</var>,</td></tr>
<tr><th id="2016">2016</th><td>    <var>809</var>,</td></tr>
<tr><th id="2017">2017</th><td>    <var>812</var>,</td></tr>
<tr><th id="2018">2018</th><td>    <var>815</var>,</td></tr>
<tr><th id="2019">2019</th><td>    <var>821</var>,</td></tr>
<tr><th id="2020">2020</th><td>    <var>824</var>,</td></tr>
<tr><th id="2021">2021</th><td>    <var>829</var>,</td></tr>
<tr><th id="2022">2022</th><td>    <var>832</var>,</td></tr>
<tr><th id="2023">2023</th><td>    <var>838</var>,</td></tr>
<tr><th id="2024">2024</th><td>    <var>844</var>,</td></tr>
<tr><th id="2025">2025</th><td>    <var>845</var>,</td></tr>
<tr><th id="2026">2026</th><td>    <var>847</var>,</td></tr>
<tr><th id="2027">2027</th><td>    <var>849</var>,</td></tr>
<tr><th id="2028">2028</th><td>    <var>850</var>,</td></tr>
<tr><th id="2029">2029</th><td>    <var>853</var>,</td></tr>
<tr><th id="2030">2030</th><td>    <var>855</var>,</td></tr>
<tr><th id="2031">2031</th><td>    <var>857</var>,</td></tr>
<tr><th id="2032">2032</th><td>    <var>860</var>,</td></tr>
<tr><th id="2033">2033</th><td>    <var>862</var>,</td></tr>
<tr><th id="2034">2034</th><td>    <var>864</var>,</td></tr>
<tr><th id="2035">2035</th><td>    <var>867</var>,</td></tr>
<tr><th id="2036">2036</th><td>    <var>870</var>,</td></tr>
<tr><th id="2037">2037</th><td>    <var>872</var>,</td></tr>
<tr><th id="2038">2038</th><td>    <var>874</var>,</td></tr>
<tr><th id="2039">2039</th><td>    <var>876</var>,</td></tr>
<tr><th id="2040">2040</th><td>    <var>879</var>,</td></tr>
<tr><th id="2041">2041</th><td>    <var>882</var>,</td></tr>
<tr><th id="2042">2042</th><td>    <var>883</var>,</td></tr>
<tr><th id="2043">2043</th><td>    <var>884</var>,</td></tr>
<tr><th id="2044">2044</th><td>    <var>886</var>,</td></tr>
<tr><th id="2045">2045</th><td>    <var>887</var>,</td></tr>
<tr><th id="2046">2046</th><td>    <var>889</var>,</td></tr>
<tr><th id="2047">2047</th><td>    <var>891</var>,</td></tr>
<tr><th id="2048">2048</th><td>    <var>893</var>,</td></tr>
<tr><th id="2049">2049</th><td>    <var>894</var>,</td></tr>
<tr><th id="2050">2050</th><td>    <var>896</var>,</td></tr>
<tr><th id="2051">2051</th><td>    <var>897</var>,</td></tr>
<tr><th id="2052">2052</th><td>    <var>897</var>,</td></tr>
<tr><th id="2053">2053</th><td>    <var>899</var>,</td></tr>
<tr><th id="2054">2054</th><td>    <var>901</var>,</td></tr>
<tr><th id="2055">2055</th><td>    <var>903</var>,</td></tr>
<tr><th id="2056">2056</th><td>    <var>905</var>,</td></tr>
<tr><th id="2057">2057</th><td>    <var>907</var>,</td></tr>
<tr><th id="2058">2058</th><td>    <var>908</var>,</td></tr>
<tr><th id="2059">2059</th><td>    <var>909</var>,</td></tr>
<tr><th id="2060">2060</th><td>    <var>910</var>,</td></tr>
<tr><th id="2061">2061</th><td>    <var>911</var>,</td></tr>
<tr><th id="2062">2062</th><td>    <var>912</var>,</td></tr>
<tr><th id="2063">2063</th><td>    <var>914</var>,</td></tr>
<tr><th id="2064">2064</th><td>    <var>915</var>,</td></tr>
<tr><th id="2065">2065</th><td>    <var>918</var>,</td></tr>
<tr><th id="2066">2066</th><td>    <var>921</var>,</td></tr>
<tr><th id="2067">2067</th><td>    <var>924</var>,</td></tr>
<tr><th id="2068">2068</th><td>    <var>927</var>,</td></tr>
<tr><th id="2069">2069</th><td>    <var>930</var>,</td></tr>
<tr><th id="2070">2070</th><td>    <var>933</var>,</td></tr>
<tr><th id="2071">2071</th><td>    <var>933</var>,</td></tr>
<tr><th id="2072">2072</th><td>    <var>936</var>,</td></tr>
<tr><th id="2073">2073</th><td>    <var>939</var>,</td></tr>
<tr><th id="2074">2074</th><td>    <var>939</var>,</td></tr>
<tr><th id="2075">2075</th><td>    <var>939</var>,</td></tr>
<tr><th id="2076">2076</th><td>    <var>939</var>,</td></tr>
<tr><th id="2077">2077</th><td>    <var>939</var>,</td></tr>
<tr><th id="2078">2078</th><td>    <var>941</var>,</td></tr>
<tr><th id="2079">2079</th><td>    <var>943</var>,</td></tr>
<tr><th id="2080">2080</th><td>    <var>945</var>,</td></tr>
<tr><th id="2081">2081</th><td>    <var>947</var>,</td></tr>
<tr><th id="2082">2082</th><td>    <var>950</var>,</td></tr>
<tr><th id="2083">2083</th><td>    <var>953</var>,</td></tr>
<tr><th id="2084">2084</th><td>    <var>956</var>,</td></tr>
<tr><th id="2085">2085</th><td>    <var>959</var>,</td></tr>
<tr><th id="2086">2086</th><td>    <var>960</var>,</td></tr>
<tr><th id="2087">2087</th><td>    <var>962</var>,</td></tr>
<tr><th id="2088">2088</th><td>    <var>964</var>,</td></tr>
<tr><th id="2089">2089</th><td>    <var>966</var>,</td></tr>
<tr><th id="2090">2090</th><td>    <var>968</var>,</td></tr>
<tr><th id="2091">2091</th><td>    <var>971</var>,</td></tr>
<tr><th id="2092">2092</th><td>    <var>972</var>,</td></tr>
<tr><th id="2093">2093</th><td>    <var>973</var>,</td></tr>
<tr><th id="2094">2094</th><td>    <var>974</var>,</td></tr>
<tr><th id="2095">2095</th><td>    <var>974</var>,</td></tr>
<tr><th id="2096">2096</th><td>    <var>977</var>,</td></tr>
<tr><th id="2097">2097</th><td>    <var>980</var>,</td></tr>
<tr><th id="2098">2098</th><td>  };</td></tr>
<tr><th id="2099">2099</th><td>  <em>const</em> int8_t OpcodeOperandTypes[] = {</td></tr>
<tr><th id="2100">2100</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2101">2101</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2102">2102</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2103">2103</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2104">2104</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2105">2105</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2106">2106</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2107">2107</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2108">2108</th><td>    -<var>1</var>, -<var>1</var>, OpTypes::i32imm, </td></tr>
<tr><th id="2109">2109</th><td>    -<var>1</var>, -<var>1</var>, -<var>1</var>, OpTypes::i32imm, </td></tr>
<tr><th id="2110">2110</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2111">2111</th><td>    -<var>1</var>, -<var>1</var>, -<var>1</var>, OpTypes::i32imm, </td></tr>
<tr><th id="2112">2112</th><td>    -<var>1</var>, -<var>1</var>, OpTypes::i32imm, </td></tr>
<tr><th id="2113">2113</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2114">2114</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2115">2115</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2116">2116</th><td>    -<var>1</var>, -<var>1</var>, </td></tr>
<tr><th id="2117">2117</th><td>    -<var>1</var>, -<var>1</var>, </td></tr>
<tr><th id="2118">2118</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2119">2119</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2120">2120</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2121">2121</th><td>    OpTypes::i64imm, OpTypes::i64imm, OpTypes::i8imm, OpTypes::i32imm, </td></tr>
<tr><th id="2122">2122</th><td>    OpTypes::i64imm, OpTypes::i32imm, </td></tr>
<tr><th id="2123">2123</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2124">2124</th><td>    -<var>1</var>, OpTypes::i64imm, OpTypes::i32imm, -<var>1</var>, OpTypes::i32imm, OpTypes::i32imm, </td></tr>
<tr><th id="2125">2125</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2126">2126</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2127">2127</th><td>    -<var>1</var>, OpTypes::i32imm, OpTypes::i32imm, </td></tr>
<tr><th id="2128">2128</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2129">2129</th><td>    -<var>1</var>, OpTypes::i32imm, </td></tr>
<tr><th id="2130">2130</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2131">2131</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2132">2132</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2133">2133</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2134">2134</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2135">2135</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2136">2136</th><td>    -<var>1</var>, -<var>1</var>, </td></tr>
<tr><th id="2137">2137</th><td>    -<var>1</var>, -<var>1</var>, -<var>1</var>, </td></tr>
<tr><th id="2138">2138</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2139">2139</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2140">2140</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2141">2141</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2142">2142</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2143">2143</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2144">2144</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2145">2145</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2146">2146</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2147">2147</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2148">2148</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2149">2149</th><td>    OpTypes::type0, </td></tr>
<tr><th id="2150">2150</th><td>    OpTypes::type0, </td></tr>
<tr><th id="2151">2151</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2152">2152</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2153">2153</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2154">2154</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2155">2155</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2156">2156</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2157">2157</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2158">2158</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2159">2159</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2160">2160</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2161">2161</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2162">2162</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2163">2163</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2164">2164</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2165">2165</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2166">2166</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2167">2167</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2168">2168</th><td>    OpTypes::type0, </td></tr>
<tr><th id="2169">2169</th><td>    OpTypes::type0, OpTypes::ptype1, </td></tr>
<tr><th id="2170">2170</th><td>    OpTypes::type0, OpTypes::ptype1, </td></tr>
<tr><th id="2171">2171</th><td>    OpTypes::type0, OpTypes::ptype1, </td></tr>
<tr><th id="2172">2172</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::ptype1, OpTypes::type2, -<var>1</var>, </td></tr>
<tr><th id="2173">2173</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::ptype1, OpTypes::type2, -<var>1</var>, </td></tr>
<tr><th id="2174">2174</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::ptype1, OpTypes::type2, -<var>1</var>, </td></tr>
<tr><th id="2175">2175</th><td>    OpTypes::type0, OpTypes::ptype1, </td></tr>
<tr><th id="2176">2176</th><td>    OpTypes::ptype0, OpTypes::type1, OpTypes::ptype0, OpTypes::ptype2, -<var>1</var>, </td></tr>
<tr><th id="2177">2177</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type2, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2178">2178</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2179">2179</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2180">2180</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2181">2181</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2182">2182</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2183">2183</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2184">2184</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2185">2185</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2186">2186</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2187">2187</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2188">2188</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2189">2189</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2190">2190</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2191">2191</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2192">2192</th><td>    OpTypes::i32imm, OpTypes::i32imm, </td></tr>
<tr><th id="2193">2193</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2194">2194</th><td>    OpTypes::type0, </td></tr>
<tr><th id="2195">2195</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2196">2196</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2197">2197</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2198">2198</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2199">2199</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2200">2200</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2201">2201</th><td>    OpTypes::type0, </td></tr>
<tr><th id="2202">2202</th><td>    OpTypes::type0, OpTypes::type1, -<var>1</var>, </td></tr>
<tr><th id="2203">2203</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2204">2204</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2205">2205</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2206">2206</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2207">2207</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2208">2208</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2209">2209</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2210">2210</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2211">2211</th><td>    OpTypes::type0, -<var>1</var>, OpTypes::type1, OpTypes::type1, </td></tr>
<tr><th id="2212">2212</th><td>    OpTypes::type0, -<var>1</var>, OpTypes::type1, OpTypes::type1, </td></tr>
<tr><th id="2213">2213</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2214">2214</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2215">2215</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2216">2216</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2217">2217</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2218">2218</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2219">2219</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2220">2220</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2221">2221</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2222">2222</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2223">2223</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2224">2224</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2225">2225</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2226">2226</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2227">2227</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2228">2228</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2229">2229</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2230">2230</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2231">2231</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2232">2232</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2233">2233</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2234">2234</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2235">2235</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2236">2236</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2237">2237</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2238">2238</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2239">2239</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2240">2240</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2241">2241</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2242">2242</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2243">2243</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2244">2244</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2245">2245</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2246">2246</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2247">2247</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2248">2248</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2249">2249</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2250">2250</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2251">2251</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2252">2252</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2253">2253</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2254">2254</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2255">2255</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2256">2256</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2257">2257</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2258">2258</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2259">2259</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2260">2260</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2261">2261</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2262">2262</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2263">2263</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2264">2264</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2265">2265</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2266">2266</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2267">2267</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2268">2268</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2269">2269</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2270">2270</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2271">2271</th><td>    OpTypes::ptype0, OpTypes::ptype0, OpTypes::type1, </td></tr>
<tr><th id="2272">2272</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2273">2273</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2274">2274</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2275">2275</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2276">2276</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2277">2277</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2278">2278</th><td>    OpTypes::ptype0, -<var>1</var>, OpTypes::type1, </td></tr>
<tr><th id="2279">2279</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, OpTypes::type2, </td></tr>
<tr><th id="2280">2280</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type2, </td></tr>
<tr><th id="2281">2281</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type1, -<var>1</var>, </td></tr>
<tr><th id="2282">2282</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2283">2283</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2284">2284</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2285">2285</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2286">2286</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2287">2287</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2288">2288</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2289">2289</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2290">2290</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2291">2291</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2292">2292</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2293">2293</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2294">2294</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2295">2295</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2296">2296</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2297">2297</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2298">2298</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2299">2299</th><td>    OpTypes::ptype0, OpTypes::type1, OpTypes::i32imm, </td></tr>
<tr><th id="2300">2300</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2301">2301</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2302">2302</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2303">2303</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2304">2304</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2305">2305</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2306">2306</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2307">2307</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2308">2308</th><td>    -<var>1</var>, OpTypes::type0, </td></tr>
<tr><th id="2309">2309</th><td>    OpTypes::ptype0, OpTypes::ptype1, OpTypes::type2, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2310">2310</th><td>    OpTypes::ptype0, OpTypes::ptype1, OpTypes::type2, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2311">2311</th><td>    OpTypes::ptype0, OpTypes::type1, OpTypes::type2, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2312">2312</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type2, </td></tr>
<tr><th id="2313">2313</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type2, </td></tr>
<tr><th id="2314">2314</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2315">2315</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2316">2316</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2317">2317</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2318">2318</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2319">2319</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2320">2320</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2321">2321</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2322">2322</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2323">2323</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2324">2324</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2325">2325</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2326">2326</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2327">2327</th><td>    OpTypes::i32imm, OpTypes::i32imm, </td></tr>
<tr><th id="2328">2328</th><td>    OpTypes::i32imm, OpTypes::i32imm, </td></tr>
<tr><th id="2329">2329</th><td>    OpTypes::InlineJT, OpTypes::GRRegs, </td></tr>
<tr><th id="2330">2330</th><td>    OpTypes::InlineJT32, OpTypes::GRRegs, </td></tr>
<tr><th id="2331">2331</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2332">2332</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2333">2333</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2334">2334</th><td>    OpTypes::GRRegs, OpTypes::i32imm, OpTypes::i32imm, </td></tr>
<tr><th id="2335">2335</th><td>    OpTypes::GRRegs, OpTypes::i32imm, OpTypes::i32imm, </td></tr>
<tr><th id="2336">2336</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2337">2337</th><td>    OpTypes::GRRegs, OpTypes::i32imm, OpTypes::i32imm, </td></tr>
<tr><th id="2338">2338</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2339">2339</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2340">2340</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2341">2341</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2342">2342</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2343">2343</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2344">2344</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2345">2345</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2346">2346</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2347">2347</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2348">2348</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2349">2349</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2350">2350</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2351">2351</th><td>    OpTypes::pcrel_imm_neg, </td></tr>
<tr><th id="2352">2352</th><td>    OpTypes::pcrel_imm_neg, </td></tr>
<tr><th id="2353">2353</th><td>    OpTypes::pcrel_imm, </td></tr>
<tr><th id="2354">2354</th><td>    OpTypes::pcrel_imm, </td></tr>
<tr><th id="2355">2355</th><td>    OpTypes::GRRegs, OpTypes::brtarget_neg, </td></tr>
<tr><th id="2356">2356</th><td>    OpTypes::GRRegs, OpTypes::brtarget_neg, </td></tr>
<tr><th id="2357">2357</th><td>    OpTypes::GRRegs, OpTypes::brtarget_neg, </td></tr>
<tr><th id="2358">2358</th><td>    OpTypes::GRRegs, OpTypes::brtarget_neg, </td></tr>
<tr><th id="2359">2359</th><td>    OpTypes::brtarget_neg, </td></tr>
<tr><th id="2360">2360</th><td>    OpTypes::brtarget_neg, </td></tr>
<tr><th id="2361">2361</th><td>    OpTypes::GRRegs, OpTypes::brtarget, </td></tr>
<tr><th id="2362">2362</th><td>    OpTypes::GRRegs, OpTypes::brtarget, </td></tr>
<tr><th id="2363">2363</th><td>    OpTypes::GRRegs, OpTypes::brtarget, </td></tr>
<tr><th id="2364">2364</th><td>    OpTypes::GRRegs, OpTypes::brtarget, </td></tr>
<tr><th id="2365">2365</th><td>    OpTypes::brtarget, </td></tr>
<tr><th id="2366">2366</th><td>    OpTypes::brtarget, </td></tr>
<tr><th id="2367">2367</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2368">2368</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2369">2369</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2370">2370</th><td>    OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2371">2371</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2372">2372</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2373">2373</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2374">2374</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2375">2375</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2376">2376</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2377">2377</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2378">2378</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2379">2379</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2380">2380</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2381">2381</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2382">2382</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2383">2383</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2384">2384</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2385">2385</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2386">2386</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2387">2387</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2388">2388</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2389">2389</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2390">2390</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2391">2391</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2392">2392</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2393">2393</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2394">2394</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2395">2395</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2396">2396</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2397">2397</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2398">2398</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2399">2399</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2400">2400</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2401">2401</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2402">2402</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2403">2403</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2404">2404</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2405">2405</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2406">2406</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2407">2407</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2408">2408</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2409">2409</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2410">2410</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2411">2411</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2412">2412</th><td>    OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2413">2413</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2414">2414</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2415">2415</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2416">2416</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2417">2417</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2418">2418</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2419">2419</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2420">2420</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2421">2421</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2422">2422</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2423">2423</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2424">2424</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2425">2425</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2426">2426</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2427">2427</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2428">2428</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2429">2429</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2430">2430</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2431">2431</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2432">2432</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2433">2433</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2434">2434</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2435">2435</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2436">2436</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2437">2437</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2438">2438</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2439">2439</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2440">2440</th><td>    OpTypes::pcrel_imm_neg, </td></tr>
<tr><th id="2441">2441</th><td>    OpTypes::pcrel_imm_neg, </td></tr>
<tr><th id="2442">2442</th><td>    OpTypes::pcrel_imm, </td></tr>
<tr><th id="2443">2443</th><td>    OpTypes::pcrel_imm, </td></tr>
<tr><th id="2444">2444</th><td>    OpTypes::pcrel_imm, </td></tr>
<tr><th id="2445">2445</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2446">2446</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2447">2447</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2448">2448</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2449">2449</th><td>    OpTypes::RRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2450">2450</th><td>    OpTypes::RRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2451">2451</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2452">2452</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2453">2453</th><td>    OpTypes::RRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2454">2454</th><td>    OpTypes::RRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2455">2455</th><td>    OpTypes::RRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2456">2456</th><td>    OpTypes::RRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2457">2457</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2458">2458</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2459">2459</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2460">2460</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2461">2461</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2462">2462</th><td>    OpTypes::RRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2463">2463</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2464">2464</th><td>    OpTypes::RRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2465">2465</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2466">2466</th><td>    OpTypes::RRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2467">2467</th><td>    OpTypes::RRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2468">2468</th><td>    OpTypes::RRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2469">2469</th><td>    OpTypes::RRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2470">2470</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2471">2471</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2472">2472</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2473">2473</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2474">2474</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2475">2475</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2476">2476</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2477">2477</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2478">2478</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2479">2479</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2480">2480</th><td>    OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2481">2481</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2482">2482</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2483">2483</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2484">2484</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2485">2485</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2486">2486</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2487">2487</th><td>    OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2488">2488</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2489">2489</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2490">2490</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2491">2491</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2492">2492</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2493">2493</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2494">2494</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2495">2495</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2496">2496</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2497">2497</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2498">2498</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2499">2499</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2500">2500</th><td>    OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2501">2501</th><td>    OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2502">2502</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2503">2503</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2504">2504</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2505">2505</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2506">2506</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2507">2507</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2508">2508</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2509">2509</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2510">2510</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2511">2511</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2512">2512</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2513">2513</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2514">2514</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2515">2515</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2516">2516</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2517">2517</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2518">2518</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2519">2519</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2520">2520</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2521">2521</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2522">2522</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2523">2523</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2524">2524</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2525">2525</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2526">2526</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2527">2527</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2528">2528</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2529">2529</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2530">2530</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2531">2531</th><td>    OpTypes::RRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2532">2532</th><td>    OpTypes::RRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2533">2533</th><td>    OpTypes::RRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2534">2534</th><td>    OpTypes::RRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2535">2535</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2536">2536</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2537">2537</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2538">2538</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2539">2539</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2540">2540</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2541">2541</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2542">2542</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2543">2543</th><td>    OpTypes::i32imm, OpTypes::GRRegs, </td></tr>
<tr><th id="2544">2544</th><td>    OpTypes::i32imm, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2545">2545</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2546">2546</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2547">2547</th><td>    OpTypes::GRRegs, </td></tr>
<tr><th id="2548">2548</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2549">2549</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2550">2550</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::GRRegs, </td></tr>
<tr><th id="2551">2551</th><td>    OpTypes::GRRegs, OpTypes::GRRegs, OpTypes::i32imm, </td></tr>
<tr><th id="2552">2552</th><td>  };</td></tr>
<tr><th id="2553">2553</th><td>  <b>return</b> OpcodeOperandTypes[Offsets[Opcode] + OpIdx];</td></tr>
<tr><th id="2554">2554</th><td>}</td></tr>
<tr><th id="2555">2555</th><td>} <i>// end namespace XCore</i></td></tr>
<tr><th id="2556">2556</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="2557">2557</th><td><u>#<span data-ppcond="1639">endif</span> // GET_INSTRINFO_OPERAND_TYPE</u></td></tr>
<tr><th id="2558">2558</th><td></td></tr>
<tr><th id="2559">2559</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/XCore/Disassembler/XCoreDisassembler.cpp.html'>llvm/llvm/lib/Target/XCore/Disassembler/XCoreDisassembler.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>