<html lang="en">
<head>
<meta charset="utf-8"/>
<title offset="827">Phase-change memory</title>
<script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_SVG.js" type="text/javascript">
</script>
</head>
<body>
<h1>Phase-change memory</h1>
<hr/>

<p><strong>Phase-change memory</strong> (also known as <strong>PCM</strong>, <strong>PCME</strong>, <strong>PRAM</strong>, <strong>PCRAM</strong>, <strong>Ovonic Unified Memory</strong>, <strong>Chalcogenide RAM</strong> and <strong>C-RAM</strong>) is a type of <a href="non-volatile_random-access_memory" title="wikilink">non-volatile random-access memory</a>. PRAMs exploit the unique behaviour of <a href="chalcogenide_glass" title="wikilink">chalcogenide glass</a>. In the older generation of PCM heat produced by the passage of an electric current through a heating element generally made of TiN would be used to either quickly heat and quench the glass, making it <a href="amorphous_solid" title="wikilink">amorphous</a>, or to hold it in its crystallization temperature range for some time, thereby switching it to a <a href="crystal" title="wikilink">crystalline</a> state. PCM also has the ability to achieve a number of distinct intermediary states, thereby having the ability to hold multiple bits in a single cell, but the difficulties in programming cells in this way has prevented these capabilities from being implemented in other technologies (most notably <a href="flash_memory" title="wikilink">flash memory</a>) with the same capability. Newer PCM technology has been trending in two different directions. One group have been directing a lot of research towards attempting to find viable material alternatives to Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> (GST), with mixed success. Another have developed the use of a GeTe - Sb<sub>2</sub>Te<sub>3</sub> <a class="uri" href="superlattice" title="wikilink">superlattice</a> to achieve non-thermal phase changes by simply changing the co-ordination state of the Germanium atoms with a laser pulse. This new Interfacial Phase Change Memory (IPCM) has had many successes and continues to be the site of much active research.<a class="footnoteRef" href="#fn1" id="fnref1"><sup>1</sup></a></p>

<p><a href="Leon_Chua" title="wikilink">Leon Chua</a> has argued that all two-terminal non-volatile memory devices, including PCM, should be considered <a class="uri" href="memristors" title="wikilink">memristors</a>.<a class="footnoteRef" href="#fn2" id="fnref2"><sup>2</sup></a> Stan Williams of <a href="HP_Labs" title="wikilink">HP Labs</a> has also argued that PCM should be considered a <a class="uri" href="memristor" title="wikilink">memristor</a>.<a class="footnoteRef" href="#fn3" id="fnref3"><sup>3</sup></a> However, this terminology has been challenged and the potential applicability of <a class="uri" href="memristor" title="wikilink">memristor</a> theory to any physically realizable device is open to question.<a class="footnoteRef" href="#fn4" id="fnref4"><sup>4</sup></a><a class="footnoteRef" href="#fn5" id="fnref5"><sup>5</sup></a></p>
<h2 id="background">Background</h2>

<p>In the 1960s, <a href="Stanford_R._Ovshinsky" title="wikilink">Stanford R. Ovshinsky</a> of Energy Conversion Devices first explored the properties of chalcogenide glasses as a potential memory technology. In 1969, Charles Sie published a dissertation,<a class="footnoteRef" href="#fn6" id="fnref6"><sup>6</sup></a><a class="footnoteRef" href="#fn7" id="fnref7"><sup>7</sup></a> at Iowa State University that both described and demonstrated the feasibility of a phase change memory device by integrating chalcogenide film with a <a class="uri" href="diode" title="wikilink">diode</a> array. A cinematographic study in 1970 established that the phase change memory mechanism in chalcogenide glass involves electric-field-induced crystalline filament growth.<a class="footnoteRef" href="#fn8" id="fnref8"><sup>8</sup></a><a class="footnoteRef" href="#fn9" id="fnref9"><sup>9</sup></a> In the September 1970 issue of <em><a href="Electronics_(magazine)" title="wikilink">Electronics</a></em>, <a href="Gordon_Moore" title="wikilink">Gordon Moore</a> — co-founder of <a class="uri" href="Intel" title="wikilink">Intel</a> — published an article on the technology. However, material quality and power consumption issues prevented commercialization of the technology. More recently, interest and research have resumed as flash and <a href="dynamic_random_access_memory" title="wikilink">DRAM</a> memory technologies are expected to encounter scaling difficulties as chip <a class="uri" href="lithography" title="wikilink">lithography</a> shrinks.<a class="footnoteRef" href="#fn10" id="fnref10"><sup>10</sup></a></p>

<p>The crystalline and amorphous states of chalcogenide glass have dramatically different <a href="resistivity" title="wikilink">electrical resistivity</a>. The amorphous, high resistance state represents a <a href="Binary_numeral_system" title="wikilink">binary</a> 0, while the crystalline, low resistance state represents a 1. Chalcogenide is the same material used in re-writable optical media (such as <a class="uri" href="CD-RW" title="wikilink">CD-RW</a> and <a class="uri" href="DVD-RW" title="wikilink">DVD-RW</a>). In those instances, the material's optical properties are manipulated, rather than its electrical resistivity, as chalcogenide's <a href="refractive_index" title="wikilink">refractive index</a> also changes with the state of the material.</p>

<p>Although PRAM has not yet reached the commercialization stage for consumer electronic devices, nearly all prototype devices make use of a <a class="uri" href="chalcogenide" title="wikilink">chalcogenide</a> alloy of <a class="uri" href="germanium" title="wikilink">germanium</a>, <a class="uri" href="antimony" title="wikilink">antimony</a> and <a class="uri" href="tellurium" title="wikilink">tellurium</a> (<a class="uri" href="GeSbTe" title="wikilink">GeSbTe</a>) called GST. The <a class="uri" href="stoichiometry" title="wikilink">stoichiometry</a> or Ge:Sb:Te element ratio is 2:2:5. When GST is heated to a high temperature (over 600 °C), its chalcogenide crystallinity is lost. Once cooled, it is frozen into an amorphous glass-like state and its <a href="electrical_resistance" title="wikilink">electrical resistance</a> is high. By heating the chalcogenide to a temperature above its <a href="crystallization" title="wikilink">crystallization point</a>, but below the <a href="melting_point" title="wikilink">melting point</a>, it will transform into a crystalline state with a much lower resistance. The time to complete this phase transition is temperature-dependent. Cooler portions of the chalcogenide take longer to crystallize, and overheated portions may be remelted. A crystallization time scale on the order of 100 ns is commonly used.<a class="footnoteRef" href="#fn11" id="fnref11"><sup>11</sup></a> This is longer than conventional volatile memory devices like modern <a class="uri" href="DRAM" title="wikilink">DRAM</a>, which have a switching time on the order of two nanoseconds. However, a January 2006 Samsung Electronics patent application indicates PRAM may achieve switching times as fast as five nanoseconds.</p>

<p>A more recent advance pioneered by <a class="uri" href="Intel" title="wikilink">Intel</a> and <a href="ST_Microelectronics" title="wikilink">ST Microelectronics</a> allows the material state to be more carefully controlled, allowing it to be transformed into one of four distinct states; the previous amorphic or crystalline states, along with two new partially crystalline ones. Each of these states has different electrical properties that can be measured during reads, allowing a single cell to represent two bits, doubling memory density.<a class="footnoteRef" href="#fn12" id="fnref12"><sup>12</sup></a></p>
<figure><b>(Figure)</b>
<figcaption>A cross-section of two PRAM memory cells. One cell is in low resistance crystalline state, the other in high resistance amorphous state.</figcaption>
</figure>
<h2 id="pram-vs.-flash">PRAM vs. Flash</h2>

<p>PRAM's switching time and inherent scalability<a class="footnoteRef" href="#fn13" id="fnref13"><sup>13</sup></a> make it most appealing. PRAM's temperature sensitivity is perhaps its most notable drawback, one that may require changes in the production process of manufacturers incorporating the technology.</p>

<p>Flash memory works by modulating charge (<a href="electron" title="wikilink">electrons</a>) stored within the gate of a <a href="MOSFET" title="wikilink">MOS transistor</a>. The gate is constructed with a special "stack" designed to trap charges (either on a floating gate or in <a href="charge_trap_flash" title="wikilink">insulator "traps"</a>). The presence of charge within the gate shifts the transistor's <a href="threshold_voltage" title="wikilink">threshold voltage</a>, 

<math display="inline" id="Phase-change_memory:0">
 <semantics>
  <msub>
   <mpadded lspace="1.7pt" width="+1.7pt">
    <mi>V</mi>
   </mpadded>
   <mrow>
    <mi>t</mi>
    <mi>h</mi>
   </mrow>
  </msub>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <csymbol cd="ambiguous">subscript</csymbol>
    <ci>V</ci>
    <apply>
     <times></times>
     <ci>t</ci>
     <ci>h</ci>
    </apply>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   \,V_{th}
  </annotation>
 </semantics>
</math>

 higher or lower, corresponding to a 1 to 0, for instance. Changing the bit's state requires removing the accumulated charge, which demands a relatively large voltage to "suck" the electrons off the floating gate. This burst of voltage is provided by a <a href="charge_pump" title="wikilink">charge pump</a>, which takes some time to build up power. General write times for common Flash devices are on the order of 0.1ms (for a block of data), about 10,000 times the typical 10 ns read time, for SRAM for example (for a byte).</p>

<p>PRAM can offer much higher performance in applications where writing quickly is important, both because the memory element can be switched more quickly, and also because single bits may be changed to either 1 or 0 without needing to first erase an entire block of cells. PRAM's high performance, thousands of times faster than conventional hard drives, makes it particularly interesting in nonvolatile memory roles that are currently performance-limited by memory access timing.</p>

<p>In addition, with Flash, each burst of voltage across the cell causes degradation. As the size of the cells decreases, damage from programming grows worse because the voltage necessary to program the device does not scale with the lithography. Most flash devices are rated for, currently, only 5,000 writes per sector, and many <a href="flash_controller" title="wikilink">flash controllers</a> perform <a href="wear_leveling" title="wikilink">wear leveling</a> to spread writes across many physical sectors.</p>

<p>PRAM devices also degrade with use, for different reasons than Flash, but degrade much more slowly. A PRAM device may endure around 100 million write cycles.<a class="footnoteRef" href="#fn14" id="fnref14"><sup>14</sup></a> PRAM lifetime is limited by mechanisms such as degradation due to GST thermal expansion during programming, metal (and other material) migration, and other mechanisms still unknown.</p>

<p>Flash parts can be programmed before being soldered on to a <a href="Printed_circuit_board" title="wikilink">board</a>, or even purchased pre-programmed. The contents of a PRAM, however, are lost because of the high temperatures needed to solder the device to a board (see <a href="reflow_soldering" title="wikilink">reflow soldering</a> or <a href="wave_soldering" title="wikilink">wave soldering</a>). This is made worse by the recent drive to <a href="Restriction_of_Hazardous_Substances_Directive" title="wikilink">lead-free</a> manufacturing requiring higher soldering temperatures. The manufacturer using PRAM parts must provide a mechanism to program the PRAM "in-system" after it has been soldered in place.</p>

<p>The special gates used in Flash memory "leak" charge (electrons) over time, causing corruption and loss of data. The resistivity of the memory element in PRAM is more stable; at the normal working temperature of 85 °C, it is projected to retain data for 300 years.<a class="footnoteRef" href="#fn15" id="fnref15"><sup>15</sup></a></p>

<p>By carefully modulating the amount of charge stored on the gate, Flash devices can store multiple (usually two) bits in each physical cell. In effect, this doubles the memory density, reducing cost. PRAM devices originally stored only a single bit in each cell, but Intel's recent advances have removed this problem.</p>

<p>Because Flash devices trap electrons to store information, they are susceptible to data corruption from radiation, making them unsuitable for many space and military applications. PRAM exhibits higher resistance to radiation.</p>

<p>PRAM cell selectors can use various devices: <a href="diode" title="wikilink">diodes</a>, <a href="Bipolar_junction_transistor" title="wikilink">BJTs</a> and <a href="MOSFET" title="wikilink">MOSFETs</a>. Using a diode or a BJT provides the greatest amount of current for a given cell size. However, the concern with using a diode stems from parasitic currents to neighboring cells, as well as a higher voltage requirement, resulting in higher power consumption. The chalcogenide resistance being a necessarily larger resistance than the diode entails that the operating voltage must exceed 1 V by a wide margin to guarantee adequate forward bias current from the diode. Perhaps the most severe consequence of using a diode-selected array, in particular for large arrays, is the total reverse bias leakage current from the unselected bit lines. In transistor-selected arrays, only the selected bit lines contribute reverse bias leakage current. The difference in leakage current is several orders of magnitude. A further concern with scaling below 40 nm is the effect of discrete dopants as the p-n junction width scales down. Thin film-based selectors allow to enable memory high memory density utilizing [<a class="uri" href="http://journals.cambridge.org/action/displayAbstract?fromPage=online&amp;aid">http://journals.cambridge.org/action/displayAbstract?fromPage=online&amp;aid;</a>;=7956129&amp;fulltextType;=RA&amp;fileId;=S1946427400002724 I.V. Karpov, D. Kencke, D. Kau, S. Tang and G. Spadini, MRS Proceedings, Volume 1250, 2010]</p>
<h2 id="and-later">2000 and later</h2>

<p>In August 2004, Nanochip licensed PRAM technology for use in <a href="Microelectromechanical_systems" title="wikilink">MEMS</a> (micro-electric-mechanical-systems) probe storage devices. These devices are not solid state. Instead, a very small platter coated in chalcogenide is dragged beneath many (thousands or even millions) of electrical probes that can read and write the chalcogenide. Hewlett-Packard's micro-mover technology can accurately position the platter to 3 nm so densities of more than 1 Tbit (125 GB) per square inch will be possible if the technology can be perfected. The basic idea is to reduce the amount of wiring needed on-chip; instead of wiring every cell, the cells are placed closer together and read by current passing through the MEMS probes, acting like wires. This approach bears much resemblance to IBM's <a href="IBM_Millipede" title="wikilink">Millipede</a> technology.</p>
<h3 id="samsung-46.7-nm-cell">Samsung 46.7 nm cell</h3>

<p>In September 2006, <a class="uri" href="Samsung" title="wikilink">Samsung</a> announced a prototype 512 Mb (64 MB) device using diode switches.<a class="footnoteRef" href="#fn16" id="fnref16"><sup>16</sup></a> The announcement was something of a surprise, and it was especially notable for its fairly high density. The prototype featured a cell size of only 46.7 nm, smaller than commercial Flash devices available at the time. Although Flash devices of higher <em>capacity</em> were available (64 Gb, or 8 GB, was just coming to market), other technologies competing to replace Flash in general offered lower densities (larger cell sizes). The only production <a class="uri" href="MRAM" title="wikilink">MRAM</a> and <a class="uri" href="FeRAM" title="wikilink">FeRAM</a> devices are only 4 Mb, for example. The high density of Samsung's prototype PRAM device suggested it could be a viable Flash competitor, and not limited to niche roles as other devices have been. PRAM appeared to be particularly attractive as a potential replacement for NOR Flash, where device capacities typically lag behind those of <a href="NAND_flash_memory" title="wikilink">NAND</a> Flash devices. (State-of-the-art capacities on NAND passed 512 Mb some time ago.) NOR Flash offers similar densities to Samsung's PRAM prototype and already offers bit addressability (unlike NAND where memory is accessed in banks of many bytes at a time).</p>
<h3 id="intel-device">Intel device</h3>

<p>Samsung's announcement was followed by one from <a class="uri" href="Intel" title="wikilink">Intel</a> and <a class="uri" href="STMicroelectronics" title="wikilink">STMicroelectronics</a>, who demonstrated their own PRAM devices at the 2006 <a href="Intel_Developer_Forum" title="wikilink">Intel Developer Forum</a> in October.<a class="footnoteRef" href="#fn17" id="fnref17"><sup>17</sup></a> They showed a 128 Mb part that began manufacture at STMicroelectronics's research lab in Agrate, Italy. Intel stated that the devices were strictly proof-of-concept.</p>
<h3 id="bae-device">BAE device</h3>

<p>PRAM is also a promising technology in the military and aerospace industries where radiation effects make the use of standard non-volatile memories such as Flash impractical. PRAM memory devices have been introduced by <a href="BAE_Systems" title="wikilink">BAE Systems</a>, referred to as C-RAM, claiming excellent radiation tolerance (<a class="uri" href="rad-hard" title="wikilink">rad-hard</a>) and <a class="uri" href="latchup" title="wikilink">latchup</a> immunity. In addition, BAE claims a write cycle endurance of 10<sup>8</sup>, which will allow it to be a contender for replacing <a href="Programmable_read-only_memory" title="wikilink">PROMs</a> and <a href="EEPROM" title="wikilink">EEPROMs</a> in space systems.</p>
<h3 id="multi-level-cell">Multi-level cell</h3>

<p>In February 2008, Intel and STMicroelectronics revealed the first multilevel (<a href="Multi-level_Cell" title="wikilink">MLC</a>) PRAM array prototype. The prototype stored two logical bits in each physical cell, in effect 256 Mb of memory stored in a 128 Mb physical array. This means that instead of the normal two states—fully amorphous and fully crystalline—an additional two distinct intermediate states represent different degrees of partial crystallization, allowing for twice as many bits to be stored in the same physical area.<a class="footnoteRef" href="#fn18" id="fnref18"><sup>18</sup></a> In June 2011,<a class="footnoteRef" href="#fn19" id="fnref19"><sup>19</sup></a> IBM announced that they had created stable, reliable, multi-bit phase change memory with high performance and stability.</p>
<h3 id="intel-90-nm-device">Intel 90 nm device</h3>

<p>Also in February 2008, Intel and STMicroelectronics shipped prototype samples of their first PRAM product to customers. The 90 nm, 128 Mb (16 MB) product was called Alverstone.<a class="footnoteRef" href="#fn20" id="fnref20"><sup>20</sup></a></p>

<p>In June 2009, Samsung and Numonyx B.V. announced a collaborative effort in the development of PRAM market tailored hardware products.<a class="footnoteRef" href="#fn21" id="fnref21"><sup>21</sup></a></p>

<p>In April 2010,<a class="footnoteRef" href="#fn22" id="fnref22"><sup>22</sup></a> Numonyx announced the Omneo line of 128-Mbit NOR-compatible phase-change memories. Samsung announced shipment of 512 Mb phase-change RAM (PRAM) in a multi-chip package (MCP) for use in mobile handsets by Fall 2010.</p>
<h3 id="aluminumantimony">Aluminum/antimony</h3>

<p>Phase-change memory devices based on germanium, antimony and tellurium present manufacturing challenges, since etching and polishing of the material with chalcogens can change the material’s composition. Materials based on Al and Sb are more thermally stable than Ge-Sb-Te. Al50Sb50 has three distinct resistance levels, offering the potential to store three bits of data in two cells as opposed to two (nine states possible for the pair of cells, using eight of those states yields 

<math display="inline" id="Phase-change_memory:1">
 <semantics>
  <mrow>
   <mrow>
    <msub>
     <mi>log</mi>
     <mn>2</mn>
    </msub>
    <mn>8</mn>
   </mrow>
   <mo>=</mo>
   <mn>3</mn>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <eq></eq>
    <apply>
     <apply>
      <csymbol cd="ambiguous">subscript</csymbol>
      <log></log>
      <cn type="integer">2</cn>
     </apply>
     <cn type="integer">8</cn>
    </apply>
    <cn type="integer">3</cn>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   \log_{2}8=3
  </annotation>
 </semantics>
</math>

 bits).<a class="footnoteRef" href="#fn23" id="fnref23"><sup>23</sup></a><a class="footnoteRef" href="#fn24" id="fnref24"><sup>24</sup></a></p>
<h2 id="challenges">Challenges</h2>

<p>The greatest challenge for phase-change memory has been the requirement of high programming current density (&gt;10<sup>7</sup> A/cm², compared to 10<sup>5</sup>-10<sup>6</sup> A/cm² for a typical transistor or diode).  The contact between the hot phase-change region and the adjacent dielectric is another fundamental concern. The dielectric may begin to leak current at higher temperature, or may lose adhesion when expanding at a different rate from the phase-change material.</p>

<p>Phase change memory has high write latency and energy, which present challenge in its use, although recently, many techniques have been proposed to address this issue.<a class="footnoteRef" href="#fn25" id="fnref25"><sup>25</sup></a><a class="footnoteRef" href="#fn26" id="fnref26"><sup>26</sup></a></p>

<p>Phase-change memory is susceptible to a fundamental tradeoff of unintended vs. intended phase-change. This stems primarily from the fact that phase-change is a thermally driven process rather than an electronic process. Thermal conditions that allow for fast crystallization should not be too similar to standby conditions, e.g. room temperature. Otherwise data retention cannot be sustained. With the proper activation energy for crystallization it is possible to have fast crystallization at programming conditions while having very slow crystallization at normal conditions.</p>

<p>Probably the biggest challenge for phase change memory is its long-term resistance and threshold voltage drift.<a class="footnoteRef" href="#fn27" id="fnref27"><sup>27</sup></a> The resistance of the amorphous state slowly increases according to a power law (~t<sup>0.1</sup>). This severely limits the ability for multilevel operation (a lower intermediate state would be confused with a higher intermediate state at a later time) and could also jeopardize standard two-state operation if the threshold voltage increases beyond the design value.</p>

<p>In April 2010, Numonyx released its <a href="http://www.numonyx.com/en-US/AdCampaigns/EMB/Pages/Omneo.aspx">Omneo</a> line of parallel and serial interface 128 Mb NOR-Flash replacement PRAM chips. Although the NOR flash chips they intended to replace operated in the -40-85 °C range, the PRAM chips operated in the 0-70 °C range, indicating a smaller operating window compared to NOR flash. This is likely due to the use of highly temperature sensitive p-n junctions to provide the high currents needed for programming.</p>
<h2 id="timeline">Timeline</h2>
<ul>
<li><strong>January 1955</strong>: Kolomiets and Gorunova revealed semiconducting properties of <a href="chalcogenide_glass" title="wikilink">chalcogenide glasses</a>.<a class="footnoteRef" href="#fn28" id="fnref28"><sup>28</sup></a><a class="footnoteRef" href="#fn29" id="fnref29"><sup>29</sup></a></li>
<li><strong>September 1966</strong>: <a href="Stanford_Ovshinsky" title="wikilink">Stanford Ovshinsky</a> files first patent on phase change technology</li>
<li><strong>January 1969</strong>: Charles H. Sie published a dissertation at Iowa State University on chalcogenide phase change memory device</li>
<li><strong>June 1969</strong>: US Patent 3,448,302 (Shanefield) licensed to Ovshinsky claims first reliable operation of PRAM device</li>
<li><strong>September 1970</strong>: <a href="Gordon_Moore" title="wikilink">Gordon Moore</a> publishes research in <a href="Electronics_Magazine" title="wikilink">Electronics Magazine</a></li>
<li><strong>June 1999</strong>: Ovonyx joint venture is formed to commercialize PRAM technology</li>
<li><strong>November 1999</strong>: Lockheed Martin works with Ovonyx on PRAM for space applications</li>
<li><strong>February 2000</strong>: Intel invests in Ovonyx, licenses technology</li>
<li><strong>December 2000</strong>: ST Microelectronics licenses PRAM technology from Ovonyx</li>
<li><strong>March 2002</strong>: Macronix files a patent application for transistor-less PRAM</li>
<li><strong>July 2003</strong>: Samsung begins work on PRAM technology</li>
<li><strong>2003 through 2005</strong>: PRAM-related patent applications filed by Toshiba, Hitachi, Macronix, Renesas, Elpida, Sony, Matsushita, Mitsubishi, Infineon and more</li>
<li><strong>August 2004</strong>: Nanochip licenses PRAM technology from Ovonyx for use in MEMS probe storage</li>
<li><strong>August 2004</strong>: Samsung announces successful 64 Mbit PRAM array</li>
<li><strong>February 2005</strong>: Elpida licenses PRAM technology from Ovonyx</li>
<li><strong>September 2005</strong>: Samsung announces successful 256 Mbit PRAM array, touts 400 µA programming current</li>
<li><strong>October 2005</strong>: Intel increases investment in Ovonyx</li>
<li><strong>December 2005</strong>; Hitachi and Renesas announce 1.5 V PRAM with 100 µA programming current</li>
<li><strong>December 2005</strong>: Samsung licenses PRAM technology from Ovonyx</li>
<li><strong>July 2006</strong>: BAE Systems begins selling the first commercial PRAM chip</li>
<li><strong>September 2006</strong>: Samsung announces 512 Mbit PRAM device</li>
<li><strong>October 2006</strong>: Intel and STMicroelectronics show a 128 Mbit PRAM chip</li>
<li><strong>December 2006</strong>: IBM Research Labs demonstrate a prototype 3 by 20 nanometers<a class="footnoteRef" href="#fn30" id="fnref30"><sup>30</sup></a></li>
<li><strong>January 2007</strong>: <a class="uri" href="Qimonda" title="wikilink">Qimonda</a> licenses PRAM technology from Ovonyx</li>
<li><strong>April 2007</strong>: Intel's chief technology officer Justin Rattner is set to give the first public demonstration of the company's PRAM (phase-change RAM) technology <a class="footnoteRef" href="#fn31" id="fnref31"><sup>31</sup></a></li>
<li><strong>October 2007</strong>: <a class="uri" href="Hynix" title="wikilink">Hynix</a> begins pursuing PRAM by <a href="http://www.digitimes.com/news/a20071001PR200.html">licensing Ovonyx' technology</a></li>
<li><strong>February 2008</strong>: Intel and STMicroelectronics announce four-state MLC PRAM<a class="footnoteRef" href="#fn32" id="fnref32"><sup>32</sup></a> and begin shipping samples to customers.<a class="footnoteRef" href="#fn33" id="fnref33"><sup>33</sup></a></li>
<li><strong>December 2008</strong>: Numonyx announces mass production 128 Mbit PRAM device to selected customer.</li>
<li><strong>June 2009</strong>: Samsung's phase change RAM will go into mass production starting in June<a class="footnoteRef" href="#fn34" id="fnref34"><sup>34</sup></a></li>
<li><strong>September 2009</strong>: Samsung announces mass production start of 512 Mbit PRAM device<a class="footnoteRef" href="#fn35" id="fnref35"><sup>35</sup></a></li>
<li><strong>October 2009</strong>: Intel and Numonyx announce they have found a way to stack phase change memory arrays on one die<a class="footnoteRef" href="#fn36" id="fnref36"><sup>36</sup></a></li>
<li><strong>December 2009</strong>: Numonyx announces 1 Gb 45 nm product<a class="footnoteRef" href="#fn37" id="fnref37"><sup>37</sup></a></li>
<li><strong>April 2010</strong>: Numonyx releases Omneo PRAM Series (P8P and P5Q), both in 90 nm.<a class="footnoteRef" href="#fn38" id="fnref38"><sup>38</sup></a></li>
<li><strong>April 2010</strong>: Samsung releases 512Mbit PRAM with 65 nm process, in Multi-Chip-Package.<a class="footnoteRef" href="#fn39" id="fnref39"><sup>39</sup></a></li>
<li><strong>February 2011</strong>: Samsung presented 58 nm 1.8V 1Gb PRAM.<a class="footnoteRef" href="#fn40" id="fnref40"><sup>40</sup></a></li>
<li><strong>February 2012</strong>: Samsung presented 20 nm 1.8V 8Gb PRAM<a class="footnoteRef" href="#fn41" id="fnref41"><sup>41</sup></a></li>
<li><strong>July 2012</strong>: Micron announces availability of Phase-Change Memory for mobile devices - the first PRAM solution in volume production<a class="footnoteRef" href="#fn42" id="fnref42"><sup>42</sup></a></li>
<li><strong>January 2014</strong>: Micron withdraws all PCM parts from the market.<a class="footnoteRef" href="#fn43" id="fnref43"><sup>43</sup></a></li>
<li><strong>May 2014</strong>: IBM demonstrates combining PCM, conventional NAND, and DRAM on a single controller<a class="footnoteRef" href="#fn44" id="fnref44"><sup>44</sup></a></li>
<li><strong>August 2014</strong>: Western Digital demonstrates prototype PCM storage with 3 million I/Os and 1.5 microsecond latency<a class="footnoteRef" href="#fn45" id="fnref45"><sup>45</sup></a></li>
</ul>
<h2 id="see-also">See also</h2>
<ul>
<li><a href="Ferroelectric_RAM" title="wikilink">FRAM</a></li>
<li><a href="Magnetoresistive_random-access_memory" title="wikilink">MRAM</a></li>
</ul>
<h2 id="references">References</h2>
<h2 id="external-links">External links</h2>
<ul>
<li><a href="http://www.numonyx.com/">Numonyx</a></li>
<li><a href="http://ovonyx.com/">Ovonyx, Inc.</a></li>
<li><a href="http://www.ovonic.com">Energy Conversion Devices, Inc.</a></li>
<li><a href="http://www.hitachi.com/New/cnews/051213.html">Hitachi/Renesas Low-Power PRAM</a></li>
<li><a href="http://www.hp.com/hpinfo/abouthp/iplicensing/ars.html">Hewlett-Packard Probe Storage</a></li>
<li><a href="http://www.epcos.org/library/library2009.htm">European\Phase Change and Ovonics Symposium</a></li>
<li><a href="http://www.eis.na.baesystems.com/news_room/new_product_release/c_ram.htm">BAE C-RAM Radiation-Hardened NVM press release</a></li>
<li><a href="http://www.eis.na.baesystems.com/sse/memory_cram.htm">BAE C-RAM Radiation-Hardened NVM data sheet</a></li>
<li><a href="http://numonyx.com/en-US/Community/TechTalk/Pages/VideoDetail.aspx?ContentId=1">Introduction to PCM</a> by Numonyx (video)</li>
</ul>

<p>"</p>

<p><a href="Category:Emerging_technologies" title="wikilink">Category:Emerging technologies</a> <a href="Category:Non-volatile_memory" title="wikilink">Category:Non-volatile memory</a> <a href="Category:Types_of_RAM" title="wikilink">Category:Types of RAM</a></p>
<section class="footnotes">
<hr/>
<ol>
<li id="fn1"><a href="#fnref1">↩</a></li>
<li id="fn2"><a href="#fnref2">↩</a></li>
<li id="fn3"><a href="#fnref3">↩</a></li>
<li id="fn4"><a href="#fnref4">↩</a></li>
<li id="fn5"><a href="#fnref5">↩</a></li>
<li id="fn6">"Memory Devices Using Bistable Resistivity in Amorphous As-Te-Ge Films" C. H. Sie, PhD dissertation, Iowa State University, Proquest/UMI publication #69-20670, January 1969<a href="#fnref6">↩</a></li>
<li id="fn7">"Chalcogenide Glass Bistable Resistivity Memory" C.H. Sie, A.V. Pohm, P. Uttecht, A. Kao and R. Agrawal, IEEE, MAG-6, 592, September 1970<a href="#fnref7">↩</a></li>
<li id="fn8">"Electric-Field Induced Filament Formation in As-Te-Ge Semiconductor" C.H. Sie, R. Uttecht, H. Stevenson, J. D. Griener and K. Raghavan , Journal of Non-Crystalline Solids, 2, 358-370,1970<a href="#fnref8">↩</a></li>
<li id="fn9"><a href="#fnref9">↩</a></li>
<li id="fn10"><a href="#fnref10">↩</a></li>
<li id="fn11">H. Horii et al.,2003 Symposium on VLSI Technology, 177-178 (2003).<a href="#fnref11">↩</a></li>
<li id="fn12"><a href="http://www.technologyreview.com/Infotech/20148/">A Memory Breakthrough</a>, Kate Greene, Technology Review, 04-Feb-2008<a href="#fnref12">↩</a></li>
<li id="fn13"><a href="http://pubs.acs.org/doi/abs/10.1021/nl902777z">1</a>, Toward the Ultimate Limit of Phase Change in Ge2Sb2Te5<a href="#fnref13">↩</a></li>
<li id="fn14"><a href="http://dailytech.com/Article.aspx?newsid=6371">Intel to Sample Phase Change Memory This Year</a><a href="#fnref14">↩</a></li>
<li id="fn15">Pirovano, A. Redaelli, A. Pellizzer, F. Ottogalli, F. Tosi, M. Ielmini, D. Lacaita, A.L. Bez, R. Reliability study of phase-change nonvolatile memories. IEEE Transactions on Device and Materials Reliability. Sept. 2004, vol 4, issue 3, pp. 422–427. ISSN 1530-4388.<a href="#fnref15">↩</a></li>
<li id="fn16"><a href="http://www.samsung.com/us/business/semiconductor/newsView.do?news_id=766.0">SAMSUNG Introduces the Next Generation of Nonvolatile Memory - PRAM</a><a href="#fnref16">↩</a></li>
<li id="fn17"><a href="http://www.eweek.com/article2/0,1895,2021822,00.asp">Intel Previews Potential Replacement for Flash</a><a href="#fnref17">↩</a></li>
<li id="fn18"></li>
<li id="fn19"><a href="#fnref19">↩</a></li>
<li id="fn20"><a href="#fnref20">↩</a></li>
<li id="fn21"><a href="#fnref21">↩</a></li>
<li id="fn22"><a href="#fnref22">↩</a></li>
<li id="fn23"><a href="#fnref23">↩</a></li>
<li id="fn24"><a href="#fnref24">↩</a></li>
<li id="fn25">"<a href="https://www.academia.edu/10614857/A_Survey_of_Power_Management_Techniques_for_Phase_Change_Memory">A Survey of Power Management Techniques for Phase Change Memory</a>", S. Mittal, IJCAET, 2015.<a href="#fnref25">↩</a></li>
<li id="fn26">"<a href="https://www.academia.edu/6988421/A_Survey_Of_Architectural_Approaches_for_Managing_Embedded_DRAM_and_Non-volatile_On-chip_Caches">A Survey Of Architectural Approaches for Managing Embedded DRAM and Non-volatile On-chip Caches</a>", Mittal et al., TPDS, 2015.<a href="#fnref26">↩</a></li>
<li id="fn27"><a href="http://scitation.aip.org/content/aip/journal/jap/102/12/10.1063/1.2825650">I.V. Karpov, M. Mitra, D. Kau, G. Spadini, Y.A. Kryukov, and V.G. Karpov, J. Appl. Phys. 102, 124503, 2007</a><a href="#fnref27">↩</a></li>
<li id="fn28"><a href="http://onlinelibrary.wiley.com/doi/10.1002/pssb.19640070202/abstract">Physica Status Solidi, vol.7, p.359, 1964.</a><a href="#fnref28">↩</a></li>
<li id="fn29"><a href="http://onlinelibrary.wiley.com/doi/10.1002/pssb.19640070302/abstract">Physica Status Solidi, vol.7, p.713, 1964.</a><a href="#fnref29">↩</a></li>
<li id="fn30"><a href="http://www.techtree.com/India/News/Phase_Change_Memory_to_Replace_Flash/551-77782-581.html">Phase Change to Replace Flash?</a><a href="#fnref30">↩</a></li>
<li id="fn31"><a href="http://www.techworld.com/storage/news/index.cfm?newsid=8552">Techworld.com - Intel set for first public demo of PRAM</a><a href="#fnref31">↩</a></li>
<li id="fn32"></li>
<li id="fn33"></li>
<li id="fn34"><a href="http://www.engadget.com/2009/05/05/samsungs-pram-chips-go-into-mass-production-in-june/">Engadget Samsung PRAM chips go into mass production</a><a href="#fnref34">↩</a></li>
<li id="fn35"><a href="http://www.eetimessupplynetwork.com/220100470?cid=RSSfeed_eetsn_eetsnRSS">Samsung moves phase-change memory to production</a><a href="#fnref35">↩</a></li>
<li id="fn36"><a href="http://www.intel.com/pressroom/archive/releases/2009/20091028corp.htm">Intel and Numonyx Achieve Research Milestone with Stacked, Cross Point Phase Change Memory Technology</a><a href="#fnref36">↩</a></li>
<li id="fn37"><a href="http://investors.micron.com/releasedetail.cfm?ReleaseID=467227">Numonyx to Present Phase Change Memory Research Results at Leading Technology Industry Conference</a><a href="#fnref37">↩</a></li>
<li id="fn38"><a href="http://numonyx.com/en-US/About/PressRoom/Releases/Pages/NewPCMDevices.aspx">Numonyx new PRAM devices</a><a href="#fnref38">↩</a></li>
<li id="fn39">[<a class="uri" href="http://www.samsung.com/us/aboutsamsung/news/newsIrRead.do?news_ctgry=irnewsrelease&amp;page">http://www.samsung.com/us/aboutsamsung/news/newsIrRead.do?news_ctgry=irnewsrelease&amp;page;</a>;=1&amp;news;_seq=18828&amp;rdoPeriod;=ALL&amp;from;_dt=&amp;to;_dt=&amp;search;_keyword= Samsung Ships Industry’s First MCP with a PRAM chip for handsets]<a href="#fnref39">↩</a></li>
<li id="fn40">[<a href="http://ieeexplore.ieee.org/Xplore/login.jsp?url=http%3A%2F%2Fieeexplore.ieee.org%2Fiel5%2F5740653%2F5746170%2F05746415.pdf%3Farnumber%3D5746415&amp;authDecision">http://ieeexplore.ieee.org/Xplore/login.jsp?url=http%3A%2F%2Fieeexplore.ieee.org%2Fiel5%2F5740653%2F5746170%2F05746415.pdf%3Farnumber%3D5746415&amp;authDecision;</a>;=-203 A 58nm 1.8V 1Gb PRAM with 6.4MB/s program BW]<a href="#fnref40">↩</a></li>
<li id="fn41"><a href="http://www.miracd.com/ISSCC2012/WebAP/PDF/AP_Full.pdf">A 20nm 1.8V 8Gb PRAM with 40MB/s Program Bandwidth</a><a href="#fnref41">↩</a></li>
<li id="fn42"><a href="http://investors.micron.com/releasedetail.cfm?ReleaseID=692563">Micron Announces Availability of Phase Change Memory for Mobile Devices</a><a href="#fnref42">↩</a></li>
<li id="fn43"><a href="#fnref43">↩</a></li>
<li id="fn44"><a class="uri" href="http://www.extremetech.com/extreme/182096-ibm-demonstrates-next-gen-phase-change-memory-thats-up-to-275-times-faster-than-your-ssd">http://www.extremetech.com/extreme/182096-ibm-demonstrates-next-gen-phase-change-memory-thats-up-to-275-times-faster-than-your-ssd</a><a href="#fnref44">↩</a></li>
<li id="fn45"><a class="uri" href="http://www.extremetech.com/extreme/187577-hitachis-new-phase-change-ssd-is-orders-of-magnitude-faster-than-any-nand-flash-drive-on-the-market">http://www.extremetech.com/extreme/187577-hitachis-new-phase-change-ssd-is-orders-of-magnitude-faster-than-any-nand-flash-drive-on-the-market</a><a href="#fnref45">↩</a></li>
</ol>
</section>
</body>
</html>
