

================================================================
== Vitis HLS Report for 'fft_stages'
================================================================
* Date:           Fri Oct 21 22:25:58 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_hardware
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fft_stages_Pipeline_DFTpts_fu_64  |fft_stages_Pipeline_DFTpts  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|   24|    2826|   4242|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     20|    -|
|Register         |        -|    -|      39|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   24|    2865|   4349|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   10|       2|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+----+------+------+-----+
    |               Instance               |           Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------+----------------------------+---------+----+------+------+-----+
    |grp_fft_stages_Pipeline_DFTpts_fu_64  |fft_stages_Pipeline_DFTpts  |        2|  24|  2826|  4242|    0|
    +--------------------------------------+----------------------------+---------+----+------+------+-----+
    |Total                                 |                            |        2|  24|  2826|  4242|    0|
    +--------------------------------------+----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |one_V_fu_143_p2   |         +|   0|  0|  14|           9|           2|
    |sub3_fu_149_p2    |         +|   0|  0|  13|           4|           2|
    |sub5_fu_155_p2    |         +|   0|  0|  13|           4|           3|
    |ec_V_fu_133_p2    |      lshr|   0|  0|  26|          12|          11|
    |DFTpts_fu_117_p2  |       shl|   0|  0|  21|           1|          10|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|  87|          30|          28|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                          |  3|   0|    3|          0|
    |grp_fft_stages_Pipeline_DFTpts_fu_64_ap_start_reg  |  1|   0|    1|          0|
    |numBF_reg_167                                      |  9|   0|    9|          0|
    |one_V_reg_178                                      |  9|   0|    9|          0|
    |sub3_reg_183                                       |  4|   0|    4|          0|
    |sub5_reg_188                                       |  4|   0|    4|          0|
    |trunc_ln1540_reg_173                               |  9|   0|    9|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              | 39|   0|   39|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    fft_stages|  return value|
|X_R_0_address0    |  out|    8|   ap_memory|         X_R_0|         array|
|X_R_0_ce0         |  out|    1|   ap_memory|         X_R_0|         array|
|X_R_0_q0          |   in|   32|   ap_memory|         X_R_0|         array|
|X_R_0_address1    |  out|    8|   ap_memory|         X_R_0|         array|
|X_R_0_ce1         |  out|    1|   ap_memory|         X_R_0|         array|
|X_R_0_q1          |   in|   32|   ap_memory|         X_R_0|         array|
|X_R_1_address0    |  out|    8|   ap_memory|         X_R_1|         array|
|X_R_1_ce0         |  out|    1|   ap_memory|         X_R_1|         array|
|X_R_1_q0          |   in|   32|   ap_memory|         X_R_1|         array|
|X_R_1_address1    |  out|    8|   ap_memory|         X_R_1|         array|
|X_R_1_ce1         |  out|    1|   ap_memory|         X_R_1|         array|
|X_R_1_q1          |   in|   32|   ap_memory|         X_R_1|         array|
|X_R_2_address0    |  out|    8|   ap_memory|         X_R_2|         array|
|X_R_2_ce0         |  out|    1|   ap_memory|         X_R_2|         array|
|X_R_2_q0          |   in|   32|   ap_memory|         X_R_2|         array|
|X_R_2_address1    |  out|    8|   ap_memory|         X_R_2|         array|
|X_R_2_ce1         |  out|    1|   ap_memory|         X_R_2|         array|
|X_R_2_q1          |   in|   32|   ap_memory|         X_R_2|         array|
|X_R_3_address0    |  out|    8|   ap_memory|         X_R_3|         array|
|X_R_3_ce0         |  out|    1|   ap_memory|         X_R_3|         array|
|X_R_3_q0          |   in|   32|   ap_memory|         X_R_3|         array|
|X_R_3_address1    |  out|    8|   ap_memory|         X_R_3|         array|
|X_R_3_ce1         |  out|    1|   ap_memory|         X_R_3|         array|
|X_R_3_q1          |   in|   32|   ap_memory|         X_R_3|         array|
|X_I_0_address0    |  out|    8|   ap_memory|         X_I_0|         array|
|X_I_0_ce0         |  out|    1|   ap_memory|         X_I_0|         array|
|X_I_0_q0          |   in|   32|   ap_memory|         X_I_0|         array|
|X_I_0_address1    |  out|    8|   ap_memory|         X_I_0|         array|
|X_I_0_ce1         |  out|    1|   ap_memory|         X_I_0|         array|
|X_I_0_q1          |   in|   32|   ap_memory|         X_I_0|         array|
|X_I_1_address0    |  out|    8|   ap_memory|         X_I_1|         array|
|X_I_1_ce0         |  out|    1|   ap_memory|         X_I_1|         array|
|X_I_1_q0          |   in|   32|   ap_memory|         X_I_1|         array|
|X_I_1_address1    |  out|    8|   ap_memory|         X_I_1|         array|
|X_I_1_ce1         |  out|    1|   ap_memory|         X_I_1|         array|
|X_I_1_q1          |   in|   32|   ap_memory|         X_I_1|         array|
|X_I_2_address0    |  out|    8|   ap_memory|         X_I_2|         array|
|X_I_2_ce0         |  out|    1|   ap_memory|         X_I_2|         array|
|X_I_2_q0          |   in|   32|   ap_memory|         X_I_2|         array|
|X_I_2_address1    |  out|    8|   ap_memory|         X_I_2|         array|
|X_I_2_ce1         |  out|    1|   ap_memory|         X_I_2|         array|
|X_I_2_q1          |   in|   32|   ap_memory|         X_I_2|         array|
|X_I_3_address0    |  out|    8|   ap_memory|         X_I_3|         array|
|X_I_3_ce0         |  out|    1|   ap_memory|         X_I_3|         array|
|X_I_3_q0          |   in|   32|   ap_memory|         X_I_3|         array|
|X_I_3_address1    |  out|    8|   ap_memory|         X_I_3|         array|
|X_I_3_ce1         |  out|    1|   ap_memory|         X_I_3|         array|
|X_I_3_q1          |   in|   32|   ap_memory|         X_I_3|         array|
|stage             |   in|    4|     ap_none|         stage|        scalar|
|OUT_R_0_address0  |  out|    8|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_ce0       |  out|    1|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_we0       |  out|    1|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_d0        |  out|   32|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_address1  |  out|    8|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_ce1       |  out|    1|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_we1       |  out|    1|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_d1        |  out|   32|   ap_memory|       OUT_R_0|         array|
|OUT_R_1_address0  |  out|    8|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_ce0       |  out|    1|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_we0       |  out|    1|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_d0        |  out|   32|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_address1  |  out|    8|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_ce1       |  out|    1|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_we1       |  out|    1|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_d1        |  out|   32|   ap_memory|       OUT_R_1|         array|
|OUT_R_2_address0  |  out|    8|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_ce0       |  out|    1|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_we0       |  out|    1|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_d0        |  out|   32|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_address1  |  out|    8|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_ce1       |  out|    1|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_we1       |  out|    1|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_d1        |  out|   32|   ap_memory|       OUT_R_2|         array|
|OUT_R_3_address0  |  out|    8|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_ce0       |  out|    1|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_we0       |  out|    1|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_d0        |  out|   32|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_address1  |  out|    8|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_ce1       |  out|    1|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_we1       |  out|    1|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_d1        |  out|   32|   ap_memory|       OUT_R_3|         array|
|OUT_I_0_address0  |  out|    8|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_ce0       |  out|    1|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_we0       |  out|    1|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_d0        |  out|   32|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_address1  |  out|    8|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_ce1       |  out|    1|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_we1       |  out|    1|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_d1        |  out|   32|   ap_memory|       OUT_I_0|         array|
|OUT_I_1_address0  |  out|    8|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_ce0       |  out|    1|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_we0       |  out|    1|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_d0        |  out|   32|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_address1  |  out|    8|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_ce1       |  out|    1|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_we1       |  out|    1|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_d1        |  out|   32|   ap_memory|       OUT_I_1|         array|
|OUT_I_2_address0  |  out|    8|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_ce0       |  out|    1|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_we0       |  out|    1|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_d0        |  out|   32|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_address1  |  out|    8|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_ce1       |  out|    1|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_we1       |  out|    1|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_d1        |  out|   32|   ap_memory|       OUT_I_2|         array|
|OUT_I_3_address0  |  out|    8|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_ce0       |  out|    1|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_we0       |  out|    1|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_d0        |  out|   32|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_address1  |  out|    8|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_ce1       |  out|    1|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_we1       |  out|    1|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_d1        |  out|   32|   ap_memory|       OUT_I_3|         array|
+------------------+-----+-----+------------+--------------+--------------+

