transcript on
if ![file isdirectory verilog_libs] {
	file mkdir verilog_libs
}

vlib verilog_libs/altera_ver
vmap altera_ver ./verilog_libs/altera_ver
vlog -vlog01compat -work altera_ver {c:/researchprogram/altera/13.1/quartus/eda/sim_lib/altera_primitives.v}

vlib verilog_libs/lpm_ver
vmap lpm_ver ./verilog_libs/lpm_ver
vlog -vlog01compat -work lpm_ver {c:/researchprogram/altera/13.1/quartus/eda/sim_lib/220model.v}

vlib verilog_libs/sgate_ver
vmap sgate_ver ./verilog_libs/sgate_ver
vlog -vlog01compat -work sgate_ver {c:/researchprogram/altera/13.1/quartus/eda/sim_lib/sgate.v}

vlib verilog_libs/altera_mf_ver
vmap altera_mf_ver ./verilog_libs/altera_mf_ver
vlog -vlog01compat -work altera_mf_ver {c:/researchprogram/altera/13.1/quartus/eda/sim_lib/altera_mf.v}

vlib verilog_libs/altera_lnsim_ver
vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
vlog -sv -work altera_lnsim_ver {c:/researchprogram/altera/13.1/quartus/eda/sim_lib/altera_lnsim.sv}

vlib verilog_libs/cycloneive_ver
vmap cycloneive_ver ./verilog_libs/cycloneive_ver
vlog -vlog01compat -work cycloneive_ver {c:/researchprogram/altera/13.1/quartus/eda/sim_lib/cycloneive_atoms.v}

if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+D:/project/fpga_training/User/Verilog/ram_controller {D:/project/fpga_training/User/Verilog/ram_controller/ram_top.v}
vlog -vlog01compat -work work +incdir+D:/project/fpga_training/User/Verilog/key {D:/project/fpga_training/User/Verilog/key/key_top.v}
vlog -vlog01compat -work work +incdir+D:/project/fpga_training/User/Verilog/key {D:/project/fpga_training/User/Verilog/key/key.v}
vlog -vlog01compat -work work +incdir+D:/project/fpga_training/User/Verilog/ram_controller {D:/project/fpga_training/User/Verilog/ram_controller/ram_wr.v}
vlog -vlog01compat -work work +incdir+D:/project/fpga_training/User/Verilog/ram_controller {D:/project/fpga_training/User/Verilog/ram_controller/ram_rd.v}
vlog -vlog01compat -work work +incdir+D:/project/fpga_training/User/Verilog {D:/project/fpga_training/User/Verilog/top.v}
vlog -vlog01compat -work work +incdir+D:/project/fpga_training/User/Verilog {D:/project/fpga_training/User/Verilog/led_top.v}
vlog -vlog01compat -work work +incdir+D:/project/fpga_training/User/Verilog {D:/project/fpga_training/User/Verilog/clock_tree.v}
vlog -vlog01compat -work work +incdir+D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/ram0_2port {D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v}
vlog -vlog01compat -work work +incdir+D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll0 {D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v}
vlog -vlog01compat -work work +incdir+D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll1 {D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v}
vlog -vlog01compat -work work +incdir+D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db {D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll0_altpll.v}
vlog -vlog01compat -work work +incdir+D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db {D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v}

vlog -vlog01compat -work work +incdir+D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/../../../Sim/Fpga_sim/pll_test {D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/../../../Sim/Fpga_sim/pll_test/pll_tb.v}
vlog -vlog01compat -work work +incdir+D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/../../../Sim/Fpga_sim/Verilog {D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/../../../Sim/Fpga_sim/Verilog/pll_test_def.v}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  pll_tb

add wave *
view structure
view signals
run -all
