============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Nov 15 2020  04:41:37 pm
  Module:                 TMULT
  Technology libraries:   scadv10_cln65gp_rvt_tt_1p0v_25c 1.0
                          tphn65gpgv2od3_sltc 210a
                          physical_cells 
  Operating conditions:   tt_1p0v_25c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
P_reg[6]/CK                                     0             0 R             
P_reg[6]/Q      DFFQX0P5MA10TR       1  13.0   64  +133     133 F             
IO_P6/I                                              +0     133               
IO_P6/PAD       PDDW04DGZ_G          1 256.5  318 +1774    1907 F             
X_P[6]          interconnect                  318    +0    1907 F             
                out port                             +0    1907 F             
(ou_del_1)      ext delay                          +500    2407 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    4736ps 
Start-point  : P_reg[6]/CK
End-point    : X_P[6]

path   2:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
P_reg[7]/CK                                     0             0 R             
P_reg[7]/Q      DFFQX0P5MA10TR       1  13.0   64  +133     133 F             
IO_P7/I                                              +0     133               
IO_P7/PAD       PDDW04DGZ_G          1 256.5  318 +1774    1907 F             
X_P[7]          interconnect                  318    +0    1907 F             
                out port                             +0    1907 F             
(ou_del_1)      ext delay                          +500    2407 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    4736ps 
Start-point  : P_reg[7]/CK
End-point    : X_P[7]

path   3:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
P_reg[0]/CK                                     0             0 R             
P_reg[0]/Q      A2DFFQX1MA10TR       1  13.0   37  +102     102 F             
IO_P0/I                                              +0     102               
IO_P0/PAD       PDDW04DGZ_G          1 256.5  318 +1776    1878 F             
X_P[0]          interconnect                  318    +0    1878 F             
                out port                             +0    1878 F             
(ou_del_1)      ext delay                          +500    2378 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    4765ps 
Start-point  : P_reg[0]/CK
End-point    : X_P[0]

path   4:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
P_reg[1]/CK                                     0             0 R             
P_reg[1]/Q      A2DFFQX1MA10TR       1  13.0   37  +102     102 F             
IO_P1/I                                              +0     102               
IO_P1/PAD       PDDW04DGZ_G          1 256.5  318 +1776    1878 F             
X_P[1]          interconnect                  318    +0    1878 F             
                out port                             +0    1878 F             
(ou_del_1)      ext delay                          +500    2378 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    4765ps 
Start-point  : P_reg[1]/CK
End-point    : X_P[1]

path   5:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
P_reg[2]/CK                                     0             0 R             
P_reg[2]/Q      A2DFFQX1MA10TR       1  13.0   37  +102     102 F             
IO_P2/I                                              +0     102               
IO_P2/PAD       PDDW04DGZ_G          1 256.5  318 +1776    1878 F             
X_P[2]          interconnect                  318    +0    1878 F             
                out port                             +0    1878 F             
(ou_del_1)      ext delay                          +500    2378 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    4765ps 
Start-point  : P_reg[2]/CK
End-point    : X_P[2]

path   6:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
P_reg[3]/CK                                     0             0 R             
P_reg[3]/Q      A2DFFQX1MA10TR       1  13.0   37  +102     102 F             
IO_P3/I                                              +0     102               
IO_P3/PAD       PDDW04DGZ_G          1 256.5  318 +1776    1878 F             
X_P[3]          interconnect                  318    +0    1878 F             
                out port                             +0    1878 F             
(ou_del_1)      ext delay                          +500    2378 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    4765ps 
Start-point  : P_reg[3]/CK
End-point    : X_P[3]

path   7:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
P_reg[4]/CK                                     0             0 R             
P_reg[4]/Q      A2DFFQX1MA10TR       1  13.0   37  +102     102 F             
IO_P4/I                                              +0     102               
IO_P4/PAD       PDDW04DGZ_G          1 256.5  318 +1776    1878 F             
X_P[4]          interconnect                  318    +0    1878 F             
                out port                             +0    1878 F             
(ou_del_1)      ext delay                          +500    2378 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    4765ps 
Start-point  : P_reg[4]/CK
End-point    : X_P[4]

path   8:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
P_reg[5]/CK                                     0             0 R             
P_reg[5]/Q      A2DFFQX1MA10TR       1  13.0   37  +102     102 F             
IO_P5/I                                              +0     102               
IO_P5/PAD       PDDW04DGZ_G          1 256.5  318 +1776    1878 F             
X_P[5]          interconnect                  318    +0    1878 F             
                out port                             +0    1878 F             
(ou_del_1)      ext delay                          +500    2378 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    4765ps 
Start-point  : P_reg[5]/CK
End-point    : X_P[5]

path   9:

     Pin             Type         Fanout  Load Slew Delay Arrival   Location    
                                          (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------
(clock X_CLK)    launch                                         0 R             
(in_del_1)       ext delay                           +500     500 F             
X_A[2]           inout port            1 256.5    0    +0     500 F             
IO_A2/PAD                                              +0     500               
IO_A2/C          PDDW04DGZ_G           4  13.3   23  +384     884 F             
g1345__1474/B                                          +0     884               
g1345__1474/Y    AND2X1MA10TR          1   5.1   24   +47     932 F             
g1329__5703/A                                          +0     932               
g1329__5703/S    ADDHX1MA10TR          1   6.5   39   +74    1006 R             
g1322__7118/CI                                         +0    1006               
g1322__7118/S    ADDFX1MA10TR          1   7.6   45  +102    1108 F             
g1316__1309/A                                          +0    1108               
g1316__1309/CO   ADDFX1MA10TR          1   6.5   36   +76    1184 F             
g1314__2683/CI                                         +0    1185               
g1314__2683/CO   ADDFX1MA10TR          2   8.9   42   +72    1257 F             
g1313__9682/A0                                         +0    1257               
g1313__9682/Y    OAI21X1MA10TR         2   7.2   93   +66    1322 R             
g1310__1474/A                                          +0    1322               
g1310__1474/Y    NAND3X1MA10TR         2   7.6   68   +57    1379 F             
g1307__4296/B0                                         +0    1379               
g1307__4296/Y    OAI2XB1X1MA10TR       1   3.8   60   +44    1423 R             
P_reg[7]/D       DFFQX0P5MA10TR                        +0    1423               
P_reg[7]/CK      setup                            0   +27    1450 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)    capture                                     7143 R             
--------------------------------------------------------------------------------
Timing slack :    5692ps 
Start-point  : X_A[2]
End-point    : P_reg[7]/D

path  10:

     Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                         (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------
(clock X_CLK)    launch                                        0 R             
(in_del_1)       ext delay                          +500     500 F             
X_A[2]           inout port           1 256.5    0    +0     500 F             
IO_A2/PAD                                             +0     500               
IO_A2/C          PDDW04DGZ_G          4  13.3   23  +384     884 F             
g1345__1474/B                                         +0     884               
g1345__1474/Y    AND2X1MA10TR         1   5.1   24   +47     932 F             
g1329__5703/A                                         +0     932               
g1329__5703/S    ADDHX1MA10TR         1   6.5   39   +74    1006 R             
g1322__7118/CI                                        +0    1006               
g1322__7118/S    ADDFX1MA10TR         1   7.6   45  +102    1108 F             
g1316__1309/A                                         +0    1108               
g1316__1309/CO   ADDFX1MA10TR         1   6.5   36   +76    1184 F             
g1314__2683/CI                                        +0    1185               
g1314__2683/CO   ADDFX1MA10TR         2   8.9   42   +72    1257 F             
g1313__9682/A0                                        +0    1257               
g1313__9682/Y    OAI21X1MA10TR        2   7.2   93   +66    1322 R             
g1309__3772/A                                         +0    1322               
g1309__3772/Y    OR3X0P5MA10TR        1   4.5   49   +65    1387 R             
g1306__8780/B                                         +0    1388               
g1306__8780/Y    NAND2X1BA10TR        1   3.8   39   +28    1415 F             
P_reg[6]/D       DFFQX0P5MA10TR                       +0    1415               
P_reg[6]/CK      setup                           0   +24    1439 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock X_CLK)    capture                                    7143 R             
-------------------------------------------------------------------------------
Timing slack :    5704ps 
Start-point  : X_A[2]
End-point    : P_reg[6]/D

path  11:

     Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                         (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------
(clock X_CLK)    launch                                        0 R             
(in_del_1)       ext delay                          +500     500 F             
X_A[2]           inout port           1 256.5    0    +0     500 F             
IO_A2/PAD                                             +0     500               
IO_A2/C          PDDW04DGZ_G          4  13.3   23  +384     884 F             
g1345__1474/B                                         +0     884               
g1345__1474/Y    AND2X1MA10TR         1   5.1   24   +47     932 F             
g1329__5703/A                                         +0     932               
g1329__5703/S    ADDHX1MA10TR         1   6.5   39   +74    1006 R             
g1322__7118/CI                                        +0    1006               
g1322__7118/S    ADDFX1MA10TR         1   7.6   45  +102    1108 F             
g1316__1309/A                                         +0    1108               
g1316__1309/CO   ADDFX1MA10TR         1   6.5   36   +76    1184 F             
g1314__2683/CI                                        +0    1185               
g1314__2683/CO   ADDFX1MA10TR         2   8.9   42   +72    1257 F             
g1312__4547/A                                         +0    1257               
g1312__4547/Y    XOR3X1MA10TR         1   4.1   35   +58    1315 R             
P_reg[5]/A       A2DFFQX1MA10TR                       +0    1315               
P_reg[5]/CK      setup                           0   +32    1347 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock X_CLK)    capture                                    7143 R             
-------------------------------------------------------------------------------
Timing slack :    5796ps 
Start-point  : X_A[2]
End-point    : P_reg[5]/A

path  12:

     Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                         (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------
(clock X_CLK)    launch                                        0 R             
(in_del_1)       ext delay                          +500     500 F             
X_A[2]           inout port           1 256.5    0    +0     500 F             
IO_A2/PAD                                             +0     500               
IO_A2/C          PDDW04DGZ_G          4  13.3   23  +384     884 F             
g1345__1474/B                                         +0     884               
g1345__1474/Y    AND2X1MA10TR         1   5.1   24   +47     932 F             
g1329__5703/A                                         +0     932               
g1329__5703/S    ADDHX1MA10TR         1   6.5   39   +74    1006 R             
g1322__7118/CI                                        +0    1006               
g1322__7118/S    ADDFX1MA10TR         1   7.6   45  +102    1108 F             
g1316__1309/A                                         +0    1108               
g1316__1309/CO   ADDFX1MA10TR         1   6.5   36   +76    1184 F             
g1314__2683/CI                                        +0    1185               
g1314__2683/S    ADDFX1MA10TR         1   4.1   35   +94    1279 R             
P_reg[4]/A       A2DFFQX1MA10TR                       +0    1279               
P_reg[4]/CK      setup                           0   +32    1311 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock X_CLK)    capture                                    7143 R             
-------------------------------------------------------------------------------
Timing slack :    5832ps 
Start-point  : X_A[2]
End-point    : P_reg[4]/A

path  13:

     Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                         (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------
(clock X_CLK)    launch                                        0 R             
(in_del_1)       ext delay                          +500     500 F             
X_A[2]           inout port           1 256.5    0    +0     500 F             
IO_A2/PAD                                             +0     500               
IO_A2/C          PDDW04DGZ_G          4  13.3   23  +384     884 F             
g1345__1474/B                                         +0     884               
g1345__1474/Y    AND2X1MA10TR         1   5.1   24   +47     932 F             
g1329__5703/A                                         +0     932               
g1329__5703/S    ADDHX1MA10TR         1   6.5   39   +74    1006 R             
g1322__7118/CI                                        +0    1006               
g1322__7118/S    ADDFX1MA10TR         1   7.6   45  +102    1108 F             
g1316__1309/A                                         +0    1108               
g1316__1309/S    ADDFX1MA10TR         1   4.1   36  +104    1212 R             
P_reg[3]/A       A2DFFQX1MA10TR                       +0    1212               
P_reg[3]/CK      setup                           0   +32    1244 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock X_CLK)    capture                                    7143 R             
-------------------------------------------------------------------------------
Timing slack :    5900ps 
Start-point  : X_A[2]
End-point    : P_reg[3]/A

path  14:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
(in_del_2)      ext delay                          +500     500 F             
X_B[2]          inout port           1 256.5    0    +0     500 F             
IO_B2/PAD                                            +0     500               
IO_B2/C         PDDW04DGZ_G          4  13.1   23  +384     884 F             
g1337__7344/B                                        +0     884               
g1337__7344/Y   NAND2X1AA10TR        1   4.5   36   +28     912 R             
g1333__2250/B                                        +0     912               
g1333__2250/Y   XOR2X1MA10TR         1   5.1   83   +51     963 R             
g1325__5953/A                                        +0     963               
g1325__5953/S   ADDHX1MA10TR         1   5.1   30   +84    1048 F             
g1321__7675/A                                        +0    1048               
g1321__7675/Y   XOR2X1MA10TR         1   4.1   75   +35    1082 R             
P_reg[2]/A      A2DFFQX1MA10TR                       +0    1082               
P_reg[2]/CK     setup                           0   +38    1120 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    6023ps 
Start-point  : X_B[2]
End-point    : P_reg[2]/A

path  15:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
(in_del_1)      ext delay                          +500     500 F             
X_A[0]          inout port           1 256.5    0    +0     500 F             
IO_A0/PAD                                            +0     500               
IO_A0/C         PDDW04DGZ_G          4  13.1   23  +384     884 F             
g1343__4296/B                                        +0     884               
g1343__4296/Y   AND2X1MA10TR         3   8.7   33   +54     938 F             
g1334__6083/B                                        +0     938               
g1334__6083/Y   AND2X1MA10TR         3   9.8   35   +58     996 F             
g1332__5266/B                                        +0     996               
g1332__5266/Y   NOR2X1MA10TR         1   4.1   55   +42    1038 R             
P_reg[1]/A      A2DFFQX1MA10TR                       +0    1038               
P_reg[1]/CK     setup                           0   +35    1073 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    6070ps 
Start-point  : X_A[0]
End-point    : P_reg[1]/A

path  16:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
(in_del_3)      ext delay                          +500     500 F             
X_R             inout port           1 256.5    0    +0     500 F             
IO_R/PAD                                             +0     500               
IO_R/C          PDDW04DGZ_G          3  10.4   23  +384     884 F             
g1350/A                                              +0     884               
g1350/Y         INVX1MA10TR          7  19.7  101   +61     945 R             
P_reg[0]/B      A2DFFQX1MA10TR                       +0     945               
P_reg[0]/CK     setup                           0   +41     986 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    6157ps 
Start-point  : X_R
End-point    : P_reg[0]/B

path  17:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
(in_del_3)      ext delay                          +500     500 F             
X_R             inout port           1 256.5    0    +0     500 F             
IO_R/PAD                                             +0     500               
IO_R/C          PDDW04DGZ_G          3  10.4   23  +384     884 F             
g1350/A                                              +0     884               
g1350/Y         INVX1MA10TR          7  19.7  101   +61     945 R             
P_reg[1]/B      A2DFFQX1MA10TR                       +0     945               
P_reg[1]/CK     setup                           0   +41     986 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    6157ps 
Start-point  : X_R
End-point    : P_reg[1]/B

path  18:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
(in_del_3)      ext delay                          +500     500 F             
X_R             inout port           1 256.5    0    +0     500 F             
IO_R/PAD                                             +0     500               
IO_R/C          PDDW04DGZ_G          3  10.4   23  +384     884 F             
g1350/A                                              +0     884               
g1350/Y         INVX1MA10TR          7  19.7  101   +61     945 R             
P_reg[2]/B      A2DFFQX1MA10TR                       +0     945               
P_reg[2]/CK     setup                           0   +41     986 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    6157ps 
Start-point  : X_R
End-point    : P_reg[2]/B

path  19:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
(in_del_3)      ext delay                          +500     500 F             
X_R             inout port           1 256.5    0    +0     500 F             
IO_R/PAD                                             +0     500               
IO_R/C          PDDW04DGZ_G          3  10.4   23  +384     884 F             
g1350/A                                              +0     884               
g1350/Y         INVX1MA10TR          7  19.7  101   +61     945 R             
P_reg[3]/B      A2DFFQX1MA10TR                       +0     945               
P_reg[3]/CK     setup                           0   +41     986 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    6157ps 
Start-point  : X_R
End-point    : P_reg[3]/B

path  20:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
(in_del_3)      ext delay                          +500     500 F             
X_R             inout port           1 256.5    0    +0     500 F             
IO_R/PAD                                             +0     500               
IO_R/C          PDDW04DGZ_G          3  10.4   23  +384     884 F             
g1350/A                                              +0     884               
g1350/Y         INVX1MA10TR          7  19.7  101   +61     945 R             
P_reg[4]/B      A2DFFQX1MA10TR                       +0     945               
P_reg[4]/CK     setup                           0   +41     986 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    6157ps 
Start-point  : X_R
End-point    : P_reg[4]/B

path  21:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
(in_del_3)      ext delay                          +500     500 F             
X_R             inout port           1 256.5    0    +0     500 F             
IO_R/PAD                                             +0     500               
IO_R/C          PDDW04DGZ_G          3  10.4   23  +384     884 F             
g1350/A                                              +0     884               
g1350/Y         INVX1MA10TR          7  19.7  101   +61     945 R             
P_reg[5]/B      A2DFFQX1MA10TR                       +0     945               
P_reg[5]/CK     setup                           0   +41     986 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    6157ps 
Start-point  : X_R
End-point    : P_reg[5]/B

path  22:

    Pin             Type        Fanout  Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock X_CLK)   launch                                        0 R             
(in_del_1)      ext delay                          +500     500 R             
X_A[0]          inout port           1 256.5    0    +0     500 R             
IO_A0/PAD                                            +0     500               
IO_A0/C         PDDW04DGZ_G          4  13.1   19  +380     880 R             
g1343__4296/B                                        +0     880               
g1343__4296/Y   AND2X1MA10TR         3   8.7   50   +55     935 R             
P_reg[0]/A      A2DFFQX1MA10TR                       +0     935               
P_reg[0]/CK     setup                           0   +34     969 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)   capture                                    7143 R             
------------------------------------------------------------------------------
Timing slack :    6174ps 
Start-point  : X_A[0]
End-point    : P_reg[0]/A

path  23:

   Pin               Type        Fanout  Load Slew Delay Arrival   Location    
                                         (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------
X_CLK            inout port           1 256.5    0    +0       0 F             
IO_CLK/PAD                                            +0       0               
IO_CLK/C    (i)  PDDW04DGZ_G          8   0.0    0  +382     382 F             
P_reg[0]/CK      A2DFFQX1MA10TR                       +0     382               
-------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X_CLK
End-point    : P_reg[0]/CK

(i) : Net is ideal.

path  24:

   Pin               Type        Fanout  Load Slew Delay Arrival   Location    
                                         (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------
X_CLK            inout port           1 256.5    0    +0       0 F             
IO_CLK/PAD                                            +0       0               
IO_CLK/C    (i)  PDDW04DGZ_G          8   0.0    0  +382     382 F             
P_reg[1]/CK      A2DFFQX1MA10TR                       +0     382               
-------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X_CLK
End-point    : P_reg[1]/CK

(i) : Net is ideal.

path  25:

   Pin               Type        Fanout  Load Slew Delay Arrival   Location    
                                         (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------
X_CLK            inout port           1 256.5    0    +0       0 F             
IO_CLK/PAD                                            +0       0               
IO_CLK/C    (i)  PDDW04DGZ_G          8   0.0    0  +382     382 F             
P_reg[2]/CK      A2DFFQX1MA10TR                       +0     382               
-------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X_CLK
End-point    : P_reg[2]/CK

(i) : Net is ideal.

path  26:

   Pin               Type        Fanout  Load Slew Delay Arrival   Location    
                                         (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------
X_CLK            inout port           1 256.5    0    +0       0 F             
IO_CLK/PAD                                            +0       0               
IO_CLK/C    (i)  PDDW04DGZ_G          8   0.0    0  +382     382 F             
P_reg[3]/CK      A2DFFQX1MA10TR                       +0     382               
-------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X_CLK
End-point    : P_reg[3]/CK

(i) : Net is ideal.

path  27:

   Pin               Type        Fanout  Load Slew Delay Arrival   Location    
                                         (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------
X_CLK            inout port           1 256.5    0    +0       0 F             
IO_CLK/PAD                                            +0       0               
IO_CLK/C    (i)  PDDW04DGZ_G          8   0.0    0  +382     382 F             
P_reg[4]/CK      A2DFFQX1MA10TR                       +0     382               
-------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X_CLK
End-point    : P_reg[4]/CK

(i) : Net is ideal.

path  28:

   Pin               Type        Fanout  Load Slew Delay Arrival   Location    
                                         (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------
X_CLK            inout port           1 256.5    0    +0       0 F             
IO_CLK/PAD                                            +0       0               
IO_CLK/C    (i)  PDDW04DGZ_G          8   0.0    0  +382     382 F             
P_reg[5]/CK      A2DFFQX1MA10TR                       +0     382               
-------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X_CLK
End-point    : P_reg[5]/CK

(i) : Net is ideal.

path  29:

   Pin               Type        Fanout  Load Slew Delay Arrival   Location    
                                         (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------
X_CLK            inout port           1 256.5    0    +0       0 F             
IO_CLK/PAD                                            +0       0               
IO_CLK/C    (i)  PDDW04DGZ_G          8   0.0    0  +382     382 F             
P_reg[7]/CK      DFFQX0P5MA10TR                       +0     382               
-------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X_CLK
End-point    : P_reg[7]/CK

(i) : Net is ideal.

path  30:

   Pin               Type        Fanout  Load Slew Delay Arrival   Location    
                                         (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------
X_CLK            inout port           1 256.5    0    +0       0 F             
IO_CLK/PAD                                            +0       0               
IO_CLK/C    (i)  PDDW04DGZ_G          8   0.0    0  +382     382 F             
P_reg[6]/CK      DFFQX0P5MA10TR                       +0     382               
-------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X_CLK
End-point    : P_reg[6]/CK

(i) : Net is ideal.
