$date
	Mon Dec 05 12:50:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sample_tb $end
$var wire 1 ! e $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module s1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ! e $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1
1#
1%
#2
0#
0%
1"
1$
#3
1!
1#
1%
