-- Copyright (C) 2016  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

-- DATE "05/26/2018 15:11:16"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Filtering IS
    PORT (
	clk : IN std_logic;
	enable : IN std_logic;
	reset : IN std_logic;
	ack : IN std_logic;
	fifo_read_data : IN std_logic;
	fifo_out_data : OUT std_logic_vector(63 DOWNTO 0);
	image_chunk : IN std_logic_vector(63 DOWNTO 0);
	image_complete : OUT std_logic;
	ready_for_chunk : OUT std_logic
	);
END Filtering;

-- Design Ports Information
-- fifo_out_data[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[1]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[3]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[4]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[5]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[6]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[7]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[8]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[9]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[10]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[11]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[12]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[13]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[14]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[15]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[16]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[17]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[18]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[19]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[20]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[21]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[22]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[23]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[24]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[25]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[26]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[27]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[28]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[29]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[30]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[31]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[32]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[33]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[34]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[35]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[36]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[37]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[38]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[39]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[40]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[41]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[42]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[43]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[44]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[45]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[46]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[47]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[48]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[49]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[50]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[51]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[52]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[53]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[54]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[55]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[56]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[57]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[58]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[59]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[60]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[61]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[62]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_out_data[63]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_complete	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ready_for_chunk	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fifo_read_data	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enable	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ack	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[28]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[20]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[12]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[4]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[44]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[36]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[60]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[52]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[29]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[21]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[13]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[5]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[45]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[37]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[61]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[53]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[30]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[22]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[14]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[6]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[46]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[38]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[62]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[54]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[31]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[23]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[15]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[7]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[47]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[39]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[63]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[55]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[27]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[19]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[11]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[3]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[43]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[35]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[59]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[51]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[26]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[18]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[10]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[2]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[42]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[34]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[58]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[50]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[25]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[17]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[9]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[1]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[41]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[33]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[57]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[49]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[24]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[16]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[8]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[0]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[40]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[32]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[56]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- image_chunk[48]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Filtering IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_enable : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_ack : std_logic;
SIGNAL ww_fifo_read_data : std_logic;
SIGNAL ww_fifo_out_data : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_image_chunk : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_image_complete : std_logic;
SIGNAL ww_ready_for_chunk : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \grad|Add1~mac_AX_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \grad|Add1~mac_AY_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \grad|Add1~mac_BX_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \grad|Add1~mac_BY_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \grad|Add1~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \grad|Add1~8\ : std_logic;
SIGNAL \grad|Add1~9\ : std_logic;
SIGNAL \grad|Add1~10\ : std_logic;
SIGNAL \grad|Add1~11\ : std_logic;
SIGNAL \grad|Add1~12\ : std_logic;
SIGNAL \grad|Add1~13\ : std_logic;
SIGNAL \grad|Add1~14\ : std_logic;
SIGNAL \grad|Add1~15\ : std_logic;
SIGNAL \grad|Add1~16\ : std_logic;
SIGNAL \grad|Add1~17\ : std_logic;
SIGNAL \grad|Add1~18\ : std_logic;
SIGNAL \grad|Add1~19\ : std_logic;
SIGNAL \grad|Add1~20\ : std_logic;
SIGNAL \grad|Add1~21\ : std_logic;
SIGNAL \grad|Add1~22\ : std_logic;
SIGNAL \grad|Add1~23\ : std_logic;
SIGNAL \grad|Add1~24\ : std_logic;
SIGNAL \grad|Add1~25\ : std_logic;
SIGNAL \grad|Add1~26\ : std_logic;
SIGNAL \grad|Add1~27\ : std_logic;
SIGNAL \grad|Add1~28\ : std_logic;
SIGNAL \grad|Add1~29\ : std_logic;
SIGNAL \grad|Add1~30\ : std_logic;
SIGNAL \grad|Add1~31\ : std_logic;
SIGNAL \grad|Add1~32\ : std_logic;
SIGNAL \grad|Add1~33\ : std_logic;
SIGNAL \grad|Add1~34\ : std_logic;
SIGNAL \grad|Add1~35\ : std_logic;
SIGNAL \grad|Add1~36\ : std_logic;
SIGNAL \grad|Add1~37\ : std_logic;
SIGNAL \grad|Add1~38\ : std_logic;
SIGNAL \grad|Add1~39\ : std_logic;
SIGNAL \grad|Add1~40\ : std_logic;
SIGNAL \grad|Add1~41\ : std_logic;
SIGNAL \grad|Add1~42\ : std_logic;
SIGNAL \grad|Add1~43\ : std_logic;
SIGNAL \grad|Add1~44\ : std_logic;
SIGNAL \grad|Add1~45\ : std_logic;
SIGNAL \grad|Add1~46\ : std_logic;
SIGNAL \grad|Add1~47\ : std_logic;
SIGNAL \grad|Add1~48\ : std_logic;
SIGNAL \grad|Add1~49\ : std_logic;
SIGNAL \grad|Add1~50\ : std_logic;
SIGNAL \grad|Add1~51\ : std_logic;
SIGNAL \grad|Add1~52\ : std_logic;
SIGNAL \grad|Add1~53\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \reset~inputCLKENA0_outclk\ : std_logic;
SIGNAL \pix_accum|chunking:count[0]~q\ : std_logic;
SIGNAL \sobel_x|px_count_out|counter:count[0]~q\ : std_logic;
SIGNAL \sobel_x|px_count_out|count~3_combout\ : std_logic;
SIGNAL \sobel_x|px_count_out|counter:count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_x|px_count_out|counter:count[1]~q\ : std_logic;
SIGNAL \sobel_x|px_count_out|count~2_combout\ : std_logic;
SIGNAL \sobel_x|px_count_out|counter:count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_x|px_count_out|count~1_combout\ : std_logic;
SIGNAL \sobel_x|px_count_out|counter:count[2]~q\ : std_logic;
SIGNAL \sobel_x|px_count_out|counter:count[4]~0_combout\ : std_logic;
SIGNAL \sobel_x|px_count_out|counter:count[4]~q\ : std_logic;
SIGNAL \sobel_x|px_count_out|count~0_combout\ : std_logic;
SIGNAL \sobel_x|px_count_out|counter:count[3]~q\ : std_logic;
SIGNAL \sobel_x|px_count_out|Equal0~0_combout\ : std_logic;
SIGNAL \sobel_x|px_count_out|count_done~q\ : std_logic;
SIGNAL \sobel_x|FSM|state.image_finished~0_combout\ : std_logic;
SIGNAL \sobel_x|FSM|state.image_finished~q\ : std_logic;
SIGNAL \sobel_x|FSM|cnt_en~0_combout\ : std_logic;
SIGNAL \sobel_x|px_count|pixel_count[1]~3_combout\ : std_logic;
SIGNAL \sobel_x|px_count|pixel_count[2]~2_combout\ : std_logic;
SIGNAL \sobel_x|px_count|pixel_count[3]~1_combout\ : std_logic;
SIGNAL \sobel_x|px_count|pixel_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_x|px_count|pixel_count[4]~0_combout\ : std_logic;
SIGNAL \sobel_x|px_count|Equal1~0_combout\ : std_logic;
SIGNAL \sobel_x|px_count|pixel_count~4_combout\ : std_logic;
SIGNAL \sobel_x|px_count|conv_ready~0_combout\ : std_logic;
SIGNAL \sobel_x|px_count|conv_ready~q\ : std_logic;
SIGNAL \enable~input_o\ : std_logic;
SIGNAL \dist|cnt~3_combout\ : std_logic;
SIGNAL \ack~input_o\ : std_logic;
SIGNAL \dist|cnt[1]~2_combout\ : std_logic;
SIGNAL \dist|cnt[2]~1_combout\ : std_logic;
SIGNAL \dist|cnt~0_combout\ : std_logic;
SIGNAL \dist|Equal0~0_combout\ : std_logic;
SIGNAL \dist|control_shift~q\ : std_logic;
SIGNAL \gaussian|px_count|pixel_count~4_combout\ : std_logic;
SIGNAL \gaussian|px_count_out|counter:count[0]~q\ : std_logic;
SIGNAL \gaussian|px_count_out|count~3_combout\ : std_logic;
SIGNAL \gaussian|px_count_out|counter:count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|px_count_out|count~2_combout\ : std_logic;
SIGNAL \gaussian|px_count_out|counter:count[1]~q\ : std_logic;
SIGNAL \gaussian|px_count_out|counter:count[2]~q\ : std_logic;
SIGNAL \gaussian|px_count_out|count~1_combout\ : std_logic;
SIGNAL \gaussian|px_count_out|counter:count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|px_count_out|counter:count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|px_count_out|counter:count[4]~0_combout\ : std_logic;
SIGNAL \gaussian|px_count_out|counter:count[4]~q\ : std_logic;
SIGNAL \gaussian|px_count_out|count~0_combout\ : std_logic;
SIGNAL \gaussian|px_count_out|counter:count[3]~q\ : std_logic;
SIGNAL \gaussian|px_count_out|Equal0~0_combout\ : std_logic;
SIGNAL \gaussian|px_count_out|count_done~q\ : std_logic;
SIGNAL \gaussian|px_count|pixel_count[1]~3_combout\ : std_logic;
SIGNAL \gaussian|px_count|pixel_count[2]~2_combout\ : std_logic;
SIGNAL \gaussian|px_count|pixel_count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|px_count|pixel_count[3]~1_combout\ : std_logic;
SIGNAL \gaussian|px_count|pixel_count[4]~0_combout\ : std_logic;
SIGNAL \gaussian|px_count|LessThan0~0_combout\ : std_logic;
SIGNAL \gaussian|px_count|first_pixels_done~q\ : std_logic;
SIGNAL \gaussian|px_count|conv_ready~0_combout\ : std_logic;
SIGNAL \gaussian|px_count|conv_ready~q\ : std_logic;
SIGNAL \gaussian|FSM|Selector1~0_combout\ : std_logic;
SIGNAL \gaussian|FSM|state.init_pixels~q\ : std_logic;
SIGNAL \gaussian|FSM|state.idle~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|FSM|Selector2~0_combout\ : std_logic;
SIGNAL \gaussian|FSM|Selector2~1_combout\ : std_logic;
SIGNAL \gaussian|FSM|state.load_pixels~q\ : std_logic;
SIGNAL \gaussian|FSM|Selector0~0_combout\ : std_logic;
SIGNAL \gaussian|FSM|state.convolutions_abort~q\ : std_logic;
SIGNAL \gaussian|FSM|Selector0~1_combout\ : std_logic;
SIGNAL \gaussian|FSM|state.idle~q\ : std_logic;
SIGNAL \gaussian|FSM|Selector3~0_combout\ : std_logic;
SIGNAL \gaussian|FSM|Selector3~1_combout\ : std_logic;
SIGNAL \gaussian|FSM|state.convolutions~q\ : std_logic;
SIGNAL \gaussian|FSM|Selector4~0_combout\ : std_logic;
SIGNAL \gaussian|FSM|Selector4~1_combout\ : std_logic;
SIGNAL \gaussian|FSM|state.final_pixels~q\ : std_logic;
SIGNAL \gaussian|px_count_out|count_done~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|FSM|state.image_finished~0_combout\ : std_logic;
SIGNAL \gaussian|FSM|state.image_finished~q\ : std_logic;
SIGNAL \gaussian|FSM|cnt_en~0_combout\ : std_logic;
SIGNAL \gaussian|px_count|Equal1~0_combout\ : std_logic;
SIGNAL \gaussian|px_count|last_pixels~q\ : std_logic;
SIGNAL \gaussian|FSM|state~11_combout\ : std_logic;
SIGNAL \gaussian|FSM|state.convolutions_abort~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|conv|conv_done~q\ : std_logic;
SIGNAL \gaussian|FSM|state.final_pixels~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|data_ready_s~0_combout\ : std_logic;
SIGNAL \sobel_x|px_count|LessThan0~0_combout\ : std_logic;
SIGNAL \sobel_x|px_count|first_pixels_done~q\ : std_logic;
SIGNAL \sobel_x|px_count|last_pixels~q\ : std_logic;
SIGNAL \sobel_x|FSM|Selector1~0_combout\ : std_logic;
SIGNAL \sobel_x|FSM|state.init_pixels~q\ : std_logic;
SIGNAL \sobel_x|FSM|Selector2~0_combout\ : std_logic;
SIGNAL \sobel_x|FSM|Selector2~1_combout\ : std_logic;
SIGNAL \sobel_x|FSM|state.load_pixels~q\ : std_logic;
SIGNAL \sobel_x|FSM|Selector0~1_combout\ : std_logic;
SIGNAL \sobel_x|FSM|Selector0~0_combout\ : std_logic;
SIGNAL \sobel_x|FSM|Selector3~0_combout\ : std_logic;
SIGNAL \sobel_x|FSM|Selector3~1_combout\ : std_logic;
SIGNAL \sobel_x|FSM|state.convolutions~q\ : std_logic;
SIGNAL \sobel_x|FSM|state~11_combout\ : std_logic;
SIGNAL \sobel_x|FSM|state.convolutions_abort~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_x|FSM|Selector0~2_combout\ : std_logic;
SIGNAL \sobel_x|FSM|state.idle~q\ : std_logic;
SIGNAL \sobel_x|FSM|Selector4~0_combout\ : std_logic;
SIGNAL \sobel_x|FSM|Selector4~1_combout\ : std_logic;
SIGNAL \sobel_x|FSM|state.final_pixels~feeder_combout\ : std_logic;
SIGNAL \sobel_x|FSM|state.final_pixels~q\ : std_logic;
SIGNAL \sobel_x|conv|conv_done~q\ : std_logic;
SIGNAL \sobel_x|data_ready_s~0_combout\ : std_logic;
SIGNAL \grad|pixel_ready~feeder_combout\ : std_logic;
SIGNAL \grad|pixel_ready~q\ : std_logic;
SIGNAL \pix_accum|chunking:count[0]~0_combout\ : std_logic;
SIGNAL \pix_accum|chunking:count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \pix_accum|chunking:count[1]~0_combout\ : std_logic;
SIGNAL \pix_accum|chunking:count[1]~q\ : std_logic;
SIGNAL \pix_accum|chunking:count[2]~0_combout\ : std_logic;
SIGNAL \pix_accum|chunking:count[2]~q\ : std_logic;
SIGNAL \pix_accum|chunking:chunk_ready_history~0_combout\ : std_logic;
SIGNAL \pix_accum|chunking:chunk_ready_history~q\ : std_logic;
SIGNAL \pix_accum|chunk_ready~0_combout\ : std_logic;
SIGNAL \pix_accum|chunk_ready~q\ : std_logic;
SIGNAL \fifo_read_data~input_o\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|_~9_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|_~10_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ : std_logic;
SIGNAL \image_chunk[23]~input_o\ : std_logic;
SIGNAL \image_chunk[7]~input_o\ : std_logic;
SIGNAL \image_chunk[15]~input_o\ : std_logic;
SIGNAL \image_chunk[31]~input_o\ : std_logic;
SIGNAL \dist|Mux0~0_combout\ : std_logic;
SIGNAL \image_chunk[63]~input_o\ : std_logic;
SIGNAL \image_chunk[47]~input_o\ : std_logic;
SIGNAL \image_chunk[55]~input_o\ : std_logic;
SIGNAL \image_chunk[39]~input_o\ : std_logic;
SIGNAL \dist|Mux0~1_combout\ : std_logic;
SIGNAL \dist|Mux0~2_combout\ : std_logic;
SIGNAL \dist|byte_out[4]~0_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[0][7]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[1][7]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[2][7]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][7]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][7]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][7]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[0][7]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[1][7]~q\ : std_logic;
SIGNAL \image_chunk[14]~input_o\ : std_logic;
SIGNAL \image_chunk[22]~input_o\ : std_logic;
SIGNAL \image_chunk[30]~input_o\ : std_logic;
SIGNAL \image_chunk[6]~input_o\ : std_logic;
SIGNAL \dist|Mux1~0_combout\ : std_logic;
SIGNAL \image_chunk[62]~input_o\ : std_logic;
SIGNAL \image_chunk[54]~input_o\ : std_logic;
SIGNAL \image_chunk[46]~input_o\ : std_logic;
SIGNAL \image_chunk[38]~input_o\ : std_logic;
SIGNAL \dist|Mux1~1_combout\ : std_logic;
SIGNAL \dist|Mux1~2_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[0][6]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[1][6]~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[2][6]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][6]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][6]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][6]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[0][6]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[0][6]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[1][6]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[1][6]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[2][7]~q\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][7]~q\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][7]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][7]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[0][7]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[1][7]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[2][7]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[2][7]~q\ : std_logic;
SIGNAL \image_chunk[29]~input_o\ : std_logic;
SIGNAL \image_chunk[13]~input_o\ : std_logic;
SIGNAL \image_chunk[5]~input_o\ : std_logic;
SIGNAL \image_chunk[21]~input_o\ : std_logic;
SIGNAL \dist|Mux2~0_combout\ : std_logic;
SIGNAL \image_chunk[45]~input_o\ : std_logic;
SIGNAL \image_chunk[37]~input_o\ : std_logic;
SIGNAL \image_chunk[61]~input_o\ : std_logic;
SIGNAL \image_chunk[53]~input_o\ : std_logic;
SIGNAL \dist|Mux2~1_combout\ : std_logic;
SIGNAL \dist|Mux2~2_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[0][5]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[0][5]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[1][5]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[2][5]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][5]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][5]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][5]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[0][5]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[1][5]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[1][5]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[2][6]~q\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][6]~q\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][6]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[0][6]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[1][6]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[2][6]~q\ : std_logic;
SIGNAL \image_chunk[4]~input_o\ : std_logic;
SIGNAL \image_chunk[28]~input_o\ : std_logic;
SIGNAL \image_chunk[12]~input_o\ : std_logic;
SIGNAL \image_chunk[20]~input_o\ : std_logic;
SIGNAL \dist|Mux3~0_combout\ : std_logic;
SIGNAL \image_chunk[36]~input_o\ : std_logic;
SIGNAL \image_chunk[52]~input_o\ : std_logic;
SIGNAL \image_chunk[60]~input_o\ : std_logic;
SIGNAL \image_chunk[44]~input_o\ : std_logic;
SIGNAL \dist|Mux3~1_combout\ : std_logic;
SIGNAL \dist|Mux3~2_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[0][4]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[0][4]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[1][4]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[1][4]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[2][4]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][4]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][4]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][4]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[0][4]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[1][4]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[2][5]~q\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][5]~q\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][5]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[0][5]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[1][5]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[2][5]~q\ : std_logic;
SIGNAL \image_chunk[51]~input_o\ : std_logic;
SIGNAL \image_chunk[59]~input_o\ : std_logic;
SIGNAL \image_chunk[43]~input_o\ : std_logic;
SIGNAL \image_chunk[35]~input_o\ : std_logic;
SIGNAL \dist|Mux4~1_combout\ : std_logic;
SIGNAL \image_chunk[11]~input_o\ : std_logic;
SIGNAL \image_chunk[19]~input_o\ : std_logic;
SIGNAL \image_chunk[27]~input_o\ : std_logic;
SIGNAL \image_chunk[3]~input_o\ : std_logic;
SIGNAL \dist|Mux4~0_combout\ : std_logic;
SIGNAL \dist|Mux4~2_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[0][3]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[0][3]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[1][3]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[2][3]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][3]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][3]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][3]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][3]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[0][3]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[1][3]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[2][4]~q\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][4]~q\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][4]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][4]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[0][4]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[1][4]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[2][4]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[1][3]~DUPLICATE_q\ : std_logic;
SIGNAL \image_chunk[10]~input_o\ : std_logic;
SIGNAL \image_chunk[26]~input_o\ : std_logic;
SIGNAL \image_chunk[18]~input_o\ : std_logic;
SIGNAL \image_chunk[2]~input_o\ : std_logic;
SIGNAL \dist|Mux5~0_combout\ : std_logic;
SIGNAL \image_chunk[50]~input_o\ : std_logic;
SIGNAL \image_chunk[58]~input_o\ : std_logic;
SIGNAL \image_chunk[42]~input_o\ : std_logic;
SIGNAL \image_chunk[34]~input_o\ : std_logic;
SIGNAL \dist|Mux5~1_combout\ : std_logic;
SIGNAL \dist|Mux5~2_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[0][2]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[0][2]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[1][2]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[2][2]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[2][2]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][2]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][2]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[0][2]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[1][2]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[2][3]~q\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~q\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][3]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][3]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[0][3]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[1][3]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[2][3]~q\ : std_logic;
SIGNAL \image_chunk[49]~input_o\ : std_logic;
SIGNAL \image_chunk[57]~input_o\ : std_logic;
SIGNAL \image_chunk[33]~input_o\ : std_logic;
SIGNAL \image_chunk[41]~input_o\ : std_logic;
SIGNAL \dist|Mux6~1_combout\ : std_logic;
SIGNAL \image_chunk[9]~input_o\ : std_logic;
SIGNAL \image_chunk[1]~input_o\ : std_logic;
SIGNAL \image_chunk[17]~input_o\ : std_logic;
SIGNAL \image_chunk[25]~input_o\ : std_logic;
SIGNAL \dist|Mux6~0_combout\ : std_logic;
SIGNAL \dist|Mux6~2_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[0][1]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[1][1]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[2][1]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][1]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][1]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][1]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[0][1]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[0][1]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[1][1]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[1][1]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[2][2]~q\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][2]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][2]~q\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][2]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[0][2]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[1][2]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[2][2]~q\ : std_logic;
SIGNAL \image_chunk[8]~input_o\ : std_logic;
SIGNAL \image_chunk[24]~input_o\ : std_logic;
SIGNAL \image_chunk[16]~input_o\ : std_logic;
SIGNAL \image_chunk[0]~input_o\ : std_logic;
SIGNAL \dist|Mux7~0_combout\ : std_logic;
SIGNAL \image_chunk[32]~input_o\ : std_logic;
SIGNAL \image_chunk[56]~input_o\ : std_logic;
SIGNAL \image_chunk[40]~input_o\ : std_logic;
SIGNAL \image_chunk[48]~input_o\ : std_logic;
SIGNAL \dist|Mux7~1_combout\ : std_logic;
SIGNAL \dist|Mux7~2_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[0][0]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[0][0]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[1][0]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[1][0]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[2][0]~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][0]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][0]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][0]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][0]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[0][0]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[0][0]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[1][0]~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[2][1]~q\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][1]~q\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][1]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][1]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[0][1]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[1][1]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[2][1]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[2][1]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[1][0]~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|conv|Add12~86\ : std_logic;
SIGNAL \gaussian|conv|Add12~87\ : std_logic;
SIGNAL \gaussian|conv|Add12~78\ : std_logic;
SIGNAL \gaussian|conv|Add12~79\ : std_logic;
SIGNAL \gaussian|conv|Add12~70\ : std_logic;
SIGNAL \gaussian|conv|Add12~71\ : std_logic;
SIGNAL \gaussian|conv|Add12~34\ : std_logic;
SIGNAL \gaussian|conv|Add12~35\ : std_logic;
SIGNAL \gaussian|conv|Add12~42\ : std_logic;
SIGNAL \gaussian|conv|Add12~43\ : std_logic;
SIGNAL \gaussian|conv|Add12~46\ : std_logic;
SIGNAL \gaussian|conv|Add12~47\ : std_logic;
SIGNAL \gaussian|conv|Add12~50\ : std_logic;
SIGNAL \gaussian|conv|Add12~51\ : std_logic;
SIGNAL \gaussian|conv|Add12~54\ : std_logic;
SIGNAL \gaussian|conv|Add12~55\ : std_logic;
SIGNAL \gaussian|conv|Add12~58\ : std_logic;
SIGNAL \gaussian|conv|Add12~59\ : std_logic;
SIGNAL \gaussian|conv|Add12~62\ : std_logic;
SIGNAL \gaussian|conv|Add12~63\ : std_logic;
SIGNAL \gaussian|conv|Add12~65_sumout\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[1][0]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|temp_array[2][0]~q\ : std_logic;
SIGNAL \gaussian|conv|Add0~42\ : std_logic;
SIGNAL \gaussian|conv|Add0~43\ : std_logic;
SIGNAL \gaussian|conv|Add0~38\ : std_logic;
SIGNAL \gaussian|conv|Add0~39\ : std_logic;
SIGNAL \gaussian|conv|Add0~34\ : std_logic;
SIGNAL \gaussian|conv|Add0~35\ : std_logic;
SIGNAL \gaussian|conv|Add0~2\ : std_logic;
SIGNAL \gaussian|conv|Add0~3\ : std_logic;
SIGNAL \gaussian|conv|Add0~6\ : std_logic;
SIGNAL \gaussian|conv|Add0~7\ : std_logic;
SIGNAL \gaussian|conv|Add0~10\ : std_logic;
SIGNAL \gaussian|conv|Add0~11\ : std_logic;
SIGNAL \gaussian|conv|Add0~14\ : std_logic;
SIGNAL \gaussian|conv|Add0~15\ : std_logic;
SIGNAL \gaussian|conv|Add0~18\ : std_logic;
SIGNAL \gaussian|conv|Add0~19\ : std_logic;
SIGNAL \gaussian|conv|Add0~22\ : std_logic;
SIGNAL \gaussian|conv|Add0~23\ : std_logic;
SIGNAL \gaussian|conv|Add0~26\ : std_logic;
SIGNAL \gaussian|conv|Add0~27\ : std_logic;
SIGNAL \gaussian|conv|Add0~29_sumout\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][0]~q\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][0]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[0][0]~feeder_combout\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[0][0]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[1][0]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|temp_array[2][0]~q\ : std_logic;
SIGNAL \gaussian|conv|Add5~46\ : std_logic;
SIGNAL \gaussian|conv|Add5~47\ : std_logic;
SIGNAL \gaussian|conv|Add5~42\ : std_logic;
SIGNAL \gaussian|conv|Add5~43\ : std_logic;
SIGNAL \gaussian|conv|Add5~38\ : std_logic;
SIGNAL \gaussian|conv|Add5~39\ : std_logic;
SIGNAL \gaussian|conv|Add5~34\ : std_logic;
SIGNAL \gaussian|conv|Add5~35\ : std_logic;
SIGNAL \gaussian|conv|Add5~2\ : std_logic;
SIGNAL \gaussian|conv|Add5~3\ : std_logic;
SIGNAL \gaussian|conv|Add5~6\ : std_logic;
SIGNAL \gaussian|conv|Add5~7\ : std_logic;
SIGNAL \gaussian|conv|Add5~10\ : std_logic;
SIGNAL \gaussian|conv|Add5~11\ : std_logic;
SIGNAL \gaussian|conv|Add5~14\ : std_logic;
SIGNAL \gaussian|conv|Add5~15\ : std_logic;
SIGNAL \gaussian|conv|Add5~18\ : std_logic;
SIGNAL \gaussian|conv|Add5~19\ : std_logic;
SIGNAL \gaussian|conv|Add5~22\ : std_logic;
SIGNAL \gaussian|conv|Add5~23\ : std_logic;
SIGNAL \gaussian|conv|Add5~26\ : std_logic;
SIGNAL \gaussian|conv|Add5~27\ : std_logic;
SIGNAL \gaussian|conv|Add5~29_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add0~25_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add5~25_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add12~61_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add0~21_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add12~57_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add5~21_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add5~17_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add12~53_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add0~17_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add5~13_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add12~49_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add0~13_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add12~45_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add5~9_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add0~9_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add5~5_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add0~5_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add12~41_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add12~33_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add5~1_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add0~1_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add12~69_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add0~33_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add5~33_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add12~77_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add5~37_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add0~37_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add0~41_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add5~41_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add12~85_sumout\ : std_logic;
SIGNAL \gaussian|conv|Add5~45_sumout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|temp_array[2][0]~q\ : std_logic;
SIGNAL \gaussian|conv|Add12~90_cout\ : std_logic;
SIGNAL \gaussian|conv|Add12~91\ : std_logic;
SIGNAL \gaussian|conv|Add12~82_cout\ : std_logic;
SIGNAL \gaussian|conv|Add12~83\ : std_logic;
SIGNAL \gaussian|conv|Add12~74_cout\ : std_logic;
SIGNAL \gaussian|conv|Add12~75\ : std_logic;
SIGNAL \gaussian|conv|Add12~38_cout\ : std_logic;
SIGNAL \gaussian|conv|Add12~39\ : std_logic;
SIGNAL \gaussian|conv|Add12~2\ : std_logic;
SIGNAL \gaussian|conv|Add12~3\ : std_logic;
SIGNAL \gaussian|conv|Add12~6\ : std_logic;
SIGNAL \gaussian|conv|Add12~7\ : std_logic;
SIGNAL \gaussian|conv|Add12~10\ : std_logic;
SIGNAL \gaussian|conv|Add12~11\ : std_logic;
SIGNAL \gaussian|conv|Add12~14\ : std_logic;
SIGNAL \gaussian|conv|Add12~15\ : std_logic;
SIGNAL \gaussian|conv|Add12~18\ : std_logic;
SIGNAL \gaussian|conv|Add12~19\ : std_logic;
SIGNAL \gaussian|conv|Add12~22\ : std_logic;
SIGNAL \gaussian|conv|Add12~23\ : std_logic;
SIGNAL \gaussian|conv|Add12~26\ : std_logic;
SIGNAL \gaussian|conv|Add12~27\ : std_logic;
SIGNAL \gaussian|conv|Add12~29_sumout\ : std_logic;
SIGNAL \gaussian|FSM|sel_out~combout\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[0][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|bot_register|temp_array[1][7]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[2][7]~q\ : std_logic;
SIGNAL \gaussian|conv|Add12~25_sumout\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[0][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|bot_register|temp_array[1][6]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[2][6]~q\ : std_logic;
SIGNAL \gaussian|conv|Add12~21_sumout\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[0][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|bot_register|temp_array[1][5]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[2][5]~q\ : std_logic;
SIGNAL \gaussian|conv|Add12~17_sumout\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[0][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|bot_register|temp_array[1][4]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[2][4]~q\ : std_logic;
SIGNAL \gaussian|conv|Add12~13_sumout\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[0][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|bot_register|temp_array[1][3]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[2][3]~q\ : std_logic;
SIGNAL \gaussian|conv|Add12~9_sumout\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[0][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|bot_register|temp_array[1][2]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[2][2]~feeder_combout\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[2][2]~q\ : std_logic;
SIGNAL \gaussian|conv|Add12~5_sumout\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[0][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|bot_register|temp_array[1][1]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[2][1]~q\ : std_logic;
SIGNAL \gaussian|conv|Add12~1_sumout\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[0][0]~q\ : std_logic;
SIGNAL \sobel_x|buff|bot_register|temp_array[1][0]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[2][0]~feeder_combout\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|temp_array[2][0]~q\ : std_logic;
SIGNAL \sobel_y|conv|Add14~2\ : std_logic;
SIGNAL \sobel_y|conv|Add14~10\ : std_logic;
SIGNAL \sobel_y|conv|Add14~14\ : std_logic;
SIGNAL \sobel_y|conv|Add14~18\ : std_logic;
SIGNAL \sobel_y|conv|Add14~22\ : std_logic;
SIGNAL \sobel_y|conv|Add14~26\ : std_logic;
SIGNAL \sobel_y|conv|Add14~30\ : std_logic;
SIGNAL \sobel_y|conv|Add14~34\ : std_logic;
SIGNAL \sobel_y|conv|Add14~5_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add17~2\ : std_logic;
SIGNAL \sobel_y|conv|Add17~10\ : std_logic;
SIGNAL \sobel_y|conv|Add17~14\ : std_logic;
SIGNAL \sobel_y|conv|Add17~18\ : std_logic;
SIGNAL \sobel_y|conv|Add17~22\ : std_logic;
SIGNAL \sobel_y|conv|Add17~26\ : std_logic;
SIGNAL \sobel_y|conv|Add17~30\ : std_logic;
SIGNAL \sobel_y|conv|Add17~34\ : std_logic;
SIGNAL \sobel_y|conv|Add17~5_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add26~10\ : std_logic;
SIGNAL \sobel_y|conv|Add26~14\ : std_logic;
SIGNAL \sobel_y|conv|Add26~18\ : std_logic;
SIGNAL \sobel_y|conv|Add26~22\ : std_logic;
SIGNAL \sobel_y|conv|Add26~26\ : std_logic;
SIGNAL \sobel_y|conv|Add26~30\ : std_logic;
SIGNAL \sobel_y|conv|Add26~34\ : std_logic;
SIGNAL \sobel_y|conv|Add26~2\ : std_logic;
SIGNAL \sobel_y|conv|Add26~5_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add26~1_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add17~33_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add26~33_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add14~33_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add14~29_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add26~29_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add17~29_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add17~25_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add14~25_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add26~25_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add17~21_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add26~21_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add14~21_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add26~17_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add14~17_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add17~17_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add14~13_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add26~13_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add17~13_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add26~9_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add14~9_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add17~9_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add14~1_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add17~1_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add15~2\ : std_logic;
SIGNAL \sobel_y|conv|Add15~3\ : std_logic;
SIGNAL \sobel_y|conv|Add15~22\ : std_logic;
SIGNAL \sobel_y|conv|Add15~23\ : std_logic;
SIGNAL \sobel_y|conv|Add15~26\ : std_logic;
SIGNAL \sobel_y|conv|Add15~27\ : std_logic;
SIGNAL \sobel_y|conv|Add15~30\ : std_logic;
SIGNAL \sobel_y|conv|Add15~31\ : std_logic;
SIGNAL \sobel_y|conv|Add15~34\ : std_logic;
SIGNAL \sobel_y|conv|Add15~35\ : std_logic;
SIGNAL \sobel_y|conv|Add15~38\ : std_logic;
SIGNAL \sobel_y|conv|Add15~39\ : std_logic;
SIGNAL \sobel_y|conv|Add15~42\ : std_logic;
SIGNAL \sobel_y|conv|Add15~43\ : std_logic;
SIGNAL \sobel_y|conv|Add15~46\ : std_logic;
SIGNAL \sobel_y|conv|Add15~47\ : std_logic;
SIGNAL \sobel_y|conv|Add15~6\ : std_logic;
SIGNAL \sobel_y|conv|Add15~7\ : std_logic;
SIGNAL \sobel_y|conv|Add15~10\ : std_logic;
SIGNAL \sobel_y|conv|Add15~11\ : std_logic;
SIGNAL \sobel_y|conv|Add15~14\ : std_logic;
SIGNAL \sobel_y|conv|Add15~15\ : std_logic;
SIGNAL \sobel_y|conv|Add15~17_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add15~13_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add15~9_sumout\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[0][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[1][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[2][7]~feeder_combout\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[2][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][7]~feeder_combout\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[0][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[1][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[2][7]~feeder_combout\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[2][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[0][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[1][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[2][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[0][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[1][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[2][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[0][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[1][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[2][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[0][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[1][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[2][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~feeder_combout\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[0][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[1][4]~feeder_combout\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[1][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[2][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[0][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[1][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[2][4]~feeder_combout\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[2][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][3]~feeder_combout\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[0][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[1][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[2][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][3]~feeder_combout\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[0][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[1][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[2][3]~feeder_combout\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[2][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[0][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[1][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[2][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][2]~feeder_combout\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[0][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[1][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[2][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[0][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[1][1]~feeder_combout\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[1][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[2][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][1]~feeder_combout\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][1]~feeder_combout\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[0][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[1][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[2][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][0]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][0]~feeder_combout\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][0]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[0][0]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[1][0]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|temp_array[2][0]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][0]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][0]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[0][0]~feeder_combout\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[0][0]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[1][0]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[2][0]~q\ : std_logic;
SIGNAL \sobel_y|conv|Add12~54\ : std_logic;
SIGNAL \sobel_y|conv|Add12~55\ : std_logic;
SIGNAL \sobel_y|conv|Add12~66\ : std_logic;
SIGNAL \sobel_y|conv|Add12~67\ : std_logic;
SIGNAL \sobel_y|conv|Add12~70\ : std_logic;
SIGNAL \sobel_y|conv|Add12~71\ : std_logic;
SIGNAL \sobel_y|conv|Add12~74\ : std_logic;
SIGNAL \sobel_y|conv|Add12~75\ : std_logic;
SIGNAL \sobel_y|conv|Add12~78\ : std_logic;
SIGNAL \sobel_y|conv|Add12~79\ : std_logic;
SIGNAL \sobel_y|conv|Add12~82\ : std_logic;
SIGNAL \sobel_y|conv|Add12~83\ : std_logic;
SIGNAL \sobel_y|conv|Add12~86\ : std_logic;
SIGNAL \sobel_y|conv|Add12~87\ : std_logic;
SIGNAL \sobel_y|conv|Add12~90\ : std_logic;
SIGNAL \sobel_y|conv|Add12~91\ : std_logic;
SIGNAL \sobel_y|conv|Add12~58\ : std_logic;
SIGNAL \sobel_y|conv|Add12~59\ : std_logic;
SIGNAL \sobel_y|conv|Add12~61_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~57_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add15~5_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add15~45_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~89_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add15~41_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~85_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~81_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add15~37_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~77_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add15~33_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~73_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add15~29_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~69_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add15~25_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add15~21_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~65_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add15~1_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~53_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~2\ : std_logic;
SIGNAL \sobel_y|conv|Add12~26\ : std_logic;
SIGNAL \sobel_y|conv|Add12~30\ : std_logic;
SIGNAL \sobel_y|conv|Add12~34\ : std_logic;
SIGNAL \sobel_y|conv|Add12~38\ : std_logic;
SIGNAL \sobel_y|conv|Add12~42\ : std_logic;
SIGNAL \sobel_y|conv|Add12~46\ : std_logic;
SIGNAL \sobel_y|conv|Add12~50\ : std_logic;
SIGNAL \sobel_y|conv|Add12~6\ : std_logic;
SIGNAL \sobel_y|conv|Add12~10\ : std_logic;
SIGNAL \sobel_y|conv|Add12~14\ : std_logic;
SIGNAL \sobel_y|conv|Add12~18\ : std_logic;
SIGNAL \sobel_y|conv|Add12~21_sumout\ : std_logic;
SIGNAL \sobel_y|px_count|pixel_count[1]~3_combout\ : std_logic;
SIGNAL \sobel_y|px_count|pixel_count[2]~2_combout\ : std_logic;
SIGNAL \sobel_y|px_count|pixel_count[3]~1_combout\ : std_logic;
SIGNAL \sobel_y|px_count|Equal1~0_combout\ : std_logic;
SIGNAL \sobel_y|px_count|last_pixels~q\ : std_logic;
SIGNAL \sobel_y|FSM|state~11_combout\ : std_logic;
SIGNAL \sobel_y|FSM|state.convolutions_abort~q\ : std_logic;
SIGNAL \sobel_y|px_count|LessThan0~0_combout\ : std_logic;
SIGNAL \sobel_y|px_count|first_pixels_done~q\ : std_logic;
SIGNAL \sobel_y|FSM|Selector0~0_combout\ : std_logic;
SIGNAL \sobel_y|FSM|Selector2~0_combout\ : std_logic;
SIGNAL \sobel_y|FSM|Selector1~0_combout\ : std_logic;
SIGNAL \sobel_y|FSM|state.init_pixels~q\ : std_logic;
SIGNAL \sobel_y|FSM|Selector2~1_combout\ : std_logic;
SIGNAL \sobel_y|FSM|state.load_pixels~q\ : std_logic;
SIGNAL \sobel_y|FSM|Selector0~1_combout\ : std_logic;
SIGNAL \sobel_y|FSM|Selector0~2_combout\ : std_logic;
SIGNAL \sobel_y|FSM|state.idle~q\ : std_logic;
SIGNAL \sobel_y|FSM|Selector4~0_combout\ : std_logic;
SIGNAL \sobel_y|px_count_out|count~3_combout\ : std_logic;
SIGNAL \sobel_y|conv|conv_done~q\ : std_logic;
SIGNAL \sobel_y|data_ready_s~0_combout\ : std_logic;
SIGNAL \sobel_y|px_count_out|counter:count[0]~q\ : std_logic;
SIGNAL \sobel_y|px_count_out|count~2_combout\ : std_logic;
SIGNAL \sobel_y|px_count_out|counter:count[1]~q\ : std_logic;
SIGNAL \sobel_y|px_count_out|count~1_combout\ : std_logic;
SIGNAL \sobel_y|px_count_out|counter:count[2]~q\ : std_logic;
SIGNAL \sobel_y|px_count_out|counter:count[3]~q\ : std_logic;
SIGNAL \sobel_y|px_count_out|count~0_combout\ : std_logic;
SIGNAL \sobel_y|px_count_out|counter:count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_y|px_count_out|counter:count[4]~0_combout\ : std_logic;
SIGNAL \sobel_y|px_count_out|counter:count[4]~q\ : std_logic;
SIGNAL \sobel_y|px_count_out|Equal0~0_combout\ : std_logic;
SIGNAL \sobel_y|px_count_out|count_done~q\ : std_logic;
SIGNAL \sobel_y|FSM|Selector4~1_combout\ : std_logic;
SIGNAL \sobel_y|FSM|state.final_pixels~q\ : std_logic;
SIGNAL \sobel_y|FSM|state.image_finished~0_combout\ : std_logic;
SIGNAL \sobel_y|FSM|state.image_finished~q\ : std_logic;
SIGNAL \sobel_y|FSM|cnt_en~0_combout\ : std_logic;
SIGNAL \sobel_y|px_count|pixel_count~4_combout\ : std_logic;
SIGNAL \sobel_y|px_count|pixel_count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_y|px_count|pixel_count[4]~0_combout\ : std_logic;
SIGNAL \sobel_y|px_count|pixel_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_y|px_count|conv_ready~0_combout\ : std_logic;
SIGNAL \sobel_y|px_count|conv_ready~q\ : std_logic;
SIGNAL \sobel_y|FSM|Selector3~0_combout\ : std_logic;
SIGNAL \sobel_y|FSM|state.load_pixels~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_y|FSM|Selector3~1_combout\ : std_logic;
SIGNAL \sobel_y|FSM|state.convolutions~q\ : std_logic;
SIGNAL \sobel_y|conv|Add12~13_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~5_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~9_sumout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~17_sumout\ : std_logic;
SIGNAL \sobel_y|conv|LessThan1~0_combout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~1_sumout\ : std_logic;
SIGNAL \sobel_y|conv|temp_result[13]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_y|pixel_out[0]~0_combout\ : std_logic;
SIGNAL \sobel_y|pixel_out[0]~1_combout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~25_sumout\ : std_logic;
SIGNAL \sobel_y|pixel_out[1]~2_combout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~29_sumout\ : std_logic;
SIGNAL \sobel_y|pixel_out[2]~3_combout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~33_sumout\ : std_logic;
SIGNAL \sobel_y|pixel_out[3]~4_combout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~37_sumout\ : std_logic;
SIGNAL \sobel_y|pixel_out[4]~5_combout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~41_sumout\ : std_logic;
SIGNAL \sobel_y|pixel_out[5]~6_combout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~45_sumout\ : std_logic;
SIGNAL \sobel_y|pixel_out[6]~7_combout\ : std_logic;
SIGNAL \sobel_y|conv|Add12~49_sumout\ : std_logic;
SIGNAL \sobel_y|pixel_out[7]~8_combout\ : std_logic;
SIGNAL \sobel_x|conv|Add6~1_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add7~1_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~57_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~1_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add6~2\ : std_logic;
SIGNAL \sobel_x|conv|Add6~10\ : std_logic;
SIGNAL \sobel_x|conv|Add6~14\ : std_logic;
SIGNAL \sobel_x|conv|Add6~18\ : std_logic;
SIGNAL \sobel_x|conv|Add6~22\ : std_logic;
SIGNAL \sobel_x|conv|Add6~26\ : std_logic;
SIGNAL \sobel_x|conv|Add6~30\ : std_logic;
SIGNAL \sobel_x|conv|Add6~34\ : std_logic;
SIGNAL \sobel_x|conv|Add6~5_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add24~10\ : std_logic;
SIGNAL \sobel_x|conv|Add24~14\ : std_logic;
SIGNAL \sobel_x|conv|Add24~18\ : std_logic;
SIGNAL \sobel_x|conv|Add24~22\ : std_logic;
SIGNAL \sobel_x|conv|Add24~26\ : std_logic;
SIGNAL \sobel_x|conv|Add24~30\ : std_logic;
SIGNAL \sobel_x|conv|Add24~34\ : std_logic;
SIGNAL \sobel_x|conv|Add24~2\ : std_logic;
SIGNAL \sobel_x|conv|Add24~5_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add24~1_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add6~33_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add24~33_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add24~29_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add6~29_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add6~25_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add24~25_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add6~21_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add24~21_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add24~17_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add6~17_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add24~13_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add6~13_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add24~9_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add6~9_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add7~2\ : std_logic;
SIGNAL \sobel_x|conv|Add7~3\ : std_logic;
SIGNAL \sobel_x|conv|Add7~22\ : std_logic;
SIGNAL \sobel_x|conv|Add7~23\ : std_logic;
SIGNAL \sobel_x|conv|Add7~26\ : std_logic;
SIGNAL \sobel_x|conv|Add7~27\ : std_logic;
SIGNAL \sobel_x|conv|Add7~30\ : std_logic;
SIGNAL \sobel_x|conv|Add7~31\ : std_logic;
SIGNAL \sobel_x|conv|Add7~34\ : std_logic;
SIGNAL \sobel_x|conv|Add7~35\ : std_logic;
SIGNAL \sobel_x|conv|Add7~38\ : std_logic;
SIGNAL \sobel_x|conv|Add7~39\ : std_logic;
SIGNAL \sobel_x|conv|Add7~42\ : std_logic;
SIGNAL \sobel_x|conv|Add7~43\ : std_logic;
SIGNAL \sobel_x|conv|Add7~46\ : std_logic;
SIGNAL \sobel_x|conv|Add7~47\ : std_logic;
SIGNAL \sobel_x|conv|Add7~6\ : std_logic;
SIGNAL \sobel_x|conv|Add7~7\ : std_logic;
SIGNAL \sobel_x|conv|Add7~10\ : std_logic;
SIGNAL \sobel_x|conv|Add7~11\ : std_logic;
SIGNAL \sobel_x|conv|Add7~14\ : std_logic;
SIGNAL \sobel_x|conv|Add7~15\ : std_logic;
SIGNAL \sobel_x|conv|Add7~17_sumout\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[2][7]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[2][3]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|temp_array[2][2]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_x|conv|Add8~58\ : std_logic;
SIGNAL \sobel_x|conv|Add8~59\ : std_logic;
SIGNAL \sobel_x|conv|Add8~86\ : std_logic;
SIGNAL \sobel_x|conv|Add8~87\ : std_logic;
SIGNAL \sobel_x|conv|Add8~90\ : std_logic;
SIGNAL \sobel_x|conv|Add8~91\ : std_logic;
SIGNAL \sobel_x|conv|Add8~94\ : std_logic;
SIGNAL \sobel_x|conv|Add8~95\ : std_logic;
SIGNAL \sobel_x|conv|Add8~98\ : std_logic;
SIGNAL \sobel_x|conv|Add8~99\ : std_logic;
SIGNAL \sobel_x|conv|Add8~102\ : std_logic;
SIGNAL \sobel_x|conv|Add8~103\ : std_logic;
SIGNAL \sobel_x|conv|Add8~106\ : std_logic;
SIGNAL \sobel_x|conv|Add8~107\ : std_logic;
SIGNAL \sobel_x|conv|Add8~110\ : std_logic;
SIGNAL \sobel_x|conv|Add8~111\ : std_logic;
SIGNAL \sobel_x|conv|Add8~62\ : std_logic;
SIGNAL \sobel_x|conv|Add8~63\ : std_logic;
SIGNAL \sobel_x|conv|Add8~66\ : std_logic;
SIGNAL \sobel_x|conv|Add8~67\ : std_logic;
SIGNAL \sobel_x|conv|Add8~70\ : std_logic;
SIGNAL \sobel_x|conv|Add8~71\ : std_logic;
SIGNAL \sobel_x|conv|Add8~74\ : std_logic;
SIGNAL \sobel_x|conv|Add8~75\ : std_logic;
SIGNAL \sobel_x|conv|Add8~78\ : std_logic;
SIGNAL \sobel_x|conv|Add8~79\ : std_logic;
SIGNAL \sobel_x|conv|Add8~81_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~77_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~73_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add7~13_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~69_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~65_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add7~9_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add7~5_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~61_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add7~45_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~109_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add7~41_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~105_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~101_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add7~37_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~97_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add7~33_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~93_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add7~29_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add7~25_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~89_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add7~21_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~85_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~2\ : std_logic;
SIGNAL \sobel_x|conv|Add8~30\ : std_logic;
SIGNAL \sobel_x|conv|Add8~34\ : std_logic;
SIGNAL \sobel_x|conv|Add8~38\ : std_logic;
SIGNAL \sobel_x|conv|Add8~42\ : std_logic;
SIGNAL \sobel_x|conv|Add8~46\ : std_logic;
SIGNAL \sobel_x|conv|Add8~50\ : std_logic;
SIGNAL \sobel_x|conv|Add8~54\ : std_logic;
SIGNAL \sobel_x|conv|Add8~6\ : std_logic;
SIGNAL \sobel_x|conv|Add8~10\ : std_logic;
SIGNAL \sobel_x|conv|Add8~14\ : std_logic;
SIGNAL \sobel_x|conv|Add8~18\ : std_logic;
SIGNAL \sobel_x|conv|Add8~22\ : std_logic;
SIGNAL \sobel_x|conv|Add8~25_sumout\ : std_logic;
SIGNAL \sobel_x|FSM|state.convolutions_abort~q\ : std_logic;
SIGNAL \sobel_x|pixel_out[0]~0_combout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~21_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~13_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~5_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~9_sumout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~17_sumout\ : std_logic;
SIGNAL \sobel_x|conv|LessThan1~0_combout\ : std_logic;
SIGNAL \sobel_x|pixel_out[0]~1_combout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~29_sumout\ : std_logic;
SIGNAL \sobel_x|pixel_out[1]~2_combout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~33_sumout\ : std_logic;
SIGNAL \sobel_x|pixel_out[2]~3_combout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~37_sumout\ : std_logic;
SIGNAL \sobel_x|pixel_out[3]~4_combout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~41_sumout\ : std_logic;
SIGNAL \sobel_x|pixel_out[4]~5_combout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~45_sumout\ : std_logic;
SIGNAL \sobel_x|pixel_out[5]~6_combout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~49_sumout\ : std_logic;
SIGNAL \sobel_x|pixel_out[6]~7_combout\ : std_logic;
SIGNAL \sobel_x|conv|Add8~53_sumout\ : std_logic;
SIGNAL \sobel_x|pixel_out[7]~8_combout\ : std_logic;
SIGNAL \grad|Add1~339\ : std_logic;
SIGNAL \grad|G_temp[2]~0_combout\ : std_logic;
SIGNAL \grad|Add1~338\ : std_logic;
SIGNAL \grad|Add1~337\ : std_logic;
SIGNAL \grad|Add1~336\ : std_logic;
SIGNAL \grad|Add4~0_combout\ : std_logic;
SIGNAL \grad|Add1~335\ : std_logic;
SIGNAL \grad|Add1~334\ : std_logic;
SIGNAL \grad|Add5~30\ : std_logic;
SIGNAL \grad|Add5~26\ : std_logic;
SIGNAL \grad|Add5~22\ : std_logic;
SIGNAL \grad|Add5~18\ : std_logic;
SIGNAL \grad|Add5~14\ : std_logic;
SIGNAL \grad|Add5~10\ : std_logic;
SIGNAL \grad|Add5~6\ : std_logic;
SIGNAL \grad|Add5~1_sumout\ : std_logic;
SIGNAL \grad|Add5~5_sumout\ : std_logic;
SIGNAL \grad|Add5~9_sumout\ : std_logic;
SIGNAL \grad|Add5~13_sumout\ : std_logic;
SIGNAL \grad|Add5~17_sumout\ : std_logic;
SIGNAL \grad|Add5~21_sumout\ : std_logic;
SIGNAL \grad|Add5~25_sumout\ : std_logic;
SIGNAL \grad|Add5~29_sumout\ : std_logic;
SIGNAL \grad|Add1~333\ : std_logic;
SIGNAL \grad|Add1~332\ : std_logic;
SIGNAL \grad|Add7~42\ : std_logic;
SIGNAL \grad|Add7~38\ : std_logic;
SIGNAL \grad|Add7~34\ : std_logic;
SIGNAL \grad|Add7~30\ : std_logic;
SIGNAL \grad|Add7~26\ : std_logic;
SIGNAL \grad|Add7~22\ : std_logic;
SIGNAL \grad|Add7~18\ : std_logic;
SIGNAL \grad|Add7~14\ : std_logic;
SIGNAL \grad|Add7~10\ : std_logic;
SIGNAL \grad|Add7~6\ : std_logic;
SIGNAL \grad|Add7~1_sumout\ : std_logic;
SIGNAL \grad|Add7~5_sumout\ : std_logic;
SIGNAL \grad|Add7~9_sumout\ : std_logic;
SIGNAL \grad|Add7~13_sumout\ : std_logic;
SIGNAL \grad|Add7~17_sumout\ : std_logic;
SIGNAL \grad|Add7~21_sumout\ : std_logic;
SIGNAL \grad|Add7~25_sumout\ : std_logic;
SIGNAL \grad|Add7~29_sumout\ : std_logic;
SIGNAL \grad|Add7~33_sumout\ : std_logic;
SIGNAL \grad|Add7~37_sumout\ : std_logic;
SIGNAL \grad|Add7~41_sumout\ : std_logic;
SIGNAL \grad|Add1~331\ : std_logic;
SIGNAL \grad|Add1~330\ : std_logic;
SIGNAL \grad|Add9~54\ : std_logic;
SIGNAL \grad|Add9~50\ : std_logic;
SIGNAL \grad|Add9~46\ : std_logic;
SIGNAL \grad|Add9~42\ : std_logic;
SIGNAL \grad|Add9~38\ : std_logic;
SIGNAL \grad|Add9~34\ : std_logic;
SIGNAL \grad|Add9~30\ : std_logic;
SIGNAL \grad|Add9~26\ : std_logic;
SIGNAL \grad|Add9~22\ : std_logic;
SIGNAL \grad|Add9~18\ : std_logic;
SIGNAL \grad|Add9~14\ : std_logic;
SIGNAL \grad|Add9~10\ : std_logic;
SIGNAL \grad|Add9~6\ : std_logic;
SIGNAL \grad|Add9~1_sumout\ : std_logic;
SIGNAL \grad|Add9~9_sumout\ : std_logic;
SIGNAL \grad|Add9~13_sumout\ : std_logic;
SIGNAL \grad|Add9~17_sumout\ : std_logic;
SIGNAL \grad|Add9~21_sumout\ : std_logic;
SIGNAL \grad|Add9~25_sumout\ : std_logic;
SIGNAL \grad|Add9~29_sumout\ : std_logic;
SIGNAL \grad|Add9~33_sumout\ : std_logic;
SIGNAL \grad|Add9~37_sumout\ : std_logic;
SIGNAL \grad|Add9~41_sumout\ : std_logic;
SIGNAL \grad|Add9~45_sumout\ : std_logic;
SIGNAL \grad|Add9~49_sumout\ : std_logic;
SIGNAL \grad|Add9~53_sumout\ : std_logic;
SIGNAL \grad|Add1~329\ : std_logic;
SIGNAL \grad|Add1~328\ : std_logic;
SIGNAL \grad|Add11~66\ : std_logic;
SIGNAL \grad|Add11~62\ : std_logic;
SIGNAL \grad|Add11~58\ : std_logic;
SIGNAL \grad|Add11~54\ : std_logic;
SIGNAL \grad|Add11~50\ : std_logic;
SIGNAL \grad|Add11~46\ : std_logic;
SIGNAL \grad|Add11~42\ : std_logic;
SIGNAL \grad|Add11~38\ : std_logic;
SIGNAL \grad|Add11~34\ : std_logic;
SIGNAL \grad|Add11~30\ : std_logic;
SIGNAL \grad|Add11~26\ : std_logic;
SIGNAL \grad|Add11~18\ : std_logic;
SIGNAL \grad|Add11~22\ : std_logic;
SIGNAL \grad|Add11~13_sumout\ : std_logic;
SIGNAL \grad|Add11~21_sumout\ : std_logic;
SIGNAL \grad|Add11~17_sumout\ : std_logic;
SIGNAL \grad|Add11~25_sumout\ : std_logic;
SIGNAL \grad|Add11~29_sumout\ : std_logic;
SIGNAL \grad|Add11~33_sumout\ : std_logic;
SIGNAL \grad|Add11~37_sumout\ : std_logic;
SIGNAL \grad|Add11~41_sumout\ : std_logic;
SIGNAL \grad|Add11~45_sumout\ : std_logic;
SIGNAL \grad|Add11~49_sumout\ : std_logic;
SIGNAL \grad|Add11~53_sumout\ : std_logic;
SIGNAL \grad|Add11~57_sumout\ : std_logic;
SIGNAL \grad|Add11~61_sumout\ : std_logic;
SIGNAL \grad|Add11~65_sumout\ : std_logic;
SIGNAL \grad|Add9~5_sumout\ : std_logic;
SIGNAL \grad|Add11~14\ : std_logic;
SIGNAL \grad|Add11~10\ : std_logic;
SIGNAL \grad|Add11~6\ : std_logic;
SIGNAL \grad|Add11~1_sumout\ : std_logic;
SIGNAL \grad|Add1~327\ : std_logic;
SIGNAL \grad|Add1~326\ : std_logic;
SIGNAL \grad|Add14~70\ : std_logic;
SIGNAL \grad|Add14~66\ : std_logic;
SIGNAL \grad|Add14~62\ : std_logic;
SIGNAL \grad|Add14~58\ : std_logic;
SIGNAL \grad|Add14~54\ : std_logic;
SIGNAL \grad|Add14~50\ : std_logic;
SIGNAL \grad|Add14~46\ : std_logic;
SIGNAL \grad|Add14~42\ : std_logic;
SIGNAL \grad|Add14~38\ : std_logic;
SIGNAL \grad|Add14~34\ : std_logic;
SIGNAL \grad|Add14~30\ : std_logic;
SIGNAL \grad|Add14~26\ : std_logic;
SIGNAL \grad|Add14~22\ : std_logic;
SIGNAL \grad|Add14~14\ : std_logic;
SIGNAL \grad|Add14~18\ : std_logic;
SIGNAL \grad|Add14~9_sumout\ : std_logic;
SIGNAL \grad|Add13~70\ : std_logic;
SIGNAL \grad|Add13~66\ : std_logic;
SIGNAL \grad|Add13~62\ : std_logic;
SIGNAL \grad|Add13~58\ : std_logic;
SIGNAL \grad|Add13~54\ : std_logic;
SIGNAL \grad|Add13~50\ : std_logic;
SIGNAL \grad|Add13~46\ : std_logic;
SIGNAL \grad|Add13~42\ : std_logic;
SIGNAL \grad|Add13~38\ : std_logic;
SIGNAL \grad|Add13~34\ : std_logic;
SIGNAL \grad|Add13~30\ : std_logic;
SIGNAL \grad|Add13~26\ : std_logic;
SIGNAL \grad|Add13~22\ : std_logic;
SIGNAL \grad|Add13~14\ : std_logic;
SIGNAL \grad|Add13~18\ : std_logic;
SIGNAL \grad|Add13~9_sumout\ : std_logic;
SIGNAL \grad|Add13~17_sumout\ : std_logic;
SIGNAL \grad|Add14~17_sumout\ : std_logic;
SIGNAL \grad|Add13~13_sumout\ : std_logic;
SIGNAL \grad|Add14~13_sumout\ : std_logic;
SIGNAL \grad|Add13~21_sumout\ : std_logic;
SIGNAL \grad|Add14~21_sumout\ : std_logic;
SIGNAL \grad|Add13~25_sumout\ : std_logic;
SIGNAL \grad|Add14~25_sumout\ : std_logic;
SIGNAL \grad|Add14~29_sumout\ : std_logic;
SIGNAL \grad|Add13~29_sumout\ : std_logic;
SIGNAL \grad|Add13~33_sumout\ : std_logic;
SIGNAL \grad|Add14~33_sumout\ : std_logic;
SIGNAL \grad|Add14~37_sumout\ : std_logic;
SIGNAL \grad|Add13~37_sumout\ : std_logic;
SIGNAL \grad|Add13~41_sumout\ : std_logic;
SIGNAL \grad|Add14~41_sumout\ : std_logic;
SIGNAL \grad|Add13~45_sumout\ : std_logic;
SIGNAL \grad|Add14~45_sumout\ : std_logic;
SIGNAL \grad|Add13~49_sumout\ : std_logic;
SIGNAL \grad|Add14~49_sumout\ : std_logic;
SIGNAL \grad|Add13~53_sumout\ : std_logic;
SIGNAL \grad|Add14~53_sumout\ : std_logic;
SIGNAL \grad|Add13~57_sumout\ : std_logic;
SIGNAL \grad|Add14~57_sumout\ : std_logic;
SIGNAL \grad|Add13~61_sumout\ : std_logic;
SIGNAL \grad|Add14~61_sumout\ : std_logic;
SIGNAL \grad|Add13~65_sumout\ : std_logic;
SIGNAL \grad|Add14~65_sumout\ : std_logic;
SIGNAL \grad|Add13~69_sumout\ : std_logic;
SIGNAL \grad|Add11~5_sumout\ : std_logic;
SIGNAL \grad|Add11~9_sumout\ : std_logic;
SIGNAL \grad|Add13~10\ : std_logic;
SIGNAL \grad|Add13~6_cout\ : std_logic;
SIGNAL \grad|Add13~1_sumout\ : std_logic;
SIGNAL \grad|Add14~10\ : std_logic;
SIGNAL \grad|Add14~6_cout\ : std_logic;
SIGNAL \grad|Add14~1_sumout\ : std_logic;
SIGNAL \grad|Add14~69_sumout\ : std_logic;
SIGNAL \grad|Add1~325\ : std_logic;
SIGNAL \grad|Add1~324\ : std_logic;
SIGNAL \grad|Add16~70\ : std_logic;
SIGNAL \grad|Add16~66\ : std_logic;
SIGNAL \grad|Add16~62\ : std_logic;
SIGNAL \grad|Add16~58\ : std_logic;
SIGNAL \grad|Add16~54\ : std_logic;
SIGNAL \grad|Add16~50\ : std_logic;
SIGNAL \grad|Add16~46\ : std_logic;
SIGNAL \grad|Add16~42\ : std_logic;
SIGNAL \grad|Add16~38\ : std_logic;
SIGNAL \grad|Add16~34\ : std_logic;
SIGNAL \grad|Add16~30\ : std_logic;
SIGNAL \grad|Add16~26\ : std_logic;
SIGNAL \grad|Add16~22\ : std_logic;
SIGNAL \grad|Add16~18\ : std_logic;
SIGNAL \grad|Add16~14\ : std_logic;
SIGNAL \grad|Add16~6\ : std_logic;
SIGNAL \grad|Add16~10_cout\ : std_logic;
SIGNAL \grad|Add16~1_sumout\ : std_logic;
SIGNAL \grad|r~0_combout\ : std_logic;
SIGNAL \grad|Add15~70\ : std_logic;
SIGNAL \grad|Add15~66\ : std_logic;
SIGNAL \grad|Add15~62\ : std_logic;
SIGNAL \grad|Add15~58\ : std_logic;
SIGNAL \grad|Add15~54\ : std_logic;
SIGNAL \grad|Add15~50\ : std_logic;
SIGNAL \grad|Add15~46\ : std_logic;
SIGNAL \grad|Add15~42\ : std_logic;
SIGNAL \grad|Add15~38\ : std_logic;
SIGNAL \grad|Add15~34\ : std_logic;
SIGNAL \grad|Add15~30\ : std_logic;
SIGNAL \grad|Add15~26\ : std_logic;
SIGNAL \grad|Add15~22\ : std_logic;
SIGNAL \grad|Add15~18\ : std_logic;
SIGNAL \grad|Add15~14\ : std_logic;
SIGNAL \grad|Add15~6\ : std_logic;
SIGNAL \grad|Add15~10_cout\ : std_logic;
SIGNAL \grad|Add15~1_sumout\ : std_logic;
SIGNAL \grad|r~1_combout\ : std_logic;
SIGNAL \grad|Add15~5_sumout\ : std_logic;
SIGNAL \grad|Add16~5_sumout\ : std_logic;
SIGNAL \grad|Add15~13_sumout\ : std_logic;
SIGNAL \grad|Add16~13_sumout\ : std_logic;
SIGNAL \grad|Add15~17_sumout\ : std_logic;
SIGNAL \grad|Add16~17_sumout\ : std_logic;
SIGNAL \grad|Add16~21_sumout\ : std_logic;
SIGNAL \grad|Add15~21_sumout\ : std_logic;
SIGNAL \grad|Add16~25_sumout\ : std_logic;
SIGNAL \grad|Add15~25_sumout\ : std_logic;
SIGNAL \grad|Add15~29_sumout\ : std_logic;
SIGNAL \grad|Add16~29_sumout\ : std_logic;
SIGNAL \grad|Add15~33_sumout\ : std_logic;
SIGNAL \grad|Add16~33_sumout\ : std_logic;
SIGNAL \grad|Add15~37_sumout\ : std_logic;
SIGNAL \grad|Add16~37_sumout\ : std_logic;
SIGNAL \grad|Add15~41_sumout\ : std_logic;
SIGNAL \grad|Add16~41_sumout\ : std_logic;
SIGNAL \grad|Add15~45_sumout\ : std_logic;
SIGNAL \grad|Add16~45_sumout\ : std_logic;
SIGNAL \grad|Add15~49_sumout\ : std_logic;
SIGNAL \grad|Add16~49_sumout\ : std_logic;
SIGNAL \grad|Add15~53_sumout\ : std_logic;
SIGNAL \grad|Add16~53_sumout\ : std_logic;
SIGNAL \grad|Add15~57_sumout\ : std_logic;
SIGNAL \grad|Add16~57_sumout\ : std_logic;
SIGNAL \grad|Add15~61_sumout\ : std_logic;
SIGNAL \grad|Add16~61_sumout\ : std_logic;
SIGNAL \grad|Add15~65_sumout\ : std_logic;
SIGNAL \grad|Add16~65_sumout\ : std_logic;
SIGNAL \grad|Add15~69_sumout\ : std_logic;
SIGNAL \grad|Add16~69_sumout\ : std_logic;
SIGNAL \grad|Add1~323\ : std_logic;
SIGNAL \grad|Add1~mac_resulta\ : std_logic;
SIGNAL \grad|Add18~70_cout\ : std_logic;
SIGNAL \grad|Add18~66_cout\ : std_logic;
SIGNAL \grad|Add18~62_cout\ : std_logic;
SIGNAL \grad|Add18~58_cout\ : std_logic;
SIGNAL \grad|Add18~54_cout\ : std_logic;
SIGNAL \grad|Add18~50_cout\ : std_logic;
SIGNAL \grad|Add18~46_cout\ : std_logic;
SIGNAL \grad|Add18~42_cout\ : std_logic;
SIGNAL \grad|Add18~38_cout\ : std_logic;
SIGNAL \grad|Add18~34_cout\ : std_logic;
SIGNAL \grad|Add18~30_cout\ : std_logic;
SIGNAL \grad|Add18~26_cout\ : std_logic;
SIGNAL \grad|Add18~22_cout\ : std_logic;
SIGNAL \grad|Add18~18_cout\ : std_logic;
SIGNAL \grad|Add18~14_cout\ : std_logic;
SIGNAL \grad|Add18~10_cout\ : std_logic;
SIGNAL \grad|Add18~6_cout\ : std_logic;
SIGNAL \grad|Add18~1_sumout\ : std_logic;
SIGNAL \grad|Add17~70_cout\ : std_logic;
SIGNAL \grad|Add17~66_cout\ : std_logic;
SIGNAL \grad|Add17~62_cout\ : std_logic;
SIGNAL \grad|Add17~58_cout\ : std_logic;
SIGNAL \grad|Add17~54_cout\ : std_logic;
SIGNAL \grad|Add17~50_cout\ : std_logic;
SIGNAL \grad|Add17~46_cout\ : std_logic;
SIGNAL \grad|Add17~42_cout\ : std_logic;
SIGNAL \grad|Add17~38_cout\ : std_logic;
SIGNAL \grad|Add17~34_cout\ : std_logic;
SIGNAL \grad|Add17~30_cout\ : std_logic;
SIGNAL \grad|Add17~26_cout\ : std_logic;
SIGNAL \grad|Add17~22_cout\ : std_logic;
SIGNAL \grad|Add17~18_cout\ : std_logic;
SIGNAL \grad|Add17~14_cout\ : std_logic;
SIGNAL \grad|Add17~10_cout\ : std_logic;
SIGNAL \grad|Add17~6_cout\ : std_logic;
SIGNAL \grad|Add17~1_sumout\ : std_logic;
SIGNAL \grad|r~2_combout\ : std_logic;
SIGNAL \grad|G_out[0]~0_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[0]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_ready~1_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ : std_logic;
SIGNAL \grad|G_out[1]~1_combout\ : std_logic;
SIGNAL \grad|G_temp[2]~2_combout\ : std_logic;
SIGNAL \grad|G_out[2]~2_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[2]~feeder_combout\ : std_logic;
SIGNAL \grad|G_temp[3]~3_combout\ : std_logic;
SIGNAL \grad|G_out[3]~3_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[3]~feeder_combout\ : std_logic;
SIGNAL \grad|G_temp[4]~4_combout\ : std_logic;
SIGNAL \grad|G_out[4]~4_combout\ : std_logic;
SIGNAL \grad|G_temp[5]~5_combout\ : std_logic;
SIGNAL \grad|G_out[5]~5_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[5]~feeder_combout\ : std_logic;
SIGNAL \grad|G_temp[6]~6_combout\ : std_logic;
SIGNAL \grad|G_out[6]~6_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[6]~feeder_combout\ : std_logic;
SIGNAL \grad|Add4~1_combout\ : std_logic;
SIGNAL \grad|G_out[7]~7_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[8]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunking:count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \pix_accum|chunk_out[8]~0_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[10]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[11]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[14]~feeder_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \pix_accum|chunk_out[16]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[16]~1_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[17]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[21]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[23]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[24]~2_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[25]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[26]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[27]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[28]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[32]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[32]~3_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[33]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[34]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[35]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[39]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[40]~4_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[41]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[42]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[43]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[44]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[48]~5_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[49]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[53]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[56]~feeder_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[56]~6_combout\ : std_logic;
SIGNAL \pix_accum|chunk_out[57]~feeder_combout\ : std_logic;
SIGNAL \grad|cnt~4_combout\ : std_logic;
SIGNAL \grad|cnt[1]~3_combout\ : std_logic;
SIGNAL \grad|cnt[2]~2_combout\ : std_logic;
SIGNAL \grad|cnt[2]~DUPLICATE_q\ : std_logic;
SIGNAL \grad|cnt[3]~1_combout\ : std_logic;
SIGNAL \grad|cnt[4]~0_combout\ : std_logic;
SIGNAL \grad|Equal0~0_combout\ : std_logic;
SIGNAL \grad|image_done~q\ : std_logic;
SIGNAL \dist|done~0_combout\ : std_logic;
SIGNAL \dist|done~q\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \grad|cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \pix_accum|chunk_out\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \grad|G_temp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dist|cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \sobel_x|px_count|pixel_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \sobel_y|conv|temp_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \sobel_x|conv|temp_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \gaussian|px_count|pixel_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \sobel_y|px_count|pixel_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \gaussian|conv|temp_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dist|byte_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \grad|ALT_INV_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \pix_accum|ALT_INV_chunk_ready~q\ : std_logic;
SIGNAL \dist|ALT_INV_done~q\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~69_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~69_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~65_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~65_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~69_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~69_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~61_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~61_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~65_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~65_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~65_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~57_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~57_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~61_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~61_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~61_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add9~53_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~53_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~53_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~57_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~57_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~57_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add9~49_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add5~45_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~49_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~49_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~53_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~53_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~53_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add9~45_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add12~85_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add5~41_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add7~41_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~45_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~45_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~49_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~49_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~49_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add9~41_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add12~77_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add5~37_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~41_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~41_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~45_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~45_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~45_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add9~37_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add12~69_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add5~33_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~37_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~37_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~41_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~41_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~41_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add9~33_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add12~65_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add5~29_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add12~61_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add12~57_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add12~53_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add12~49_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add12~45_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add12~41_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add12~33_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add5~29_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~33_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~33_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~37_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~37_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~37_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add9~29_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~29_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~29_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~33_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~33_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~33_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add9~25_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~25_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~25_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~29_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~29_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~29_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add9~21_sumout\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|ALT_INV_temp_array[0][7]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|ALT_INV_temp_array[0][6]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|ALT_INV_temp_array[0][5]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|ALT_INV_temp_array[0][4]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|ALT_INV_temp_array[0][3]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|ALT_INV_temp_array[0][2]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|ALT_INV_temp_array[0][1]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|ALT_INV_temp_array[0][0]~q\ : std_logic;
SIGNAL \grad|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~21_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~21_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~25_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~25_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~25_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add9~17_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add6~33_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add24~33_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add6~29_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add24~29_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add24~25_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add24~21_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add24~17_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add24~13_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add24~9_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add24~5_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add24~1_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add14~33_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add17~33_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add26~33_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add14~29_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add17~29_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add26~29_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add14~25_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add17~25_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add26~25_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add14~21_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add17~21_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add26~21_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add14~17_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add17~17_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add26~17_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add14~13_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add17~13_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add26~13_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add14~9_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add17~9_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add26~9_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add26~5_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add14~5_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add17~5_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add26~1_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add14~1_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add17~1_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add9~13_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~21_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~17_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~17_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~21_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~21_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~17_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add8~109_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add7~45_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add8~105_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add7~41_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add8~101_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add8~97_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add8~93_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add8~89_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add8~85_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add8~81_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add8~77_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add8~73_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add8~69_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add8~65_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add8~61_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add8~57_sumout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add12~89_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add15~45_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add12~85_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add15~41_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add12~81_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add15~37_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add12~77_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add15~33_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add12~73_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add15~29_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add12~69_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add15~25_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add12~65_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add15~21_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add15~17_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add15~13_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add12~61_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add15~9_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add12~57_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add15~5_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add12~53_sumout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_Add15~1_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add9~9_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~17_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~17_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~13_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~9_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~13_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~13_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~13_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~13_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add9~5_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~9_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~9_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~5_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~5_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~5_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add9~1_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add18~1_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add16~1_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add15~1_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add14~1_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add13~1_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add11~1_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add17~1_sumout\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~339\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~338\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~337\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~336\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~335\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~334\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~333\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~332\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~331\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~330\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~329\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~328\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~327\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~326\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~325\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~324\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~323\ : std_logic;
SIGNAL \grad|ALT_INV_Add1~mac_resulta\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[2][0]~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[1][0]~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[1][0]~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[1][3]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_y|px_count_out|ALT_INV_counter:count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[2][7]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[2][3]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[2][2]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_y|px_count|ALT_INV_pixel_count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_y|px_count|ALT_INV_pixel_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_y|FSM|ALT_INV_state.load_pixels~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|px_count_out|ALT_INV_counter:count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|px_count_out|ALT_INV_counter:count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|px_count_out|ALT_INV_counter:count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|px_count|ALT_INV_pixel_count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_temp_result[13]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_x|px_count_out|ALT_INV_counter:count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_x|px_count_out|ALT_INV_counter:count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_x|px_count|ALT_INV_pixel_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|px_count_out|ALT_INV_count_done~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|FSM|ALT_INV_state.idle~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|FSM|ALT_INV_state.final_pixels~DUPLICATE_q\ : std_logic;
SIGNAL \gaussian|FSM|ALT_INV_state.convolutions_abort~DUPLICATE_q\ : std_logic;
SIGNAL \pix_accum|ALT_INV_chunking:count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \pix_accum|ALT_INV_chunking:count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sobel_x|FSM|ALT_INV_state.convolutions_abort~DUPLICATE_q\ : std_logic;
SIGNAL \grad|ALT_INV_cnt[2]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_reset~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_image_chunk[48]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[56]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[32]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[40]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[49]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[57]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[33]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[41]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[50]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[58]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[34]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[42]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[51]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[59]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[35]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[43]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[55]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[63]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[39]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[47]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[54]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[62]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[38]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[46]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[53]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[61]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[37]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[45]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[52]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[60]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[36]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[44]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_image_chunk[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_ack~input_o\ : std_logic;
SIGNAL \ALT_INV_enable~input_o\ : std_logic;
SIGNAL \ALT_INV_reset~input_o\ : std_logic;
SIGNAL \ALT_INV_fifo_read_data~input_o\ : std_logic;
SIGNAL \dist|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \dist|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][0]~q\ : std_logic;
SIGNAL \dist|ALT_INV_byte_out\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \dist|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \dist|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[1][0]~q\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][1]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[1][0]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[0][0]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[2][0]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[0][0]~q\ : std_logic;
SIGNAL \dist|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \dist|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[2][0]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[2][1]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[2][0]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[0][0]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[2][1]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[1][1]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[0][1]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[1][0]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[0][1]~q\ : std_logic;
SIGNAL \dist|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \dist|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][3]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][6]~q\ : std_logic;
SIGNAL \dist|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \dist|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][7]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][5]~q\ : std_logic;
SIGNAL \dist|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \dist|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \dist|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \dist|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[2][2]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[1][1]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[2][1]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[0][1]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[2][2]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][3]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[0][2]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[1][1]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[0][2]~q\ : std_logic;
SIGNAL \dist|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \dist|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \gaussian|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][4]~q\ : std_logic;
SIGNAL \gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[1][6]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[2][3]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[1][1]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[1][2]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[2][2]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[0][2]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[2][3]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[0][3]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[1][2]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[0][3]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[1][7]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[1][6]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[1][7]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[2][7]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[0][7]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[1][7]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[2][7]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[1][5]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[1][6]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[2][6]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[0][6]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[2][7]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[0][7]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[0][7]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[1][6]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[2][6]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[1][4]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[1][5]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[2][5]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[0][5]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[2][6]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[0][6]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[0][6]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[1][5]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[2][5]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[1][3]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[1][4]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[2][4]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[0][4]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[2][5]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[0][5]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[0][5]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[1][4]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[2][4]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[1][2]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[2][3]~q\ : std_logic;
SIGNAL \gaussian|buff|middle_register|ALT_INV_temp_array[0][3]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[2][4]~q\ : std_logic;
SIGNAL \gaussian|buff|bot_register|ALT_INV_temp_array[0][4]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[0][4]~q\ : std_logic;
SIGNAL \gaussian|buff|top_register|ALT_INV_temp_array[1][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][0]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[0][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[0][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[0][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[0][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[0][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[0][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[0][0]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[1][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[0][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|bot_register|ALT_INV_temp_array[1][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|bot_register|ALT_INV_temp_array[1][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|bot_register|ALT_INV_temp_array[1][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|bot_register|ALT_INV_temp_array[1][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|bot_register|ALT_INV_temp_array[1][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|bot_register|ALT_INV_temp_array[1][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|bot_register|ALT_INV_temp_array[1][0]~q\ : std_logic;
SIGNAL \sobel_y|ALT_INV_data_ready_s~0_combout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_conv_done~q\ : std_logic;
SIGNAL \sobel_y|px_count_out|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \sobel_y|px_count_out|ALT_INV_counter:count[0]~q\ : std_logic;
SIGNAL \sobel_y|px_count_out|ALT_INV_counter:count[1]~q\ : std_logic;
SIGNAL \sobel_y|px_count_out|ALT_INV_counter:count[2]~q\ : std_logic;
SIGNAL \sobel_y|px_count_out|ALT_INV_counter:count[3]~q\ : std_logic;
SIGNAL \sobel_y|px_count_out|ALT_INV_counter:count[4]~q\ : std_logic;
SIGNAL \sobel_x|buff|bot_register|ALT_INV_temp_array[1][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[1][0]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[2][6]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|ALT_INV_temp_array[2][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[2][5]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|ALT_INV_temp_array[2][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[2][4]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|ALT_INV_temp_array[2][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[2][3]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|ALT_INV_temp_array[2][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[2][2]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|ALT_INV_temp_array[2][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[2][1]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|ALT_INV_temp_array[2][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[2][0]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|ALT_INV_temp_array[2][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|middle_register|ALT_INV_temp_array[2][7]~q\ : std_logic;
SIGNAL \sobel_y|buff|bot_register|ALT_INV_temp_array[2][0]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[2][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[0][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[1][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[2][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[0][6]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[1][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[2][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[0][5]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[1][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[2][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[0][4]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[1][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[2][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[0][3]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[1][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[2][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[0][2]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[1][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[2][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[0][1]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[1][0]~q\ : std_logic;
SIGNAL \sobel_y|FSM|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \sobel_y|px_count_out|ALT_INV_count_done~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[1][7]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[2][0]~q\ : std_logic;
SIGNAL \sobel_x|buff|top_register|ALT_INV_temp_array[0][0]~q\ : std_logic;
SIGNAL \sobel_y|FSM|ALT_INV_Selector0~1_combout\ : std_logic;
SIGNAL \sobel_y|FSM|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \sobel_y|px_count|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \sobel_y|FSM|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \sobel_y|FSM|ALT_INV_state.init_pixels~q\ : std_logic;
SIGNAL \sobel_y|FSM|ALT_INV_cnt_en~0_combout\ : std_logic;
SIGNAL \sobel_y|FSM|ALT_INV_state.image_finished~q\ : std_logic;
SIGNAL \sobel_y|FSM|ALT_INV_state.final_pixels~q\ : std_logic;
SIGNAL \sobel_y|px_count|ALT_INV_pixel_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \sobel_y|FSM|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \sobel_y|FSM|ALT_INV_state.idle~q\ : std_logic;
SIGNAL \sobel_y|px_count|ALT_INV_first_pixels_done~q\ : std_logic;
SIGNAL \sobel_y|px_count|ALT_INV_last_pixels~q\ : std_logic;
SIGNAL \sobel_y|FSM|ALT_INV_state.load_pixels~q\ : std_logic;
SIGNAL \sobel_y|px_count|ALT_INV_conv_ready~q\ : std_logic;
SIGNAL \gaussian|px_count_out|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \gaussian|px_count_out|ALT_INV_counter:count[0]~q\ : std_logic;
SIGNAL \gaussian|px_count_out|ALT_INV_counter:count[1]~q\ : std_logic;
SIGNAL \gaussian|px_count_out|ALT_INV_counter:count[2]~q\ : std_logic;
SIGNAL \gaussian|px_count_out|ALT_INV_counter:count[3]~q\ : std_logic;
SIGNAL \gaussian|px_count_out|ALT_INV_counter:count[4]~q\ : std_logic;
SIGNAL \gaussian|FSM|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \gaussian|px_count|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \gaussian|FSM|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \gaussian|FSM|ALT_INV_cnt_en~0_combout\ : std_logic;
SIGNAL \gaussian|FSM|ALT_INV_state.image_finished~q\ : std_logic;
SIGNAL \gaussian|px_count|ALT_INV_pixel_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \sobel_x|conv|ALT_INV_temp_result\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \sobel_x|ALT_INV_pixel_out[0]~0_combout\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_temp_result\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \sobel_y|ALT_INV_pixel_out[0]~0_combout\ : std_logic;
SIGNAL \sobel_y|FSM|ALT_INV_state.convolutions_abort~q\ : std_logic;
SIGNAL \sobel_y|FSM|ALT_INV_state.convolutions~q\ : std_logic;
SIGNAL \sobel_y|conv|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \dist|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \sobel_x|px_count_out|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \sobel_x|px_count_out|ALT_INV_counter:count[0]~q\ : std_logic;
SIGNAL \sobel_x|px_count_out|ALT_INV_counter:count[1]~q\ : std_logic;
SIGNAL \sobel_x|px_count_out|ALT_INV_counter:count[2]~q\ : std_logic;
SIGNAL \sobel_x|px_count_out|ALT_INV_counter:count[3]~q\ : std_logic;
SIGNAL \sobel_x|px_count_out|ALT_INV_counter:count[4]~q\ : std_logic;
SIGNAL \sobel_x|FSM|ALT_INV_Selector0~1_combout\ : std_logic;
SIGNAL \sobel_x|FSM|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \sobel_x|px_count|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \sobel_x|FSM|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \sobel_x|FSM|ALT_INV_cnt_en~0_combout\ : std_logic;
SIGNAL \sobel_x|FSM|ALT_INV_state.image_finished~q\ : std_logic;
SIGNAL \sobel_x|px_count|ALT_INV_pixel_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \gaussian|FSM|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \gaussian|px_count_out|ALT_INV_count_done~q\ : std_logic;
SIGNAL \gaussian|FSM|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \gaussian|FSM|ALT_INV_state.idle~q\ : std_logic;
SIGNAL \gaussian|px_count|ALT_INV_first_pixels_done~q\ : std_logic;
SIGNAL \gaussian|px_count|ALT_INV_last_pixels~q\ : std_logic;
SIGNAL \gaussian|FSM|ALT_INV_state.load_pixels~q\ : std_logic;
SIGNAL \gaussian|px_count|ALT_INV_conv_ready~q\ : std_logic;
SIGNAL \dist|ALT_INV_control_shift~q\ : std_logic;
SIGNAL \grad|ALT_INV_Add4~0_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~10_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~9_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~8_combout\ : std_logic;
SIGNAL \grad|ALT_INV_r~1_combout\ : std_logic;
SIGNAL \grad|ALT_INV_r~0_combout\ : std_logic;
SIGNAL \dist|ALT_INV_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sobel_x|FSM|ALT_INV_Selector4~1_combout\ : std_logic;
SIGNAL \sobel_x|FSM|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \sobel_x|px_count_out|ALT_INV_count_done~q\ : std_logic;
SIGNAL \sobel_x|FSM|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \sobel_x|FSM|ALT_INV_state.idle~q\ : std_logic;
SIGNAL \sobel_x|px_count|ALT_INV_first_pixels_done~q\ : std_logic;
SIGNAL \sobel_x|px_count|ALT_INV_last_pixels~q\ : std_logic;
SIGNAL \sobel_x|FSM|ALT_INV_state.load_pixels~q\ : std_logic;
SIGNAL \sobel_x|px_count|ALT_INV_conv_ready~q\ : std_logic;
SIGNAL \gaussian|ALT_INV_data_ready_s~0_combout\ : std_logic;
SIGNAL \gaussian|FSM|ALT_INV_state.final_pixels~q\ : std_logic;
SIGNAL \gaussian|FSM|ALT_INV_state.init_pixels~q\ : std_logic;
SIGNAL \gaussian|conv|ALT_INV_conv_done~q\ : std_logic;
SIGNAL \gaussian|FSM|ALT_INV_state.convolutions_abort~q\ : std_logic;
SIGNAL \gaussian|FSM|ALT_INV_state.convolutions~q\ : std_logic;
SIGNAL \grad|ALT_INV_G_out[7]~7_combout\ : std_logic;
SIGNAL \grad|ALT_INV_G_temp\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \grad|ALT_INV_G_out[6]~6_combout\ : std_logic;
SIGNAL \grad|ALT_INV_G_out[5]~5_combout\ : std_logic;
SIGNAL \grad|ALT_INV_G_out[4]~4_combout\ : std_logic;
SIGNAL \grad|ALT_INV_G_out[3]~3_combout\ : std_logic;
SIGNAL \grad|ALT_INV_G_out[2]~2_combout\ : std_logic;
SIGNAL \grad|ALT_INV_G_out[1]~1_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \grad|ALT_INV_G_out[0]~0_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~1_combout\ : std_logic;
SIGNAL \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\ : std_logic;
SIGNAL \pix_accum|ALT_INV_chunking:count[1]~q\ : std_logic;
SIGNAL \pix_accum|ALT_INV_chunking:count[2]~q\ : std_logic;
SIGNAL \pix_accum|ALT_INV_chunking:chunk_ready_history~q\ : std_logic;
SIGNAL \pix_accum|ALT_INV_chunking:count[0]~q\ : std_logic;
SIGNAL \grad|ALT_INV_pixel_ready~q\ : std_logic;
SIGNAL \sobel_x|ALT_INV_data_ready_s~0_combout\ : std_logic;
SIGNAL \sobel_x|FSM|ALT_INV_state.final_pixels~q\ : std_logic;
SIGNAL \sobel_x|FSM|ALT_INV_state.init_pixels~q\ : std_logic;
SIGNAL \sobel_x|conv|ALT_INV_conv_done~q\ : std_logic;
SIGNAL \sobel_x|FSM|ALT_INV_state.convolutions_abort~q\ : std_logic;
SIGNAL \sobel_x|FSM|ALT_INV_state.convolutions~q\ : std_logic;
SIGNAL \grad|ALT_INV_Equal0~0_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_enable <= enable;
ww_reset <= reset;
ww_ack <= ack;
ww_fifo_read_data <= fifo_read_data;
fifo_out_data <= ww_fifo_out_data;
ww_image_chunk <= image_chunk;
image_complete <= ww_image_complete;
ready_for_chunk <= ww_ready_for_chunk;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(1) & \pix_accum|chunk_out\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(3) & \pix_accum|chunk_out\(2));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(5) & \pix_accum|chunk_out\(4));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(7) & \pix_accum|chunk_out\(6));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(9) & \pix_accum|chunk_out\(8));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(11) & \pix_accum|chunk_out\(10));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(13) & \pix_accum|chunk_out\(12));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(15) & \pix_accum|chunk_out\(14));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(17) & \pix_accum|chunk_out\(16));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(19) & \pix_accum|chunk_out\(18));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(21) & \pix_accum|chunk_out\(20));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(23) & \pix_accum|chunk_out\(22));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(25) & \pix_accum|chunk_out\(24));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(27) & \pix_accum|chunk_out\(26));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(29) & \pix_accum|chunk_out\(28));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(31) & \pix_accum|chunk_out\(30));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(33) & \pix_accum|chunk_out\(32));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(35) & \pix_accum|chunk_out\(34));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(37) & \pix_accum|chunk_out\(36));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(39) & \pix_accum|chunk_out\(38));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(41) & \pix_accum|chunk_out\(40));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(40) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(41) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(43) & \pix_accum|chunk_out\(42));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(42) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(43) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(45) & \pix_accum|chunk_out\(44));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(44) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(45) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a46_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(47) & \pix_accum|chunk_out\(46));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a46_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a46_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(46) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a46_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(47) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a46_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a48_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(49) & \pix_accum|chunk_out\(48));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a48_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a48_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(48) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a48_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(49) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a48_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a50_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(51) & \pix_accum|chunk_out\(50));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a50_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a50_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(50) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a50_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(51) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a50_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a52_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(53) & \pix_accum|chunk_out\(52));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a52_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a52_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(52) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a52_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(53) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a52_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a54_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(55) & \pix_accum|chunk_out\(54));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a54_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a54_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(54) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a54_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(55) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a54_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a56_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(57) & \pix_accum|chunk_out\(56));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a56_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a56_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(56) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a56_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(57) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a56_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a58_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(59) & \pix_accum|chunk_out\(58));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a58_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a58_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(58) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a58_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(59) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a58_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a60_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(61) & \pix_accum|chunk_out\(60));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a60_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a60_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(60) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a60_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(61) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a60_PORTBDATAOUT_bus\(1);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a62_PORTADATAIN_bus\ <= (\pix_accum|chunk_out\(63) & \pix_accum|chunk_out\(62));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a62_PORTAADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\ & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a62_PORTBADDR_bus\ <= (\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(62) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a62_PORTBDATAOUT_bus\(0);
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(63) <= \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a62_PORTBDATAOUT_bus\(1);

\grad|Add1~mac_AX_bus\ <= (\sobel_y|pixel_out[7]~8_combout\ & \sobel_y|pixel_out[6]~7_combout\ & \sobel_y|pixel_out[5]~6_combout\ & \sobel_y|pixel_out[4]~5_combout\ & \sobel_y|pixel_out[3]~4_combout\ & \sobel_y|pixel_out[2]~3_combout\ & 
\sobel_y|pixel_out[1]~2_combout\ & \sobel_y|pixel_out[0]~1_combout\);

\grad|Add1~mac_AY_bus\ <= (\sobel_y|pixel_out[7]~8_combout\ & \sobel_y|pixel_out[6]~7_combout\ & \sobel_y|pixel_out[5]~6_combout\ & \sobel_y|pixel_out[4]~5_combout\ & \sobel_y|pixel_out[3]~4_combout\ & \sobel_y|pixel_out[2]~3_combout\ & 
\sobel_y|pixel_out[1]~2_combout\ & \sobel_y|pixel_out[0]~1_combout\);

\grad|Add1~mac_BX_bus\ <= (\sobel_x|pixel_out[7]~8_combout\ & \sobel_x|pixel_out[6]~7_combout\ & \sobel_x|pixel_out[5]~6_combout\ & \sobel_x|pixel_out[4]~5_combout\ & \sobel_x|pixel_out[3]~4_combout\ & \sobel_x|pixel_out[2]~3_combout\ & 
\sobel_x|pixel_out[1]~2_combout\ & \sobel_x|pixel_out[0]~1_combout\);

\grad|Add1~mac_BY_bus\ <= (\sobel_x|pixel_out[7]~8_combout\ & \sobel_x|pixel_out[6]~7_combout\ & \sobel_x|pixel_out[5]~6_combout\ & \sobel_x|pixel_out[4]~5_combout\ & \sobel_x|pixel_out[3]~4_combout\ & \sobel_x|pixel_out[2]~3_combout\ & 
\sobel_x|pixel_out[1]~2_combout\ & \sobel_x|pixel_out[0]~1_combout\);

\grad|Add1~mac_resulta\ <= \grad|Add1~mac_RESULTA_bus\(0);
\grad|Add1~323\ <= \grad|Add1~mac_RESULTA_bus\(1);
\grad|Add1~324\ <= \grad|Add1~mac_RESULTA_bus\(2);
\grad|Add1~325\ <= \grad|Add1~mac_RESULTA_bus\(3);
\grad|Add1~326\ <= \grad|Add1~mac_RESULTA_bus\(4);
\grad|Add1~327\ <= \grad|Add1~mac_RESULTA_bus\(5);
\grad|Add1~328\ <= \grad|Add1~mac_RESULTA_bus\(6);
\grad|Add1~329\ <= \grad|Add1~mac_RESULTA_bus\(7);
\grad|Add1~330\ <= \grad|Add1~mac_RESULTA_bus\(8);
\grad|Add1~331\ <= \grad|Add1~mac_RESULTA_bus\(9);
\grad|Add1~332\ <= \grad|Add1~mac_RESULTA_bus\(10);
\grad|Add1~333\ <= \grad|Add1~mac_RESULTA_bus\(11);
\grad|Add1~334\ <= \grad|Add1~mac_RESULTA_bus\(12);
\grad|Add1~335\ <= \grad|Add1~mac_RESULTA_bus\(13);
\grad|Add1~336\ <= \grad|Add1~mac_RESULTA_bus\(14);
\grad|Add1~337\ <= \grad|Add1~mac_RESULTA_bus\(15);
\grad|Add1~338\ <= \grad|Add1~mac_RESULTA_bus\(16);
\grad|Add1~339\ <= \grad|Add1~mac_RESULTA_bus\(17);
\grad|Add1~8\ <= \grad|Add1~mac_RESULTA_bus\(18);
\grad|Add1~9\ <= \grad|Add1~mac_RESULTA_bus\(19);
\grad|Add1~10\ <= \grad|Add1~mac_RESULTA_bus\(20);
\grad|Add1~11\ <= \grad|Add1~mac_RESULTA_bus\(21);
\grad|Add1~12\ <= \grad|Add1~mac_RESULTA_bus\(22);
\grad|Add1~13\ <= \grad|Add1~mac_RESULTA_bus\(23);
\grad|Add1~14\ <= \grad|Add1~mac_RESULTA_bus\(24);
\grad|Add1~15\ <= \grad|Add1~mac_RESULTA_bus\(25);
\grad|Add1~16\ <= \grad|Add1~mac_RESULTA_bus\(26);
\grad|Add1~17\ <= \grad|Add1~mac_RESULTA_bus\(27);
\grad|Add1~18\ <= \grad|Add1~mac_RESULTA_bus\(28);
\grad|Add1~19\ <= \grad|Add1~mac_RESULTA_bus\(29);
\grad|Add1~20\ <= \grad|Add1~mac_RESULTA_bus\(30);
\grad|Add1~21\ <= \grad|Add1~mac_RESULTA_bus\(31);
\grad|Add1~22\ <= \grad|Add1~mac_RESULTA_bus\(32);
\grad|Add1~23\ <= \grad|Add1~mac_RESULTA_bus\(33);
\grad|Add1~24\ <= \grad|Add1~mac_RESULTA_bus\(34);
\grad|Add1~25\ <= \grad|Add1~mac_RESULTA_bus\(35);
\grad|Add1~26\ <= \grad|Add1~mac_RESULTA_bus\(36);
\grad|Add1~27\ <= \grad|Add1~mac_RESULTA_bus\(37);
\grad|Add1~28\ <= \grad|Add1~mac_RESULTA_bus\(38);
\grad|Add1~29\ <= \grad|Add1~mac_RESULTA_bus\(39);
\grad|Add1~30\ <= \grad|Add1~mac_RESULTA_bus\(40);
\grad|Add1~31\ <= \grad|Add1~mac_RESULTA_bus\(41);
\grad|Add1~32\ <= \grad|Add1~mac_RESULTA_bus\(42);
\grad|Add1~33\ <= \grad|Add1~mac_RESULTA_bus\(43);
\grad|Add1~34\ <= \grad|Add1~mac_RESULTA_bus\(44);
\grad|Add1~35\ <= \grad|Add1~mac_RESULTA_bus\(45);
\grad|Add1~36\ <= \grad|Add1~mac_RESULTA_bus\(46);
\grad|Add1~37\ <= \grad|Add1~mac_RESULTA_bus\(47);
\grad|Add1~38\ <= \grad|Add1~mac_RESULTA_bus\(48);
\grad|Add1~39\ <= \grad|Add1~mac_RESULTA_bus\(49);
\grad|Add1~40\ <= \grad|Add1~mac_RESULTA_bus\(50);
\grad|Add1~41\ <= \grad|Add1~mac_RESULTA_bus\(51);
\grad|Add1~42\ <= \grad|Add1~mac_RESULTA_bus\(52);
\grad|Add1~43\ <= \grad|Add1~mac_RESULTA_bus\(53);
\grad|Add1~44\ <= \grad|Add1~mac_RESULTA_bus\(54);
\grad|Add1~45\ <= \grad|Add1~mac_RESULTA_bus\(55);
\grad|Add1~46\ <= \grad|Add1~mac_RESULTA_bus\(56);
\grad|Add1~47\ <= \grad|Add1~mac_RESULTA_bus\(57);
\grad|Add1~48\ <= \grad|Add1~mac_RESULTA_bus\(58);
\grad|Add1~49\ <= \grad|Add1~mac_RESULTA_bus\(59);
\grad|Add1~50\ <= \grad|Add1~mac_RESULTA_bus\(60);
\grad|Add1~51\ <= \grad|Add1~mac_RESULTA_bus\(61);
\grad|Add1~52\ <= \grad|Add1~mac_RESULTA_bus\(62);
\grad|Add1~53\ <= \grad|Add1~mac_RESULTA_bus\(63);
\grad|ALT_INV_cnt\(3) <= NOT \grad|cnt\(3);
\grad|ALT_INV_cnt\(4) <= NOT \grad|cnt\(4);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(11) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(11);
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(10) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(10) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(10);
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(9) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(9) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(9);
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(8) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(8) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(8);
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(7) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(11) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11);
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(10) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10);
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(9) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9);
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(8) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8);
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7);
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\ <= NOT \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\;
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\;
\pix_accum|ALT_INV_chunk_ready~q\ <= NOT \pix_accum|chunk_ready~q\;
\dist|ALT_INV_done~q\ <= NOT \dist|done~q\;
\grad|ALT_INV_Add16~69_sumout\ <= NOT \grad|Add16~69_sumout\;
\grad|ALT_INV_Add15~69_sumout\ <= NOT \grad|Add15~69_sumout\;
\grad|ALT_INV_Add16~65_sumout\ <= NOT \grad|Add16~65_sumout\;
\grad|ALT_INV_Add15~65_sumout\ <= NOT \grad|Add15~65_sumout\;
\grad|ALT_INV_Add14~69_sumout\ <= NOT \grad|Add14~69_sumout\;
\grad|ALT_INV_Add13~69_sumout\ <= NOT \grad|Add13~69_sumout\;
\grad|ALT_INV_Add16~61_sumout\ <= NOT \grad|Add16~61_sumout\;
\grad|ALT_INV_Add15~61_sumout\ <= NOT \grad|Add15~61_sumout\;
\grad|ALT_INV_Add14~65_sumout\ <= NOT \grad|Add14~65_sumout\;
\grad|ALT_INV_Add13~65_sumout\ <= NOT \grad|Add13~65_sumout\;
\grad|ALT_INV_Add11~65_sumout\ <= NOT \grad|Add11~65_sumout\;
\grad|ALT_INV_Add16~57_sumout\ <= NOT \grad|Add16~57_sumout\;
\grad|ALT_INV_Add15~57_sumout\ <= NOT \grad|Add15~57_sumout\;
\grad|ALT_INV_Add14~61_sumout\ <= NOT \grad|Add14~61_sumout\;
\grad|ALT_INV_Add13~61_sumout\ <= NOT \grad|Add13~61_sumout\;
\grad|ALT_INV_Add11~61_sumout\ <= NOT \grad|Add11~61_sumout\;
\grad|ALT_INV_Add9~53_sumout\ <= NOT \grad|Add9~53_sumout\;
\grad|ALT_INV_Add16~53_sumout\ <= NOT \grad|Add16~53_sumout\;
\grad|ALT_INV_Add15~53_sumout\ <= NOT \grad|Add15~53_sumout\;
\grad|ALT_INV_Add14~57_sumout\ <= NOT \grad|Add14~57_sumout\;
\grad|ALT_INV_Add13~57_sumout\ <= NOT \grad|Add13~57_sumout\;
\grad|ALT_INV_Add11~57_sumout\ <= NOT \grad|Add11~57_sumout\;
\grad|ALT_INV_Add9~49_sumout\ <= NOT \grad|Add9~49_sumout\;
\gaussian|conv|ALT_INV_Add5~45_sumout\ <= NOT \gaussian|conv|Add5~45_sumout\;
\grad|ALT_INV_Add16~49_sumout\ <= NOT \grad|Add16~49_sumout\;
\grad|ALT_INV_Add15~49_sumout\ <= NOT \grad|Add15~49_sumout\;
\grad|ALT_INV_Add14~53_sumout\ <= NOT \grad|Add14~53_sumout\;
\grad|ALT_INV_Add13~53_sumout\ <= NOT \grad|Add13~53_sumout\;
\grad|ALT_INV_Add11~53_sumout\ <= NOT \grad|Add11~53_sumout\;
\grad|ALT_INV_Add9~45_sumout\ <= NOT \grad|Add9~45_sumout\;
\gaussian|conv|ALT_INV_Add12~85_sumout\ <= NOT \gaussian|conv|Add12~85_sumout\;
\gaussian|conv|ALT_INV_Add0~41_sumout\ <= NOT \gaussian|conv|Add0~41_sumout\;
\gaussian|conv|ALT_INV_Add5~41_sumout\ <= NOT \gaussian|conv|Add5~41_sumout\;
\grad|ALT_INV_Add7~41_sumout\ <= NOT \grad|Add7~41_sumout\;
\grad|ALT_INV_Add16~45_sumout\ <= NOT \grad|Add16~45_sumout\;
\grad|ALT_INV_Add15~45_sumout\ <= NOT \grad|Add15~45_sumout\;
\grad|ALT_INV_Add14~49_sumout\ <= NOT \grad|Add14~49_sumout\;
\grad|ALT_INV_Add13~49_sumout\ <= NOT \grad|Add13~49_sumout\;
\grad|ALT_INV_Add11~49_sumout\ <= NOT \grad|Add11~49_sumout\;
\grad|ALT_INV_Add9~41_sumout\ <= NOT \grad|Add9~41_sumout\;
\gaussian|conv|ALT_INV_Add12~77_sumout\ <= NOT \gaussian|conv|Add12~77_sumout\;
\gaussian|conv|ALT_INV_Add0~37_sumout\ <= NOT \gaussian|conv|Add0~37_sumout\;
\gaussian|conv|ALT_INV_Add5~37_sumout\ <= NOT \gaussian|conv|Add5~37_sumout\;
\grad|ALT_INV_Add7~37_sumout\ <= NOT \grad|Add7~37_sumout\;
\grad|ALT_INV_Add16~41_sumout\ <= NOT \grad|Add16~41_sumout\;
\grad|ALT_INV_Add15~41_sumout\ <= NOT \grad|Add15~41_sumout\;
\grad|ALT_INV_Add14~45_sumout\ <= NOT \grad|Add14~45_sumout\;
\grad|ALT_INV_Add13~45_sumout\ <= NOT \grad|Add13~45_sumout\;
\grad|ALT_INV_Add11~45_sumout\ <= NOT \grad|Add11~45_sumout\;
\grad|ALT_INV_Add9~37_sumout\ <= NOT \grad|Add9~37_sumout\;
\gaussian|conv|ALT_INV_Add12~69_sumout\ <= NOT \gaussian|conv|Add12~69_sumout\;
\gaussian|conv|ALT_INV_Add0~33_sumout\ <= NOT \gaussian|conv|Add0~33_sumout\;
\gaussian|conv|ALT_INV_Add5~33_sumout\ <= NOT \gaussian|conv|Add5~33_sumout\;
\grad|ALT_INV_Add7~33_sumout\ <= NOT \grad|Add7~33_sumout\;
\grad|ALT_INV_Add16~37_sumout\ <= NOT \grad|Add16~37_sumout\;
\grad|ALT_INV_Add15~37_sumout\ <= NOT \grad|Add15~37_sumout\;
\grad|ALT_INV_Add14~41_sumout\ <= NOT \grad|Add14~41_sumout\;
\grad|ALT_INV_Add13~41_sumout\ <= NOT \grad|Add13~41_sumout\;
\grad|ALT_INV_Add11~41_sumout\ <= NOT \grad|Add11~41_sumout\;
\grad|ALT_INV_Add9~33_sumout\ <= NOT \grad|Add9~33_sumout\;
\gaussian|conv|ALT_INV_Add12~65_sumout\ <= NOT \gaussian|conv|Add12~65_sumout\;
\gaussian|conv|ALT_INV_Add0~29_sumout\ <= NOT \gaussian|conv|Add0~29_sumout\;
\gaussian|conv|ALT_INV_Add5~29_sumout\ <= NOT \gaussian|conv|Add5~29_sumout\;
\gaussian|conv|ALT_INV_Add12~61_sumout\ <= NOT \gaussian|conv|Add12~61_sumout\;
\gaussian|conv|ALT_INV_Add0~25_sumout\ <= NOT \gaussian|conv|Add0~25_sumout\;
\gaussian|conv|ALT_INV_Add5~25_sumout\ <= NOT \gaussian|conv|Add5~25_sumout\;
\gaussian|conv|ALT_INV_Add12~57_sumout\ <= NOT \gaussian|conv|Add12~57_sumout\;
\gaussian|conv|ALT_INV_Add0~21_sumout\ <= NOT \gaussian|conv|Add0~21_sumout\;
\gaussian|conv|ALT_INV_Add5~21_sumout\ <= NOT \gaussian|conv|Add5~21_sumout\;
\gaussian|conv|ALT_INV_Add12~53_sumout\ <= NOT \gaussian|conv|Add12~53_sumout\;
\gaussian|conv|ALT_INV_Add0~17_sumout\ <= NOT \gaussian|conv|Add0~17_sumout\;
\gaussian|conv|ALT_INV_Add5~17_sumout\ <= NOT \gaussian|conv|Add5~17_sumout\;
\gaussian|conv|ALT_INV_Add12~49_sumout\ <= NOT \gaussian|conv|Add12~49_sumout\;
\gaussian|conv|ALT_INV_Add0~13_sumout\ <= NOT \gaussian|conv|Add0~13_sumout\;
\gaussian|conv|ALT_INV_Add5~13_sumout\ <= NOT \gaussian|conv|Add5~13_sumout\;
\gaussian|conv|ALT_INV_Add12~45_sumout\ <= NOT \gaussian|conv|Add12~45_sumout\;
\gaussian|conv|ALT_INV_Add0~9_sumout\ <= NOT \gaussian|conv|Add0~9_sumout\;
\gaussian|conv|ALT_INV_Add5~9_sumout\ <= NOT \gaussian|conv|Add5~9_sumout\;
\gaussian|conv|ALT_INV_Add12~41_sumout\ <= NOT \gaussian|conv|Add12~41_sumout\;
\gaussian|conv|ALT_INV_Add0~5_sumout\ <= NOT \gaussian|conv|Add0~5_sumout\;
\gaussian|conv|ALT_INV_Add5~5_sumout\ <= NOT \gaussian|conv|Add5~5_sumout\;
\gaussian|conv|ALT_INV_Add12~33_sumout\ <= NOT \gaussian|conv|Add12~33_sumout\;
\gaussian|conv|ALT_INV_Add0~1_sumout\ <= NOT \gaussian|conv|Add0~1_sumout\;
\gaussian|conv|ALT_INV_Add5~1_sumout\ <= NOT \gaussian|conv|Add5~1_sumout\;
\grad|ALT_INV_Add5~29_sumout\ <= NOT \grad|Add5~29_sumout\;
\grad|ALT_INV_Add7~29_sumout\ <= NOT \grad|Add7~29_sumout\;
\grad|ALT_INV_Add16~33_sumout\ <= NOT \grad|Add16~33_sumout\;
\grad|ALT_INV_Add15~33_sumout\ <= NOT \grad|Add15~33_sumout\;
\grad|ALT_INV_Add14~37_sumout\ <= NOT \grad|Add14~37_sumout\;
\grad|ALT_INV_Add13~37_sumout\ <= NOT \grad|Add13~37_sumout\;
\grad|ALT_INV_Add11~37_sumout\ <= NOT \grad|Add11~37_sumout\;
\grad|ALT_INV_Add9~29_sumout\ <= NOT \grad|Add9~29_sumout\;
\grad|ALT_INV_Add5~25_sumout\ <= NOT \grad|Add5~25_sumout\;
\grad|ALT_INV_Add7~25_sumout\ <= NOT \grad|Add7~25_sumout\;
\grad|ALT_INV_Add16~29_sumout\ <= NOT \grad|Add16~29_sumout\;
\grad|ALT_INV_Add15~29_sumout\ <= NOT \grad|Add15~29_sumout\;
\grad|ALT_INV_Add14~33_sumout\ <= NOT \grad|Add14~33_sumout\;
\grad|ALT_INV_Add13~33_sumout\ <= NOT \grad|Add13~33_sumout\;
\grad|ALT_INV_Add11~33_sumout\ <= NOT \grad|Add11~33_sumout\;
\grad|ALT_INV_Add9~25_sumout\ <= NOT \grad|Add9~25_sumout\;
\grad|ALT_INV_Add5~21_sumout\ <= NOT \grad|Add5~21_sumout\;
\grad|ALT_INV_Add7~21_sumout\ <= NOT \grad|Add7~21_sumout\;
\grad|ALT_INV_Add16~25_sumout\ <= NOT \grad|Add16~25_sumout\;
\grad|ALT_INV_Add15~25_sumout\ <= NOT \grad|Add15~25_sumout\;
\grad|ALT_INV_Add14~29_sumout\ <= NOT \grad|Add14~29_sumout\;
\grad|ALT_INV_Add13~29_sumout\ <= NOT \grad|Add13~29_sumout\;
\grad|ALT_INV_Add11~29_sumout\ <= NOT \grad|Add11~29_sumout\;
\grad|ALT_INV_Add9~21_sumout\ <= NOT \grad|Add9~21_sumout\;
\sobel_y|buff|bot_register|ALT_INV_temp_array[0][7]~q\ <= NOT \sobel_y|buff|bot_register|temp_array[0][7]~q\;
\sobel_y|buff|bot_register|ALT_INV_temp_array[0][6]~q\ <= NOT \sobel_y|buff|bot_register|temp_array[0][6]~q\;
\sobel_y|buff|bot_register|ALT_INV_temp_array[0][5]~q\ <= NOT \sobel_y|buff|bot_register|temp_array[0][5]~q\;
\sobel_y|buff|bot_register|ALT_INV_temp_array[0][4]~q\ <= NOT \sobel_y|buff|bot_register|temp_array[0][4]~q\;
\sobel_y|buff|bot_register|ALT_INV_temp_array[0][3]~q\ <= NOT \sobel_y|buff|bot_register|temp_array[0][3]~q\;
\sobel_y|buff|bot_register|ALT_INV_temp_array[0][2]~q\ <= NOT \sobel_y|buff|bot_register|temp_array[0][2]~q\;
\sobel_y|buff|bot_register|ALT_INV_temp_array[0][1]~q\ <= NOT \sobel_y|buff|bot_register|temp_array[0][1]~q\;
\sobel_y|buff|bot_register|ALT_INV_temp_array[0][0]~q\ <= NOT \sobel_y|buff|bot_register|temp_array[0][0]~q\;
\grad|ALT_INV_Add5~17_sumout\ <= NOT \grad|Add5~17_sumout\;
\grad|ALT_INV_Add7~17_sumout\ <= NOT \grad|Add7~17_sumout\;
\grad|ALT_INV_Add16~21_sumout\ <= NOT \grad|Add16~21_sumout\;
\grad|ALT_INV_Add15~21_sumout\ <= NOT \grad|Add15~21_sumout\;
\grad|ALT_INV_Add14~25_sumout\ <= NOT \grad|Add14~25_sumout\;
\grad|ALT_INV_Add13~25_sumout\ <= NOT \grad|Add13~25_sumout\;
\grad|ALT_INV_Add11~25_sumout\ <= NOT \grad|Add11~25_sumout\;
\grad|ALT_INV_Add9~17_sumout\ <= NOT \grad|Add9~17_sumout\;
\sobel_x|conv|ALT_INV_Add6~33_sumout\ <= NOT \sobel_x|conv|Add6~33_sumout\;
\sobel_x|conv|ALT_INV_Add24~33_sumout\ <= NOT \sobel_x|conv|Add24~33_sumout\;
\sobel_x|conv|ALT_INV_Add6~29_sumout\ <= NOT \sobel_x|conv|Add6~29_sumout\;
\sobel_x|conv|ALT_INV_Add24~29_sumout\ <= NOT \sobel_x|conv|Add24~29_sumout\;
\sobel_x|conv|ALT_INV_Add6~25_sumout\ <= NOT \sobel_x|conv|Add6~25_sumout\;
\sobel_x|conv|ALT_INV_Add24~25_sumout\ <= NOT \sobel_x|conv|Add24~25_sumout\;
\sobel_x|conv|ALT_INV_Add6~21_sumout\ <= NOT \sobel_x|conv|Add6~21_sumout\;
\sobel_x|conv|ALT_INV_Add24~21_sumout\ <= NOT \sobel_x|conv|Add24~21_sumout\;
\sobel_x|conv|ALT_INV_Add6~17_sumout\ <= NOT \sobel_x|conv|Add6~17_sumout\;
\sobel_x|conv|ALT_INV_Add24~17_sumout\ <= NOT \sobel_x|conv|Add24~17_sumout\;
\sobel_x|conv|ALT_INV_Add6~13_sumout\ <= NOT \sobel_x|conv|Add6~13_sumout\;
\sobel_x|conv|ALT_INV_Add24~13_sumout\ <= NOT \sobel_x|conv|Add24~13_sumout\;
\sobel_x|conv|ALT_INV_Add6~9_sumout\ <= NOT \sobel_x|conv|Add6~9_sumout\;
\sobel_x|conv|ALT_INV_Add24~9_sumout\ <= NOT \sobel_x|conv|Add24~9_sumout\;
\sobel_x|conv|ALT_INV_Add24~5_sumout\ <= NOT \sobel_x|conv|Add24~5_sumout\;
\sobel_x|conv|ALT_INV_Add6~5_sumout\ <= NOT \sobel_x|conv|Add6~5_sumout\;
\sobel_x|conv|ALT_INV_Add24~1_sumout\ <= NOT \sobel_x|conv|Add24~1_sumout\;
\sobel_x|conv|ALT_INV_Add6~1_sumout\ <= NOT \sobel_x|conv|Add6~1_sumout\;
\sobel_y|conv|ALT_INV_Add14~33_sumout\ <= NOT \sobel_y|conv|Add14~33_sumout\;
\sobel_y|conv|ALT_INV_Add17~33_sumout\ <= NOT \sobel_y|conv|Add17~33_sumout\;
\sobel_y|conv|ALT_INV_Add26~33_sumout\ <= NOT \sobel_y|conv|Add26~33_sumout\;
\sobel_y|conv|ALT_INV_Add14~29_sumout\ <= NOT \sobel_y|conv|Add14~29_sumout\;
\sobel_y|conv|ALT_INV_Add17~29_sumout\ <= NOT \sobel_y|conv|Add17~29_sumout\;
\sobel_y|conv|ALT_INV_Add26~29_sumout\ <= NOT \sobel_y|conv|Add26~29_sumout\;
\sobel_y|conv|ALT_INV_Add14~25_sumout\ <= NOT \sobel_y|conv|Add14~25_sumout\;
\sobel_y|conv|ALT_INV_Add17~25_sumout\ <= NOT \sobel_y|conv|Add17~25_sumout\;
\sobel_y|conv|ALT_INV_Add26~25_sumout\ <= NOT \sobel_y|conv|Add26~25_sumout\;
\sobel_y|conv|ALT_INV_Add14~21_sumout\ <= NOT \sobel_y|conv|Add14~21_sumout\;
\sobel_y|conv|ALT_INV_Add17~21_sumout\ <= NOT \sobel_y|conv|Add17~21_sumout\;
\sobel_y|conv|ALT_INV_Add26~21_sumout\ <= NOT \sobel_y|conv|Add26~21_sumout\;
\sobel_y|conv|ALT_INV_Add14~17_sumout\ <= NOT \sobel_y|conv|Add14~17_sumout\;
\sobel_y|conv|ALT_INV_Add17~17_sumout\ <= NOT \sobel_y|conv|Add17~17_sumout\;
\sobel_y|conv|ALT_INV_Add26~17_sumout\ <= NOT \sobel_y|conv|Add26~17_sumout\;
\sobel_y|conv|ALT_INV_Add14~13_sumout\ <= NOT \sobel_y|conv|Add14~13_sumout\;
\sobel_y|conv|ALT_INV_Add17~13_sumout\ <= NOT \sobel_y|conv|Add17~13_sumout\;
\sobel_y|conv|ALT_INV_Add26~13_sumout\ <= NOT \sobel_y|conv|Add26~13_sumout\;
\sobel_y|conv|ALT_INV_Add14~9_sumout\ <= NOT \sobel_y|conv|Add14~9_sumout\;
\sobel_y|conv|ALT_INV_Add17~9_sumout\ <= NOT \sobel_y|conv|Add17~9_sumout\;
\sobel_y|conv|ALT_INV_Add26~9_sumout\ <= NOT \sobel_y|conv|Add26~9_sumout\;
\sobel_y|conv|ALT_INV_Add26~5_sumout\ <= NOT \sobel_y|conv|Add26~5_sumout\;
\sobel_y|conv|ALT_INV_Add14~5_sumout\ <= NOT \sobel_y|conv|Add14~5_sumout\;
\sobel_y|conv|ALT_INV_Add17~5_sumout\ <= NOT \sobel_y|conv|Add17~5_sumout\;
\sobel_y|conv|ALT_INV_Add26~1_sumout\ <= NOT \sobel_y|conv|Add26~1_sumout\;
\sobel_y|conv|ALT_INV_Add14~1_sumout\ <= NOT \sobel_y|conv|Add14~1_sumout\;
\sobel_y|conv|ALT_INV_Add17~1_sumout\ <= NOT \sobel_y|conv|Add17~1_sumout\;
\grad|ALT_INV_Add5~13_sumout\ <= NOT \grad|Add5~13_sumout\;
\grad|ALT_INV_Add7~13_sumout\ <= NOT \grad|Add7~13_sumout\;
\grad|ALT_INV_Add9~13_sumout\ <= NOT \grad|Add9~13_sumout\;
\grad|ALT_INV_Add11~21_sumout\ <= NOT \grad|Add11~21_sumout\;
\grad|ALT_INV_Add16~17_sumout\ <= NOT \grad|Add16~17_sumout\;
\grad|ALT_INV_Add15~17_sumout\ <= NOT \grad|Add15~17_sumout\;
\grad|ALT_INV_Add14~21_sumout\ <= NOT \grad|Add14~21_sumout\;
\grad|ALT_INV_Add13~21_sumout\ <= NOT \grad|Add13~21_sumout\;
\grad|ALT_INV_Add11~17_sumout\ <= NOT \grad|Add11~17_sumout\;
\sobel_x|conv|ALT_INV_Add8~109_sumout\ <= NOT \sobel_x|conv|Add8~109_sumout\;
\sobel_x|conv|ALT_INV_Add7~45_sumout\ <= NOT \sobel_x|conv|Add7~45_sumout\;
\sobel_x|conv|ALT_INV_Add8~105_sumout\ <= NOT \sobel_x|conv|Add8~105_sumout\;
\sobel_x|conv|ALT_INV_Add7~41_sumout\ <= NOT \sobel_x|conv|Add7~41_sumout\;
\sobel_x|conv|ALT_INV_Add8~101_sumout\ <= NOT \sobel_x|conv|Add8~101_sumout\;
\sobel_x|conv|ALT_INV_Add7~37_sumout\ <= NOT \sobel_x|conv|Add7~37_sumout\;
\sobel_x|conv|ALT_INV_Add8~97_sumout\ <= NOT \sobel_x|conv|Add8~97_sumout\;
\sobel_x|conv|ALT_INV_Add7~33_sumout\ <= NOT \sobel_x|conv|Add7~33_sumout\;
\sobel_x|conv|ALT_INV_Add8~93_sumout\ <= NOT \sobel_x|conv|Add8~93_sumout\;
\sobel_x|conv|ALT_INV_Add7~29_sumout\ <= NOT \sobel_x|conv|Add7~29_sumout\;
\sobel_x|conv|ALT_INV_Add8~89_sumout\ <= NOT \sobel_x|conv|Add8~89_sumout\;
\sobel_x|conv|ALT_INV_Add7~25_sumout\ <= NOT \sobel_x|conv|Add7~25_sumout\;
\sobel_x|conv|ALT_INV_Add8~85_sumout\ <= NOT \sobel_x|conv|Add8~85_sumout\;
\sobel_x|conv|ALT_INV_Add7~21_sumout\ <= NOT \sobel_x|conv|Add7~21_sumout\;
\sobel_x|conv|ALT_INV_Add8~81_sumout\ <= NOT \sobel_x|conv|Add8~81_sumout\;
\sobel_x|conv|ALT_INV_Add8~77_sumout\ <= NOT \sobel_x|conv|Add8~77_sumout\;
\sobel_x|conv|ALT_INV_Add8~73_sumout\ <= NOT \sobel_x|conv|Add8~73_sumout\;
\sobel_x|conv|ALT_INV_Add7~17_sumout\ <= NOT \sobel_x|conv|Add7~17_sumout\;
\sobel_x|conv|ALT_INV_Add8~69_sumout\ <= NOT \sobel_x|conv|Add8~69_sumout\;
\sobel_x|conv|ALT_INV_Add7~13_sumout\ <= NOT \sobel_x|conv|Add7~13_sumout\;
\sobel_x|conv|ALT_INV_Add8~65_sumout\ <= NOT \sobel_x|conv|Add8~65_sumout\;
\sobel_x|conv|ALT_INV_Add7~9_sumout\ <= NOT \sobel_x|conv|Add7~9_sumout\;
\sobel_x|conv|ALT_INV_Add8~61_sumout\ <= NOT \sobel_x|conv|Add8~61_sumout\;
\sobel_x|conv|ALT_INV_Add7~5_sumout\ <= NOT \sobel_x|conv|Add7~5_sumout\;
\sobel_x|conv|ALT_INV_Add8~57_sumout\ <= NOT \sobel_x|conv|Add8~57_sumout\;
\sobel_x|conv|ALT_INV_Add7~1_sumout\ <= NOT \sobel_x|conv|Add7~1_sumout\;
\sobel_y|conv|ALT_INV_Add12~89_sumout\ <= NOT \sobel_y|conv|Add12~89_sumout\;
\sobel_y|conv|ALT_INV_Add15~45_sumout\ <= NOT \sobel_y|conv|Add15~45_sumout\;
\sobel_y|conv|ALT_INV_Add12~85_sumout\ <= NOT \sobel_y|conv|Add12~85_sumout\;
\sobel_y|conv|ALT_INV_Add15~41_sumout\ <= NOT \sobel_y|conv|Add15~41_sumout\;
\sobel_y|conv|ALT_INV_Add12~81_sumout\ <= NOT \sobel_y|conv|Add12~81_sumout\;
\sobel_y|conv|ALT_INV_Add15~37_sumout\ <= NOT \sobel_y|conv|Add15~37_sumout\;
\sobel_y|conv|ALT_INV_Add12~77_sumout\ <= NOT \sobel_y|conv|Add12~77_sumout\;
\sobel_y|conv|ALT_INV_Add15~33_sumout\ <= NOT \sobel_y|conv|Add15~33_sumout\;
\sobel_y|conv|ALT_INV_Add12~73_sumout\ <= NOT \sobel_y|conv|Add12~73_sumout\;
\sobel_y|conv|ALT_INV_Add15~29_sumout\ <= NOT \sobel_y|conv|Add15~29_sumout\;
\sobel_y|conv|ALT_INV_Add12~69_sumout\ <= NOT \sobel_y|conv|Add12~69_sumout\;
\sobel_y|conv|ALT_INV_Add15~25_sumout\ <= NOT \sobel_y|conv|Add15~25_sumout\;
\sobel_y|conv|ALT_INV_Add12~65_sumout\ <= NOT \sobel_y|conv|Add12~65_sumout\;
\sobel_y|conv|ALT_INV_Add15~21_sumout\ <= NOT \sobel_y|conv|Add15~21_sumout\;
\sobel_y|conv|ALT_INV_Add15~17_sumout\ <= NOT \sobel_y|conv|Add15~17_sumout\;
\sobel_y|conv|ALT_INV_Add15~13_sumout\ <= NOT \sobel_y|conv|Add15~13_sumout\;
\sobel_y|conv|ALT_INV_Add12~61_sumout\ <= NOT \sobel_y|conv|Add12~61_sumout\;
\sobel_y|conv|ALT_INV_Add15~9_sumout\ <= NOT \sobel_y|conv|Add15~9_sumout\;
\sobel_y|conv|ALT_INV_Add12~57_sumout\ <= NOT \sobel_y|conv|Add12~57_sumout\;
\sobel_y|conv|ALT_INV_Add15~5_sumout\ <= NOT \sobel_y|conv|Add15~5_sumout\;
\sobel_y|conv|ALT_INV_Add12~53_sumout\ <= NOT \sobel_y|conv|Add12~53_sumout\;
\sobel_y|conv|ALT_INV_Add15~1_sumout\ <= NOT \sobel_y|conv|Add15~1_sumout\;
\grad|ALT_INV_Add5~9_sumout\ <= NOT \grad|Add5~9_sumout\;
\grad|ALT_INV_Add7~9_sumout\ <= NOT \grad|Add7~9_sumout\;
\grad|ALT_INV_Add9~9_sumout\ <= NOT \grad|Add9~9_sumout\;
\grad|ALT_INV_Add14~17_sumout\ <= NOT \grad|Add14~17_sumout\;
\grad|ALT_INV_Add13~17_sumout\ <= NOT \grad|Add13~17_sumout\;
\grad|ALT_INV_Add11~13_sumout\ <= NOT \grad|Add11~13_sumout\;
\grad|ALT_INV_Add11~9_sumout\ <= NOT \grad|Add11~9_sumout\;
\grad|ALT_INV_Add16~13_sumout\ <= NOT \grad|Add16~13_sumout\;
\grad|ALT_INV_Add15~13_sumout\ <= NOT \grad|Add15~13_sumout\;
\grad|ALT_INV_Add14~13_sumout\ <= NOT \grad|Add14~13_sumout\;
\grad|ALT_INV_Add13~13_sumout\ <= NOT \grad|Add13~13_sumout\;
\grad|ALT_INV_Add5~5_sumout\ <= NOT \grad|Add5~5_sumout\;
\grad|ALT_INV_Add7~5_sumout\ <= NOT \grad|Add7~5_sumout\;
\grad|ALT_INV_Add9~5_sumout\ <= NOT \grad|Add9~5_sumout\;
\grad|ALT_INV_Add14~9_sumout\ <= NOT \grad|Add14~9_sumout\;
\grad|ALT_INV_Add13~9_sumout\ <= NOT \grad|Add13~9_sumout\;
\grad|ALT_INV_Add11~5_sumout\ <= NOT \grad|Add11~5_sumout\;
\grad|ALT_INV_Add16~5_sumout\ <= NOT \grad|Add16~5_sumout\;
\grad|ALT_INV_Add15~5_sumout\ <= NOT \grad|Add15~5_sumout\;
\grad|ALT_INV_Add5~1_sumout\ <= NOT \grad|Add5~1_sumout\;
\grad|ALT_INV_Add7~1_sumout\ <= NOT \grad|Add7~1_sumout\;
\grad|ALT_INV_Add9~1_sumout\ <= NOT \grad|Add9~1_sumout\;
\grad|ALT_INV_Add18~1_sumout\ <= NOT \grad|Add18~1_sumout\;
\grad|ALT_INV_Add16~1_sumout\ <= NOT \grad|Add16~1_sumout\;
\grad|ALT_INV_Add15~1_sumout\ <= NOT \grad|Add15~1_sumout\;
\grad|ALT_INV_Add14~1_sumout\ <= NOT \grad|Add14~1_sumout\;
\grad|ALT_INV_Add13~1_sumout\ <= NOT \grad|Add13~1_sumout\;
\grad|ALT_INV_Add11~1_sumout\ <= NOT \grad|Add11~1_sumout\;
\grad|ALT_INV_Add17~1_sumout\ <= NOT \grad|Add17~1_sumout\;
\grad|ALT_INV_Add1~339\ <= NOT \grad|Add1~339\;
\grad|ALT_INV_Add1~338\ <= NOT \grad|Add1~338\;
\grad|ALT_INV_Add1~337\ <= NOT \grad|Add1~337\;
\grad|ALT_INV_Add1~336\ <= NOT \grad|Add1~336\;
\grad|ALT_INV_Add1~335\ <= NOT \grad|Add1~335\;
\grad|ALT_INV_Add1~334\ <= NOT \grad|Add1~334\;
\grad|ALT_INV_Add1~333\ <= NOT \grad|Add1~333\;
\grad|ALT_INV_Add1~332\ <= NOT \grad|Add1~332\;
\grad|ALT_INV_Add1~331\ <= NOT \grad|Add1~331\;
\grad|ALT_INV_Add1~330\ <= NOT \grad|Add1~330\;
\grad|ALT_INV_Add1~329\ <= NOT \grad|Add1~329\;
\grad|ALT_INV_Add1~328\ <= NOT \grad|Add1~328\;
\grad|ALT_INV_Add1~327\ <= NOT \grad|Add1~327\;
\grad|ALT_INV_Add1~326\ <= NOT \grad|Add1~326\;
\grad|ALT_INV_Add1~325\ <= NOT \grad|Add1~325\;
\grad|ALT_INV_Add1~324\ <= NOT \grad|Add1~324\;
\grad|ALT_INV_Add1~323\ <= NOT \grad|Add1~323\;
\grad|ALT_INV_Add1~mac_resulta\ <= NOT \grad|Add1~mac_resulta\;
\gaussian|buff|bot_register|ALT_INV_temp_array[2][0]~DUPLICATE_q\ <= NOT \gaussian|buff|bot_register|temp_array[2][0]~DUPLICATE_q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[1][0]~DUPLICATE_q\ <= NOT \gaussian|buff|bot_register|temp_array[1][0]~DUPLICATE_q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[1][0]~DUPLICATE_q\ <= NOT \gaussian|buff|middle_register|temp_array[1][0]~DUPLICATE_q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[1][3]~DUPLICATE_q\ <= NOT \gaussian|buff|bot_register|temp_array[1][3]~DUPLICATE_q\;
\sobel_y|px_count_out|ALT_INV_counter:count[3]~DUPLICATE_q\ <= NOT \sobel_y|px_count_out|counter:count[3]~DUPLICATE_q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[2][7]~DUPLICATE_q\ <= NOT \sobel_x|buff|top_register|temp_array[2][7]~DUPLICATE_q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[2][3]~DUPLICATE_q\ <= NOT \sobel_x|buff|top_register|temp_array[2][3]~DUPLICATE_q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[2][2]~DUPLICATE_q\ <= NOT \sobel_x|buff|top_register|temp_array[2][2]~DUPLICATE_q\;
\sobel_y|px_count|ALT_INV_pixel_count[0]~DUPLICATE_q\ <= NOT \sobel_y|px_count|pixel_count[0]~DUPLICATE_q\;
\sobel_y|px_count|ALT_INV_pixel_count[4]~DUPLICATE_q\ <= NOT \sobel_y|px_count|pixel_count[4]~DUPLICATE_q\;
\sobel_y|FSM|ALT_INV_state.load_pixels~DUPLICATE_q\ <= NOT \sobel_y|FSM|state.load_pixels~DUPLICATE_q\;
\gaussian|px_count_out|ALT_INV_counter:count[0]~DUPLICATE_q\ <= NOT \gaussian|px_count_out|counter:count[0]~DUPLICATE_q\;
\gaussian|px_count_out|ALT_INV_counter:count[2]~DUPLICATE_q\ <= NOT \gaussian|px_count_out|counter:count[2]~DUPLICATE_q\;
\gaussian|px_count_out|ALT_INV_counter:count[3]~DUPLICATE_q\ <= NOT \gaussian|px_count_out|counter:count[3]~DUPLICATE_q\;
\gaussian|px_count|ALT_INV_pixel_count[2]~DUPLICATE_q\ <= NOT \gaussian|px_count|pixel_count[2]~DUPLICATE_q\;
\sobel_y|conv|ALT_INV_temp_result[13]~DUPLICATE_q\ <= NOT \sobel_y|conv|temp_result[13]~DUPLICATE_q\;
\sobel_x|px_count_out|ALT_INV_counter:count[0]~DUPLICATE_q\ <= NOT \sobel_x|px_count_out|counter:count[0]~DUPLICATE_q\;
\sobel_x|px_count_out|ALT_INV_counter:count[1]~DUPLICATE_q\ <= NOT \sobel_x|px_count_out|counter:count[1]~DUPLICATE_q\;
\sobel_x|px_count|ALT_INV_pixel_count[1]~DUPLICATE_q\ <= NOT \sobel_x|px_count|pixel_count[1]~DUPLICATE_q\;
\gaussian|px_count_out|ALT_INV_count_done~DUPLICATE_q\ <= NOT \gaussian|px_count_out|count_done~DUPLICATE_q\;
\gaussian|FSM|ALT_INV_state.idle~DUPLICATE_q\ <= NOT \gaussian|FSM|state.idle~DUPLICATE_q\;
\gaussian|FSM|ALT_INV_state.final_pixels~DUPLICATE_q\ <= NOT \gaussian|FSM|state.final_pixels~DUPLICATE_q\;
\gaussian|FSM|ALT_INV_state.convolutions_abort~DUPLICATE_q\ <= NOT \gaussian|FSM|state.convolutions_abort~DUPLICATE_q\;
\pix_accum|ALT_INV_chunking:count[2]~DUPLICATE_q\ <= NOT \pix_accum|chunking:count[2]~DUPLICATE_q\;
\pix_accum|ALT_INV_chunking:count[0]~DUPLICATE_q\ <= NOT \pix_accum|chunking:count[0]~DUPLICATE_q\;
\sobel_x|FSM|ALT_INV_state.convolutions_abort~DUPLICATE_q\ <= NOT \sobel_x|FSM|state.convolutions_abort~DUPLICATE_q\;
\grad|ALT_INV_cnt[2]~DUPLICATE_q\ <= NOT \grad|cnt[2]~DUPLICATE_q\;
\ALT_INV_reset~inputCLKENA0_outclk\ <= NOT \reset~inputCLKENA0_outclk\;
\ALT_INV_image_chunk[48]~input_o\ <= NOT \image_chunk[48]~input_o\;
\ALT_INV_image_chunk[56]~input_o\ <= NOT \image_chunk[56]~input_o\;
\ALT_INV_image_chunk[32]~input_o\ <= NOT \image_chunk[32]~input_o\;
\ALT_INV_image_chunk[40]~input_o\ <= NOT \image_chunk[40]~input_o\;
\ALT_INV_image_chunk[0]~input_o\ <= NOT \image_chunk[0]~input_o\;
\ALT_INV_image_chunk[8]~input_o\ <= NOT \image_chunk[8]~input_o\;
\ALT_INV_image_chunk[16]~input_o\ <= NOT \image_chunk[16]~input_o\;
\ALT_INV_image_chunk[24]~input_o\ <= NOT \image_chunk[24]~input_o\;
\ALT_INV_image_chunk[49]~input_o\ <= NOT \image_chunk[49]~input_o\;
\ALT_INV_image_chunk[57]~input_o\ <= NOT \image_chunk[57]~input_o\;
\ALT_INV_image_chunk[33]~input_o\ <= NOT \image_chunk[33]~input_o\;
\ALT_INV_image_chunk[41]~input_o\ <= NOT \image_chunk[41]~input_o\;
\ALT_INV_image_chunk[1]~input_o\ <= NOT \image_chunk[1]~input_o\;
\ALT_INV_image_chunk[9]~input_o\ <= NOT \image_chunk[9]~input_o\;
\ALT_INV_image_chunk[17]~input_o\ <= NOT \image_chunk[17]~input_o\;
\ALT_INV_image_chunk[25]~input_o\ <= NOT \image_chunk[25]~input_o\;
\ALT_INV_image_chunk[50]~input_o\ <= NOT \image_chunk[50]~input_o\;
\ALT_INV_image_chunk[58]~input_o\ <= NOT \image_chunk[58]~input_o\;
\ALT_INV_image_chunk[34]~input_o\ <= NOT \image_chunk[34]~input_o\;
\ALT_INV_image_chunk[42]~input_o\ <= NOT \image_chunk[42]~input_o\;
\ALT_INV_image_chunk[2]~input_o\ <= NOT \image_chunk[2]~input_o\;
\ALT_INV_image_chunk[10]~input_o\ <= NOT \image_chunk[10]~input_o\;
\ALT_INV_image_chunk[18]~input_o\ <= NOT \image_chunk[18]~input_o\;
\ALT_INV_image_chunk[26]~input_o\ <= NOT \image_chunk[26]~input_o\;
\ALT_INV_image_chunk[51]~input_o\ <= NOT \image_chunk[51]~input_o\;
\ALT_INV_image_chunk[59]~input_o\ <= NOT \image_chunk[59]~input_o\;
\ALT_INV_image_chunk[35]~input_o\ <= NOT \image_chunk[35]~input_o\;
\ALT_INV_image_chunk[43]~input_o\ <= NOT \image_chunk[43]~input_o\;
\ALT_INV_image_chunk[3]~input_o\ <= NOT \image_chunk[3]~input_o\;
\ALT_INV_image_chunk[11]~input_o\ <= NOT \image_chunk[11]~input_o\;
\ALT_INV_image_chunk[19]~input_o\ <= NOT \image_chunk[19]~input_o\;
\ALT_INV_image_chunk[27]~input_o\ <= NOT \image_chunk[27]~input_o\;
\ALT_INV_image_chunk[55]~input_o\ <= NOT \image_chunk[55]~input_o\;
\ALT_INV_image_chunk[63]~input_o\ <= NOT \image_chunk[63]~input_o\;
\ALT_INV_image_chunk[39]~input_o\ <= NOT \image_chunk[39]~input_o\;
\ALT_INV_image_chunk[47]~input_o\ <= NOT \image_chunk[47]~input_o\;
\ALT_INV_image_chunk[7]~input_o\ <= NOT \image_chunk[7]~input_o\;
\ALT_INV_image_chunk[15]~input_o\ <= NOT \image_chunk[15]~input_o\;
\ALT_INV_image_chunk[23]~input_o\ <= NOT \image_chunk[23]~input_o\;
\ALT_INV_image_chunk[31]~input_o\ <= NOT \image_chunk[31]~input_o\;
\ALT_INV_image_chunk[54]~input_o\ <= NOT \image_chunk[54]~input_o\;
\ALT_INV_image_chunk[62]~input_o\ <= NOT \image_chunk[62]~input_o\;
\ALT_INV_image_chunk[38]~input_o\ <= NOT \image_chunk[38]~input_o\;
\ALT_INV_image_chunk[46]~input_o\ <= NOT \image_chunk[46]~input_o\;
\ALT_INV_image_chunk[6]~input_o\ <= NOT \image_chunk[6]~input_o\;
\ALT_INV_image_chunk[14]~input_o\ <= NOT \image_chunk[14]~input_o\;
\ALT_INV_image_chunk[22]~input_o\ <= NOT \image_chunk[22]~input_o\;
\ALT_INV_image_chunk[30]~input_o\ <= NOT \image_chunk[30]~input_o\;
\ALT_INV_image_chunk[53]~input_o\ <= NOT \image_chunk[53]~input_o\;
\ALT_INV_image_chunk[61]~input_o\ <= NOT \image_chunk[61]~input_o\;
\ALT_INV_image_chunk[37]~input_o\ <= NOT \image_chunk[37]~input_o\;
\ALT_INV_image_chunk[45]~input_o\ <= NOT \image_chunk[45]~input_o\;
\ALT_INV_image_chunk[5]~input_o\ <= NOT \image_chunk[5]~input_o\;
\ALT_INV_image_chunk[13]~input_o\ <= NOT \image_chunk[13]~input_o\;
\ALT_INV_image_chunk[21]~input_o\ <= NOT \image_chunk[21]~input_o\;
\ALT_INV_image_chunk[29]~input_o\ <= NOT \image_chunk[29]~input_o\;
\ALT_INV_image_chunk[52]~input_o\ <= NOT \image_chunk[52]~input_o\;
\ALT_INV_image_chunk[60]~input_o\ <= NOT \image_chunk[60]~input_o\;
\ALT_INV_image_chunk[36]~input_o\ <= NOT \image_chunk[36]~input_o\;
\ALT_INV_image_chunk[44]~input_o\ <= NOT \image_chunk[44]~input_o\;
\ALT_INV_image_chunk[4]~input_o\ <= NOT \image_chunk[4]~input_o\;
\ALT_INV_image_chunk[12]~input_o\ <= NOT \image_chunk[12]~input_o\;
\ALT_INV_image_chunk[20]~input_o\ <= NOT \image_chunk[20]~input_o\;
\ALT_INV_image_chunk[28]~input_o\ <= NOT \image_chunk[28]~input_o\;
\ALT_INV_ack~input_o\ <= NOT \ack~input_o\;
\ALT_INV_enable~input_o\ <= NOT \enable~input_o\;
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
\ALT_INV_fifo_read_data~input_o\ <= NOT \fifo_read_data~input_o\;
\dist|ALT_INV_Mux7~1_combout\ <= NOT \dist|Mux7~1_combout\;
\dist|ALT_INV_Mux7~0_combout\ <= NOT \dist|Mux7~0_combout\;
\gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][0]~q\ <= NOT \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][0]~q\;
\dist|ALT_INV_byte_out\(0) <= NOT \dist|byte_out\(0);
\dist|ALT_INV_Mux6~1_combout\ <= NOT \dist|Mux6~1_combout\;
\dist|ALT_INV_Mux6~0_combout\ <= NOT \dist|Mux6~0_combout\;
\gaussian|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[1][0]~q\ <= NOT \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][0]~q\;
\gaussian|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][1]~q\ <= NOT \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][1]~q\;
\gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[1][0]~q\ <= NOT \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][0]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[0][0]~q\ <= NOT \gaussian|buff|bot_register|temp_array[0][0]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[2][0]~q\ <= NOT \gaussian|buff|top_register|temp_array[2][0]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[0][0]~q\ <= NOT \gaussian|buff|top_register|temp_array[0][0]~q\;
\dist|ALT_INV_Mux5~1_combout\ <= NOT \dist|Mux5~1_combout\;
\dist|ALT_INV_Mux5~0_combout\ <= NOT \dist|Mux5~0_combout\;
\gaussian|buff|bot_register|ALT_INV_temp_array[2][0]~q\ <= NOT \gaussian|buff|bot_register|temp_array[2][0]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[2][1]~q\ <= NOT \gaussian|buff|top_register|temp_array[2][1]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[2][0]~q\ <= NOT \gaussian|buff|middle_register|temp_array[2][0]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[0][0]~q\ <= NOT \gaussian|buff|middle_register|temp_array[0][0]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[2][1]~q\ <= NOT \gaussian|buff|bot_register|temp_array[2][1]~q\;
\gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[1][1]~q\ <= NOT \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][1]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[0][1]~q\ <= NOT \gaussian|buff|bot_register|temp_array[0][1]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[1][0]~q\ <= NOT \gaussian|buff|top_register|temp_array[1][0]~q\;
\dist|ALT_INV_byte_out\(2) <= NOT \dist|byte_out\(2);
\gaussian|buff|top_register|ALT_INV_temp_array[0][1]~q\ <= NOT \gaussian|buff|top_register|temp_array[0][1]~q\;
\dist|ALT_INV_Mux4~1_combout\ <= NOT \dist|Mux4~1_combout\;
\dist|ALT_INV_Mux4~0_combout\ <= NOT \dist|Mux4~0_combout\;
\gaussian|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][3]~q\ <= NOT \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~q\;
\gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][6]~q\ <= NOT \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][6]~q\;
\dist|ALT_INV_Mux0~1_combout\ <= NOT \dist|Mux0~1_combout\;
\dist|ALT_INV_Mux0~0_combout\ <= NOT \dist|Mux0~0_combout\;
\gaussian|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][7]~q\ <= NOT \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][7]~q\;
\gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][5]~q\ <= NOT \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][5]~q\;
\dist|ALT_INV_Mux1~1_combout\ <= NOT \dist|Mux1~1_combout\;
\dist|ALT_INV_Mux1~0_combout\ <= NOT \dist|Mux1~0_combout\;
\dist|ALT_INV_Mux2~1_combout\ <= NOT \dist|Mux2~1_combout\;
\dist|ALT_INV_Mux2~0_combout\ <= NOT \dist|Mux2~0_combout\;
\gaussian|buff|top_register|ALT_INV_temp_array[2][2]~q\ <= NOT \gaussian|buff|top_register|temp_array[2][2]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[1][1]~q\ <= NOT \gaussian|buff|bot_register|temp_array[1][1]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[2][1]~q\ <= NOT \gaussian|buff|middle_register|temp_array[2][1]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[0][1]~q\ <= NOT \gaussian|buff|middle_register|temp_array[0][1]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[2][2]~q\ <= NOT \gaussian|buff|bot_register|temp_array[2][2]~q\;
\gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][3]~q\ <= NOT \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][3]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[0][2]~q\ <= NOT \gaussian|buff|bot_register|temp_array[0][2]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[1][1]~q\ <= NOT \gaussian|buff|top_register|temp_array[1][1]~q\;
\dist|ALT_INV_byte_out\(3) <= NOT \dist|byte_out\(3);
\gaussian|buff|top_register|ALT_INV_temp_array[0][2]~q\ <= NOT \gaussian|buff|top_register|temp_array[0][2]~q\;
\dist|ALT_INV_Mux3~1_combout\ <= NOT \dist|Mux3~1_combout\;
\dist|ALT_INV_Mux3~0_combout\ <= NOT \dist|Mux3~0_combout\;
\gaussian|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][4]~q\ <= NOT \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][4]~q\;
\gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[1][6]~q\ <= NOT \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][6]~q\;
\dist|ALT_INV_byte_out\(5) <= NOT \dist|byte_out\(5);
\gaussian|buff|top_register|ALT_INV_temp_array[2][3]~q\ <= NOT \gaussian|buff|top_register|temp_array[2][3]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[1][1]~q\ <= NOT \gaussian|buff|middle_register|temp_array[1][1]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[1][2]~q\ <= NOT \gaussian|buff|bot_register|temp_array[1][2]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[2][2]~q\ <= NOT \gaussian|buff|middle_register|temp_array[2][2]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[0][2]~q\ <= NOT \gaussian|buff|middle_register|temp_array[0][2]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[2][3]~q\ <= NOT \gaussian|buff|bot_register|temp_array[2][3]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[0][3]~q\ <= NOT \gaussian|buff|bot_register|temp_array[0][3]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[1][2]~q\ <= NOT \gaussian|buff|top_register|temp_array[1][2]~q\;
\dist|ALT_INV_byte_out\(4) <= NOT \dist|byte_out\(4);
\gaussian|buff|top_register|ALT_INV_temp_array[0][3]~q\ <= NOT \gaussian|buff|top_register|temp_array[0][3]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[1][7]~q\ <= NOT \gaussian|buff|middle_register|temp_array[1][7]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[1][6]~q\ <= NOT \gaussian|buff|middle_register|temp_array[1][6]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[1][7]~q\ <= NOT \gaussian|buff|bot_register|temp_array[1][7]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[2][7]~q\ <= NOT \gaussian|buff|middle_register|temp_array[2][7]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[0][7]~q\ <= NOT \gaussian|buff|middle_register|temp_array[0][7]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[1][7]~q\ <= NOT \gaussian|buff|top_register|temp_array[1][7]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[2][7]~q\ <= NOT \gaussian|buff|top_register|temp_array[2][7]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[1][5]~q\ <= NOT \gaussian|buff|middle_register|temp_array[1][5]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[1][6]~q\ <= NOT \gaussian|buff|bot_register|temp_array[1][6]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[2][6]~q\ <= NOT \gaussian|buff|middle_register|temp_array[2][6]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[0][6]~q\ <= NOT \gaussian|buff|middle_register|temp_array[0][6]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[2][7]~q\ <= NOT \gaussian|buff|bot_register|temp_array[2][7]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[0][7]~q\ <= NOT \gaussian|buff|bot_register|temp_array[0][7]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[0][7]~q\ <= NOT \gaussian|buff|top_register|temp_array[0][7]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[1][6]~q\ <= NOT \gaussian|buff|top_register|temp_array[1][6]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[2][6]~q\ <= NOT \gaussian|buff|top_register|temp_array[2][6]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[1][4]~q\ <= NOT \gaussian|buff|middle_register|temp_array[1][4]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[1][5]~q\ <= NOT \gaussian|buff|bot_register|temp_array[1][5]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[2][5]~q\ <= NOT \gaussian|buff|middle_register|temp_array[2][5]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[0][5]~q\ <= NOT \gaussian|buff|middle_register|temp_array[0][5]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[2][6]~q\ <= NOT \gaussian|buff|bot_register|temp_array[2][6]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[0][6]~q\ <= NOT \gaussian|buff|bot_register|temp_array[0][6]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[0][6]~q\ <= NOT \gaussian|buff|top_register|temp_array[0][6]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[1][5]~q\ <= NOT \gaussian|buff|top_register|temp_array[1][5]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[2][5]~q\ <= NOT \gaussian|buff|top_register|temp_array[2][5]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[1][3]~q\ <= NOT \gaussian|buff|middle_register|temp_array[1][3]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[1][4]~q\ <= NOT \gaussian|buff|bot_register|temp_array[1][4]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[2][4]~q\ <= NOT \gaussian|buff|middle_register|temp_array[2][4]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[0][4]~q\ <= NOT \gaussian|buff|middle_register|temp_array[0][4]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[2][5]~q\ <= NOT \gaussian|buff|bot_register|temp_array[2][5]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[0][5]~q\ <= NOT \gaussian|buff|bot_register|temp_array[0][5]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[0][5]~q\ <= NOT \gaussian|buff|top_register|temp_array[0][5]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[1][4]~q\ <= NOT \gaussian|buff|top_register|temp_array[1][4]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[2][4]~q\ <= NOT \gaussian|buff|top_register|temp_array[2][4]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[1][2]~q\ <= NOT \gaussian|buff|middle_register|temp_array[1][2]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[2][3]~q\ <= NOT \gaussian|buff|middle_register|temp_array[2][3]~q\;
\gaussian|buff|middle_register|ALT_INV_temp_array[0][3]~q\ <= NOT \gaussian|buff|middle_register|temp_array[0][3]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[2][4]~q\ <= NOT \gaussian|buff|bot_register|temp_array[2][4]~q\;
\gaussian|buff|bot_register|ALT_INV_temp_array[0][4]~q\ <= NOT \gaussian|buff|bot_register|temp_array[0][4]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[0][4]~q\ <= NOT \gaussian|buff|top_register|temp_array[0][4]~q\;
\gaussian|buff|top_register|ALT_INV_temp_array[1][3]~q\ <= NOT \gaussian|buff|top_register|temp_array[1][3]~q\;
\sobel_x|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][3]~q\ <= NOT \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][3]~q\;
\sobel_x|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][0]~q\ <= NOT \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][0]~q\;
\sobel_x|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][7]~q\ <= NOT \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][7]~q\;
\sobel_x|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][3]~q\ <= NOT \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][3]~q\;
\sobel_x|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][1]~q\ <= NOT \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][1]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[0][6]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[0][6]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[0][5]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[0][5]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[0][4]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[0][4]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[0][3]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[0][3]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[0][2]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[0][2]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[0][1]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[0][1]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[0][0]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[0][0]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[1][7]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[1][7]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[0][7]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[0][7]~q\;
\sobel_x|buff|bot_register|ALT_INV_temp_array[1][6]~q\ <= NOT \sobel_x|buff|bot_register|temp_array[1][6]~q\;
\sobel_x|buff|bot_register|ALT_INV_temp_array[1][5]~q\ <= NOT \sobel_x|buff|bot_register|temp_array[1][5]~q\;
\sobel_x|buff|bot_register|ALT_INV_temp_array[1][4]~q\ <= NOT \sobel_x|buff|bot_register|temp_array[1][4]~q\;
\sobel_x|buff|bot_register|ALT_INV_temp_array[1][3]~q\ <= NOT \sobel_x|buff|bot_register|temp_array[1][3]~q\;
\sobel_x|buff|bot_register|ALT_INV_temp_array[1][2]~q\ <= NOT \sobel_x|buff|bot_register|temp_array[1][2]~q\;
\sobel_x|buff|bot_register|ALT_INV_temp_array[1][1]~q\ <= NOT \sobel_x|buff|bot_register|temp_array[1][1]~q\;
\sobel_x|buff|bot_register|ALT_INV_temp_array[1][0]~q\ <= NOT \sobel_x|buff|bot_register|temp_array[1][0]~q\;
\sobel_y|ALT_INV_data_ready_s~0_combout\ <= NOT \sobel_y|data_ready_s~0_combout\;
\sobel_y|conv|ALT_INV_conv_done~q\ <= NOT \sobel_y|conv|conv_done~q\;
\sobel_y|px_count_out|ALT_INV_Equal0~0_combout\ <= NOT \sobel_y|px_count_out|Equal0~0_combout\;
\sobel_y|px_count_out|ALT_INV_counter:count[0]~q\ <= NOT \sobel_y|px_count_out|counter:count[0]~q\;
\sobel_y|px_count_out|ALT_INV_counter:count[1]~q\ <= NOT \sobel_y|px_count_out|counter:count[1]~q\;
\sobel_y|px_count_out|ALT_INV_counter:count[2]~q\ <= NOT \sobel_y|px_count_out|counter:count[2]~q\;
\sobel_y|px_count_out|ALT_INV_counter:count[3]~q\ <= NOT \sobel_y|px_count_out|counter:count[3]~q\;
\sobel_y|px_count_out|ALT_INV_counter:count[4]~q\ <= NOT \sobel_y|px_count_out|counter:count[4]~q\;
\sobel_x|buff|bot_register|ALT_INV_temp_array[1][7]~q\ <= NOT \sobel_x|buff|bot_register|temp_array[1][7]~q\;
\sobel_x|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[1][0]~q\ <= NOT \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][0]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[2][6]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[2][6]~q\;
\sobel_y|buff|bot_register|ALT_INV_temp_array[2][7]~q\ <= NOT \sobel_y|buff|bot_register|temp_array[2][7]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[2][5]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[2][5]~q\;
\sobel_y|buff|bot_register|ALT_INV_temp_array[2][6]~q\ <= NOT \sobel_y|buff|bot_register|temp_array[2][6]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[2][4]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[2][4]~q\;
\sobel_y|buff|bot_register|ALT_INV_temp_array[2][5]~q\ <= NOT \sobel_y|buff|bot_register|temp_array[2][5]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[2][3]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[2][3]~q\;
\sobel_y|buff|bot_register|ALT_INV_temp_array[2][4]~q\ <= NOT \sobel_y|buff|bot_register|temp_array[2][4]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[2][2]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[2][2]~q\;
\sobel_y|buff|bot_register|ALT_INV_temp_array[2][3]~q\ <= NOT \sobel_y|buff|bot_register|temp_array[2][3]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[2][1]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[2][1]~q\;
\sobel_y|buff|bot_register|ALT_INV_temp_array[2][2]~q\ <= NOT \sobel_y|buff|bot_register|temp_array[2][2]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[2][0]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[2][0]~q\;
\sobel_y|buff|bot_register|ALT_INV_temp_array[2][1]~q\ <= NOT \sobel_y|buff|bot_register|temp_array[2][1]~q\;
\sobel_x|buff|middle_register|ALT_INV_temp_array[2][7]~q\ <= NOT \sobel_x|buff|middle_register|temp_array[2][7]~q\;
\sobel_y|buff|bot_register|ALT_INV_temp_array[2][0]~q\ <= NOT \sobel_y|buff|bot_register|temp_array[2][0]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[2][7]~q\ <= NOT \sobel_x|buff|top_register|temp_array[2][7]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[0][7]~q\ <= NOT \sobel_x|buff|top_register|temp_array[0][7]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[1][6]~q\ <= NOT \sobel_x|buff|top_register|temp_array[1][6]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[2][6]~q\ <= NOT \sobel_x|buff|top_register|temp_array[2][6]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[0][6]~q\ <= NOT \sobel_x|buff|top_register|temp_array[0][6]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[1][5]~q\ <= NOT \sobel_x|buff|top_register|temp_array[1][5]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[2][5]~q\ <= NOT \sobel_x|buff|top_register|temp_array[2][5]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[0][5]~q\ <= NOT \sobel_x|buff|top_register|temp_array[0][5]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[1][4]~q\ <= NOT \sobel_x|buff|top_register|temp_array[1][4]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[2][4]~q\ <= NOT \sobel_x|buff|top_register|temp_array[2][4]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[0][4]~q\ <= NOT \sobel_x|buff|top_register|temp_array[0][4]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[1][3]~q\ <= NOT \sobel_x|buff|top_register|temp_array[1][3]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[2][3]~q\ <= NOT \sobel_x|buff|top_register|temp_array[2][3]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[0][3]~q\ <= NOT \sobel_x|buff|top_register|temp_array[0][3]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[1][2]~q\ <= NOT \sobel_x|buff|top_register|temp_array[1][2]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[2][2]~q\ <= NOT \sobel_x|buff|top_register|temp_array[2][2]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[0][2]~q\ <= NOT \sobel_x|buff|top_register|temp_array[0][2]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[1][1]~q\ <= NOT \sobel_x|buff|top_register|temp_array[1][1]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[2][1]~q\ <= NOT \sobel_x|buff|top_register|temp_array[2][1]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[0][1]~q\ <= NOT \sobel_x|buff|top_register|temp_array[0][1]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[1][0]~q\ <= NOT \sobel_x|buff|top_register|temp_array[1][0]~q\;
\sobel_y|FSM|ALT_INV_Selector4~0_combout\ <= NOT \sobel_y|FSM|Selector4~0_combout\;
\sobel_y|px_count_out|ALT_INV_count_done~q\ <= NOT \sobel_y|px_count_out|count_done~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[1][7]~q\ <= NOT \sobel_x|buff|top_register|temp_array[1][7]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[2][0]~q\ <= NOT \sobel_x|buff|top_register|temp_array[2][0]~q\;
\sobel_x|buff|top_register|ALT_INV_temp_array[0][0]~q\ <= NOT \sobel_x|buff|top_register|temp_array[0][0]~q\;
\sobel_y|FSM|ALT_INV_Selector0~1_combout\ <= NOT \sobel_y|FSM|Selector0~1_combout\;
\sobel_y|FSM|ALT_INV_Selector0~0_combout\ <= NOT \sobel_y|FSM|Selector0~0_combout\;
\sobel_y|px_count|ALT_INV_Equal1~0_combout\ <= NOT \sobel_y|px_count|Equal1~0_combout\;
\sobel_y|FSM|ALT_INV_Selector2~0_combout\ <= NOT \sobel_y|FSM|Selector2~0_combout\;
\sobel_y|FSM|ALT_INV_state.init_pixels~q\ <= NOT \sobel_y|FSM|state.init_pixels~q\;
\sobel_y|FSM|ALT_INV_cnt_en~0_combout\ <= NOT \sobel_y|FSM|cnt_en~0_combout\;
\sobel_y|FSM|ALT_INV_state.image_finished~q\ <= NOT \sobel_y|FSM|state.image_finished~q\;
\sobel_y|FSM|ALT_INV_state.final_pixels~q\ <= NOT \sobel_y|FSM|state.final_pixels~q\;
\sobel_y|px_count|ALT_INV_pixel_count\(0) <= NOT \sobel_y|px_count|pixel_count\(0);
\sobel_y|px_count|ALT_INV_pixel_count\(1) <= NOT \sobel_y|px_count|pixel_count\(1);
\sobel_y|px_count|ALT_INV_pixel_count\(2) <= NOT \sobel_y|px_count|pixel_count\(2);
\sobel_y|px_count|ALT_INV_pixel_count\(3) <= NOT \sobel_y|px_count|pixel_count\(3);
\sobel_y|px_count|ALT_INV_pixel_count\(4) <= NOT \sobel_y|px_count|pixel_count\(4);
\sobel_y|FSM|ALT_INV_Selector3~0_combout\ <= NOT \sobel_y|FSM|Selector3~0_combout\;
\sobel_y|FSM|ALT_INV_state.idle~q\ <= NOT \sobel_y|FSM|state.idle~q\;
\sobel_y|px_count|ALT_INV_first_pixels_done~q\ <= NOT \sobel_y|px_count|first_pixels_done~q\;
\sobel_y|px_count|ALT_INV_last_pixels~q\ <= NOT \sobel_y|px_count|last_pixels~q\;
\sobel_y|FSM|ALT_INV_state.load_pixels~q\ <= NOT \sobel_y|FSM|state.load_pixels~q\;
\sobel_y|px_count|ALT_INV_conv_ready~q\ <= NOT \sobel_y|px_count|conv_ready~q\;
\gaussian|px_count_out|ALT_INV_Equal0~0_combout\ <= NOT \gaussian|px_count_out|Equal0~0_combout\;
\gaussian|px_count_out|ALT_INV_counter:count[0]~q\ <= NOT \gaussian|px_count_out|counter:count[0]~q\;
\gaussian|px_count_out|ALT_INV_counter:count[1]~q\ <= NOT \gaussian|px_count_out|counter:count[1]~q\;
\gaussian|px_count_out|ALT_INV_counter:count[2]~q\ <= NOT \gaussian|px_count_out|counter:count[2]~q\;
\gaussian|px_count_out|ALT_INV_counter:count[3]~q\ <= NOT \gaussian|px_count_out|counter:count[3]~q\;
\gaussian|px_count_out|ALT_INV_counter:count[4]~q\ <= NOT \gaussian|px_count_out|counter:count[4]~q\;
\gaussian|FSM|ALT_INV_Selector0~0_combout\ <= NOT \gaussian|FSM|Selector0~0_combout\;
\gaussian|px_count|ALT_INV_Equal1~0_combout\ <= NOT \gaussian|px_count|Equal1~0_combout\;
\gaussian|FSM|ALT_INV_Selector2~0_combout\ <= NOT \gaussian|FSM|Selector2~0_combout\;
\gaussian|FSM|ALT_INV_cnt_en~0_combout\ <= NOT \gaussian|FSM|cnt_en~0_combout\;
\gaussian|FSM|ALT_INV_state.image_finished~q\ <= NOT \gaussian|FSM|state.image_finished~q\;
\gaussian|px_count|ALT_INV_pixel_count\(0) <= NOT \gaussian|px_count|pixel_count\(0);
\gaussian|px_count|ALT_INV_pixel_count\(1) <= NOT \gaussian|px_count|pixel_count\(1);
\gaussian|px_count|ALT_INV_pixel_count\(2) <= NOT \gaussian|px_count|pixel_count\(2);
\gaussian|px_count|ALT_INV_pixel_count\(3) <= NOT \gaussian|px_count|pixel_count\(3);
\gaussian|px_count|ALT_INV_pixel_count\(4) <= NOT \gaussian|px_count|pixel_count\(4);
\sobel_x|conv|ALT_INV_temp_result\(7) <= NOT \sobel_x|conv|temp_result\(7);
\sobel_x|conv|ALT_INV_temp_result\(6) <= NOT \sobel_x|conv|temp_result\(6);
\sobel_x|conv|ALT_INV_temp_result\(5) <= NOT \sobel_x|conv|temp_result\(5);
\sobel_x|conv|ALT_INV_temp_result\(4) <= NOT \sobel_x|conv|temp_result\(4);
\sobel_x|conv|ALT_INV_temp_result\(3) <= NOT \sobel_x|conv|temp_result\(3);
\sobel_x|conv|ALT_INV_temp_result\(2) <= NOT \sobel_x|conv|temp_result\(2);
\sobel_x|conv|ALT_INV_temp_result\(1) <= NOT \sobel_x|conv|temp_result\(1);
\sobel_x|ALT_INV_pixel_out[0]~0_combout\ <= NOT \sobel_x|pixel_out[0]~0_combout\;
\sobel_x|conv|ALT_INV_temp_result\(13) <= NOT \sobel_x|conv|temp_result\(13);
\sobel_x|conv|ALT_INV_LessThan1~0_combout\ <= NOT \sobel_x|conv|LessThan1~0_combout\;
\sobel_x|conv|ALT_INV_temp_result\(12) <= NOT \sobel_x|conv|temp_result\(12);
\sobel_x|conv|ALT_INV_temp_result\(11) <= NOT \sobel_x|conv|temp_result\(11);
\sobel_x|conv|ALT_INV_temp_result\(10) <= NOT \sobel_x|conv|temp_result\(10);
\sobel_x|conv|ALT_INV_temp_result\(9) <= NOT \sobel_x|conv|temp_result\(9);
\sobel_x|conv|ALT_INV_temp_result\(8) <= NOT \sobel_x|conv|temp_result\(8);
\sobel_x|conv|ALT_INV_temp_result\(0) <= NOT \sobel_x|conv|temp_result\(0);
\sobel_y|conv|ALT_INV_temp_result\(7) <= NOT \sobel_y|conv|temp_result\(7);
\sobel_y|conv|ALT_INV_temp_result\(6) <= NOT \sobel_y|conv|temp_result\(6);
\sobel_y|conv|ALT_INV_temp_result\(5) <= NOT \sobel_y|conv|temp_result\(5);
\sobel_y|conv|ALT_INV_temp_result\(4) <= NOT \sobel_y|conv|temp_result\(4);
\sobel_y|conv|ALT_INV_temp_result\(3) <= NOT \sobel_y|conv|temp_result\(3);
\sobel_y|conv|ALT_INV_temp_result\(2) <= NOT \sobel_y|conv|temp_result\(2);
\sobel_y|conv|ALT_INV_temp_result\(1) <= NOT \sobel_y|conv|temp_result\(1);
\sobel_y|ALT_INV_pixel_out[0]~0_combout\ <= NOT \sobel_y|pixel_out[0]~0_combout\;
\sobel_y|FSM|ALT_INV_state.convolutions_abort~q\ <= NOT \sobel_y|FSM|state.convolutions_abort~q\;
\sobel_y|FSM|ALT_INV_state.convolutions~q\ <= NOT \sobel_y|FSM|state.convolutions~q\;
\sobel_y|conv|ALT_INV_LessThan1~0_combout\ <= NOT \sobel_y|conv|LessThan1~0_combout\;
\sobel_y|conv|ALT_INV_temp_result\(13) <= NOT \sobel_y|conv|temp_result\(13);
\sobel_y|conv|ALT_INV_temp_result\(11) <= NOT \sobel_y|conv|temp_result\(11);
\sobel_y|conv|ALT_INV_temp_result\(10) <= NOT \sobel_y|conv|temp_result\(10);
\sobel_y|conv|ALT_INV_temp_result\(9) <= NOT \sobel_y|conv|temp_result\(9);
\sobel_y|conv|ALT_INV_temp_result\(8) <= NOT \sobel_y|conv|temp_result\(8);
\sobel_y|conv|ALT_INV_temp_result\(0) <= NOT \sobel_y|conv|temp_result\(0);
\dist|ALT_INV_Equal0~0_combout\ <= NOT \dist|Equal0~0_combout\;
\sobel_x|px_count_out|ALT_INV_Equal0~0_combout\ <= NOT \sobel_x|px_count_out|Equal0~0_combout\;
\sobel_x|px_count_out|ALT_INV_counter:count[0]~q\ <= NOT \sobel_x|px_count_out|counter:count[0]~q\;
\sobel_x|px_count_out|ALT_INV_counter:count[1]~q\ <= NOT \sobel_x|px_count_out|counter:count[1]~q\;
\sobel_x|px_count_out|ALT_INV_counter:count[2]~q\ <= NOT \sobel_x|px_count_out|counter:count[2]~q\;
\sobel_x|px_count_out|ALT_INV_counter:count[3]~q\ <= NOT \sobel_x|px_count_out|counter:count[3]~q\;
\sobel_x|px_count_out|ALT_INV_counter:count[4]~q\ <= NOT \sobel_x|px_count_out|counter:count[4]~q\;
\sobel_x|FSM|ALT_INV_Selector0~1_combout\ <= NOT \sobel_x|FSM|Selector0~1_combout\;
\sobel_x|FSM|ALT_INV_Selector0~0_combout\ <= NOT \sobel_x|FSM|Selector0~0_combout\;
\sobel_x|px_count|ALT_INV_Equal1~0_combout\ <= NOT \sobel_x|px_count|Equal1~0_combout\;
\sobel_x|FSM|ALT_INV_Selector2~0_combout\ <= NOT \sobel_x|FSM|Selector2~0_combout\;
\sobel_x|FSM|ALT_INV_cnt_en~0_combout\ <= NOT \sobel_x|FSM|cnt_en~0_combout\;
\sobel_x|FSM|ALT_INV_state.image_finished~q\ <= NOT \sobel_x|FSM|state.image_finished~q\;
\sobel_x|px_count|ALT_INV_pixel_count\(0) <= NOT \sobel_x|px_count|pixel_count\(0);
\sobel_x|px_count|ALT_INV_pixel_count\(1) <= NOT \sobel_x|px_count|pixel_count\(1);
\sobel_x|px_count|ALT_INV_pixel_count\(2) <= NOT \sobel_x|px_count|pixel_count\(2);
\sobel_x|px_count|ALT_INV_pixel_count\(3) <= NOT \sobel_x|px_count|pixel_count\(3);
\sobel_x|px_count|ALT_INV_pixel_count\(4) <= NOT \sobel_x|px_count|pixel_count\(4);
\gaussian|FSM|ALT_INV_Selector4~0_combout\ <= NOT \gaussian|FSM|Selector4~0_combout\;
\gaussian|px_count_out|ALT_INV_count_done~q\ <= NOT \gaussian|px_count_out|count_done~q\;
\gaussian|FSM|ALT_INV_Selector3~0_combout\ <= NOT \gaussian|FSM|Selector3~0_combout\;
\gaussian|FSM|ALT_INV_state.idle~q\ <= NOT \gaussian|FSM|state.idle~q\;
\gaussian|px_count|ALT_INV_first_pixels_done~q\ <= NOT \gaussian|px_count|first_pixels_done~q\;
\gaussian|px_count|ALT_INV_last_pixels~q\ <= NOT \gaussian|px_count|last_pixels~q\;
\gaussian|FSM|ALT_INV_state.load_pixels~q\ <= NOT \gaussian|FSM|state.load_pixels~q\;
\gaussian|px_count|ALT_INV_conv_ready~q\ <= NOT \gaussian|px_count|conv_ready~q\;
\dist|ALT_INV_control_shift~q\ <= NOT \dist|control_shift~q\;
\grad|ALT_INV_Add4~0_combout\ <= NOT \grad|Add4~0_combout\;
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~10_combout\ <= NOT \fifo|scfifo_component|auto_generated|dpfifo|_~10_combout\;
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~9_combout\ <= NOT \fifo|scfifo_component|auto_generated|dpfifo|_~9_combout\;
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~8_combout\ <= NOT \fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\;
\grad|ALT_INV_r~1_combout\ <= NOT \grad|r~1_combout\;
\grad|ALT_INV_r~0_combout\ <= NOT \grad|r~0_combout\;
\dist|ALT_INV_cnt\(0) <= NOT \dist|cnt\(0);
\dist|ALT_INV_cnt\(1) <= NOT \dist|cnt\(1);
\dist|ALT_INV_cnt\(2) <= NOT \dist|cnt\(2);
\sobel_x|FSM|ALT_INV_Selector4~1_combout\ <= NOT \sobel_x|FSM|Selector4~1_combout\;
\sobel_x|FSM|ALT_INV_Selector4~0_combout\ <= NOT \sobel_x|FSM|Selector4~0_combout\;
\sobel_x|px_count_out|ALT_INV_count_done~q\ <= NOT \sobel_x|px_count_out|count_done~q\;
\sobel_x|FSM|ALT_INV_Selector3~0_combout\ <= NOT \sobel_x|FSM|Selector3~0_combout\;
\sobel_x|FSM|ALT_INV_state.idle~q\ <= NOT \sobel_x|FSM|state.idle~q\;
\sobel_x|px_count|ALT_INV_first_pixels_done~q\ <= NOT \sobel_x|px_count|first_pixels_done~q\;
\sobel_x|px_count|ALT_INV_last_pixels~q\ <= NOT \sobel_x|px_count|last_pixels~q\;
\sobel_x|FSM|ALT_INV_state.load_pixels~q\ <= NOT \sobel_x|FSM|state.load_pixels~q\;
\sobel_x|px_count|ALT_INV_conv_ready~q\ <= NOT \sobel_x|px_count|conv_ready~q\;
\gaussian|ALT_INV_data_ready_s~0_combout\ <= NOT \gaussian|data_ready_s~0_combout\;
\gaussian|FSM|ALT_INV_state.final_pixels~q\ <= NOT \gaussian|FSM|state.final_pixels~q\;
\gaussian|FSM|ALT_INV_state.init_pixels~q\ <= NOT \gaussian|FSM|state.init_pixels~q\;
\gaussian|conv|ALT_INV_conv_done~q\ <= NOT \gaussian|conv|conv_done~q\;
\gaussian|FSM|ALT_INV_state.convolutions_abort~q\ <= NOT \gaussian|FSM|state.convolutions_abort~q\;
\gaussian|FSM|ALT_INV_state.convolutions~q\ <= NOT \gaussian|FSM|state.convolutions~q\;
\grad|ALT_INV_G_out[7]~7_combout\ <= NOT \grad|G_out[7]~7_combout\;
\grad|ALT_INV_G_temp\(7) <= NOT \grad|G_temp\(7);
\grad|ALT_INV_G_out[6]~6_combout\ <= NOT \grad|G_out[6]~6_combout\;
\grad|ALT_INV_G_temp\(6) <= NOT \grad|G_temp\(6);
\grad|ALT_INV_G_out[5]~5_combout\ <= NOT \grad|G_out[5]~5_combout\;
\grad|ALT_INV_G_temp\(5) <= NOT \grad|G_temp\(5);
\grad|ALT_INV_G_out[4]~4_combout\ <= NOT \grad|G_out[4]~4_combout\;
\grad|ALT_INV_G_temp\(4) <= NOT \grad|G_temp\(4);
\grad|ALT_INV_G_out[3]~3_combout\ <= NOT \grad|G_out[3]~3_combout\;
\grad|ALT_INV_G_temp\(3) <= NOT \grad|G_temp\(3);
\grad|ALT_INV_G_out[2]~2_combout\ <= NOT \grad|G_out[2]~2_combout\;
\grad|ALT_INV_G_temp\(2) <= NOT \grad|G_temp\(2);
\grad|ALT_INV_G_out[1]~1_combout\ <= NOT \grad|G_out[1]~1_combout\;
\grad|ALT_INV_G_temp\(1) <= NOT \grad|G_temp\(1);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\;
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\;
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\grad|ALT_INV_G_out[0]~0_combout\ <= NOT \grad|G_out[0]~0_combout\;
\grad|ALT_INV_G_temp\(0) <= NOT \grad|G_temp\(0);
\grad|ALT_INV_G_temp\(8) <= NOT \grad|G_temp\(8);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ <= NOT \fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\;
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~1_combout\ <= NOT \fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\;
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(8) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8);
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(9) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9);
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(10) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10);
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(11) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11);
\fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\ <= NOT \fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\;
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\pix_accum|ALT_INV_chunking:count[1]~q\ <= NOT \pix_accum|chunking:count[1]~q\;
\pix_accum|ALT_INV_chunking:count[2]~q\ <= NOT \pix_accum|chunking:count[2]~q\;
\pix_accum|ALT_INV_chunking:chunk_ready_history~q\ <= NOT \pix_accum|chunking:chunk_ready_history~q\;
\pix_accum|ALT_INV_chunking:count[0]~q\ <= NOT \pix_accum|chunking:count[0]~q\;
\grad|ALT_INV_pixel_ready~q\ <= NOT \grad|pixel_ready~q\;
\dist|ALT_INV_cnt\(3) <= NOT \dist|cnt\(3);
\sobel_x|ALT_INV_data_ready_s~0_combout\ <= NOT \sobel_x|data_ready_s~0_combout\;
\sobel_x|FSM|ALT_INV_state.final_pixels~q\ <= NOT \sobel_x|FSM|state.final_pixels~q\;
\sobel_x|FSM|ALT_INV_state.init_pixels~q\ <= NOT \sobel_x|FSM|state.init_pixels~q\;
\sobel_x|conv|ALT_INV_conv_done~q\ <= NOT \sobel_x|conv|conv_done~q\;
\sobel_x|FSM|ALT_INV_state.convolutions_abort~q\ <= NOT \sobel_x|FSM|state.convolutions_abort~q\;
\sobel_x|FSM|ALT_INV_state.convolutions~q\ <= NOT \sobel_x|FSM|state.convolutions~q\;
\grad|ALT_INV_Equal0~0_combout\ <= NOT \grad|Equal0~0_combout\;
\grad|ALT_INV_cnt\(0) <= NOT \grad|cnt\(0);
\grad|ALT_INV_cnt\(1) <= NOT \grad|cnt\(1);
\grad|ALT_INV_cnt\(2) <= NOT \grad|cnt\(2);

-- Location: IOOBUF_X36_Y0_N2
\fifo_out_data[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0),
	devoe => ww_devoe,
	o => ww_fifo_out_data(0));

-- Location: IOOBUF_X36_Y0_N53
\fifo_out_data[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1),
	devoe => ww_devoe,
	o => ww_fifo_out_data(1));

-- Location: IOOBUF_X28_Y0_N2
\fifo_out_data[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2),
	devoe => ww_devoe,
	o => ww_fifo_out_data(2));

-- Location: IOOBUF_X28_Y0_N53
\fifo_out_data[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3),
	devoe => ww_devoe,
	o => ww_fifo_out_data(3));

-- Location: IOOBUF_X26_Y0_N93
\fifo_out_data[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4),
	devoe => ww_devoe,
	o => ww_fifo_out_data(4));

-- Location: IOOBUF_X26_Y0_N59
\fifo_out_data[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5),
	devoe => ww_devoe,
	o => ww_fifo_out_data(5));

-- Location: IOOBUF_X36_Y0_N19
\fifo_out_data[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6),
	devoe => ww_devoe,
	o => ww_fifo_out_data(6));

-- Location: IOOBUF_X24_Y0_N19
\fifo_out_data[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7),
	devoe => ww_devoe,
	o => ww_fifo_out_data(7));

-- Location: IOOBUF_X30_Y0_N2
\fifo_out_data[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8),
	devoe => ww_devoe,
	o => ww_fifo_out_data(8));

-- Location: IOOBUF_X22_Y0_N53
\fifo_out_data[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9),
	devoe => ww_devoe,
	o => ww_fifo_out_data(9));

-- Location: IOOBUF_X32_Y0_N53
\fifo_out_data[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10),
	devoe => ww_devoe,
	o => ww_fifo_out_data(10));

-- Location: IOOBUF_X34_Y0_N59
\fifo_out_data[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11),
	devoe => ww_devoe,
	o => ww_fifo_out_data(11));

-- Location: IOOBUF_X30_Y0_N53
\fifo_out_data[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12),
	devoe => ww_devoe,
	o => ww_fifo_out_data(12));

-- Location: IOOBUF_X12_Y0_N53
\fifo_out_data[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13),
	devoe => ww_devoe,
	o => ww_fifo_out_data(13));

-- Location: IOOBUF_X50_Y0_N93
\fifo_out_data[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14),
	devoe => ww_devoe,
	o => ww_fifo_out_data(14));

-- Location: IOOBUF_X26_Y0_N76
\fifo_out_data[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15),
	devoe => ww_devoe,
	o => ww_fifo_out_data(15));

-- Location: IOOBUF_X40_Y0_N19
\fifo_out_data[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16),
	devoe => ww_devoe,
	o => ww_fifo_out_data(16));

-- Location: IOOBUF_X40_Y0_N2
\fifo_out_data[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17),
	devoe => ww_devoe,
	o => ww_fifo_out_data(17));

-- Location: IOOBUF_X30_Y0_N19
\fifo_out_data[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18),
	devoe => ww_devoe,
	o => ww_fifo_out_data(18));

-- Location: IOOBUF_X34_Y0_N93
\fifo_out_data[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19),
	devoe => ww_devoe,
	o => ww_fifo_out_data(19));

-- Location: IOOBUF_X28_Y0_N19
\fifo_out_data[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20),
	devoe => ww_devoe,
	o => ww_fifo_out_data(20));

-- Location: IOOBUF_X32_Y0_N36
\fifo_out_data[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21),
	devoe => ww_devoe,
	o => ww_fifo_out_data(21));

-- Location: IOOBUF_X60_Y0_N2
\fifo_out_data[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22),
	devoe => ww_devoe,
	o => ww_fifo_out_data(22));

-- Location: IOOBUF_X62_Y0_N36
\fifo_out_data[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23),
	devoe => ww_devoe,
	o => ww_fifo_out_data(23));

-- Location: IOOBUF_X52_Y0_N53
\fifo_out_data[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24),
	devoe => ww_devoe,
	o => ww_fifo_out_data(24));

-- Location: IOOBUF_X40_Y0_N36
\fifo_out_data[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25),
	devoe => ww_devoe,
	o => ww_fifo_out_data(25));

-- Location: IOOBUF_X62_Y0_N19
\fifo_out_data[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26),
	devoe => ww_devoe,
	o => ww_fifo_out_data(26));

-- Location: IOOBUF_X89_Y8_N22
\fifo_out_data[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27),
	devoe => ww_devoe,
	o => ww_fifo_out_data(27));

-- Location: IOOBUF_X58_Y0_N76
\fifo_out_data[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28),
	devoe => ww_devoe,
	o => ww_fifo_out_data(28));

-- Location: IOOBUF_X58_Y0_N42
\fifo_out_data[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29),
	devoe => ww_devoe,
	o => ww_fifo_out_data(29));

-- Location: IOOBUF_X26_Y0_N42
\fifo_out_data[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30),
	devoe => ww_devoe,
	o => ww_fifo_out_data(30));

-- Location: IOOBUF_X32_Y0_N2
\fifo_out_data[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31),
	devoe => ww_devoe,
	o => ww_fifo_out_data(31));

-- Location: IOOBUF_X52_Y0_N2
\fifo_out_data[32]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32),
	devoe => ww_devoe,
	o => ww_fifo_out_data(32));

-- Location: IOOBUF_X50_Y0_N76
\fifo_out_data[33]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33),
	devoe => ww_devoe,
	o => ww_fifo_out_data(33));

-- Location: IOOBUF_X60_Y0_N36
\fifo_out_data[34]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34),
	devoe => ww_devoe,
	o => ww_fifo_out_data(34));

-- Location: IOOBUF_X24_Y0_N2
\fifo_out_data[35]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35),
	devoe => ww_devoe,
	o => ww_fifo_out_data(35));

-- Location: IOOBUF_X40_Y81_N53
\fifo_out_data[36]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36),
	devoe => ww_devoe,
	o => ww_fifo_out_data(36));

-- Location: IOOBUF_X18_Y0_N93
\fifo_out_data[37]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37),
	devoe => ww_devoe,
	o => ww_fifo_out_data(37));

-- Location: IOOBUF_X38_Y81_N19
\fifo_out_data[38]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38),
	devoe => ww_devoe,
	o => ww_fifo_out_data(38));

-- Location: IOOBUF_X40_Y81_N19
\fifo_out_data[39]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39),
	devoe => ww_devoe,
	o => ww_fifo_out_data(39));

-- Location: IOOBUF_X38_Y0_N2
\fifo_out_data[40]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(40),
	devoe => ww_devoe,
	o => ww_fifo_out_data(40));

-- Location: IOOBUF_X38_Y0_N53
\fifo_out_data[41]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(41),
	devoe => ww_devoe,
	o => ww_fifo_out_data(41));

-- Location: IOOBUF_X40_Y81_N36
\fifo_out_data[42]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(42),
	devoe => ww_devoe,
	o => ww_fifo_out_data(42));

-- Location: IOOBUF_X50_Y0_N59
\fifo_out_data[43]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(43),
	devoe => ww_devoe,
	o => ww_fifo_out_data(43));

-- Location: IOOBUF_X64_Y0_N2
\fifo_out_data[44]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(44),
	devoe => ww_devoe,
	o => ww_fifo_out_data(44));

-- Location: IOOBUF_X89_Y6_N22
\fifo_out_data[45]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(45),
	devoe => ww_devoe,
	o => ww_fifo_out_data(45));

-- Location: IOOBUF_X38_Y0_N36
\fifo_out_data[46]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(46),
	devoe => ww_devoe,
	o => ww_fifo_out_data(46));

-- Location: IOOBUF_X36_Y0_N36
\fifo_out_data[47]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(47),
	devoe => ww_devoe,
	o => ww_fifo_out_data(47));

-- Location: IOOBUF_X32_Y0_N19
\fifo_out_data[48]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(48),
	devoe => ww_devoe,
	o => ww_fifo_out_data(48));

-- Location: IOOBUF_X34_Y0_N76
\fifo_out_data[49]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(49),
	devoe => ww_devoe,
	o => ww_fifo_out_data(49));

-- Location: IOOBUF_X28_Y0_N36
\fifo_out_data[50]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(50),
	devoe => ww_devoe,
	o => ww_fifo_out_data(50));

-- Location: IOOBUF_X30_Y0_N36
\fifo_out_data[51]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(51),
	devoe => ww_devoe,
	o => ww_fifo_out_data(51));

-- Location: IOOBUF_X38_Y81_N36
\fifo_out_data[52]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(52),
	devoe => ww_devoe,
	o => ww_fifo_out_data(52));

-- Location: IOOBUF_X36_Y81_N36
\fifo_out_data[53]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(53),
	devoe => ww_devoe,
	o => ww_fifo_out_data(53));

-- Location: IOOBUF_X50_Y0_N42
\fifo_out_data[54]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(54),
	devoe => ww_devoe,
	o => ww_fifo_out_data(54));

-- Location: IOOBUF_X54_Y0_N53
\fifo_out_data[55]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(55),
	devoe => ww_devoe,
	o => ww_fifo_out_data(55));

-- Location: IOOBUF_X24_Y0_N53
\fifo_out_data[56]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(56),
	devoe => ww_devoe,
	o => ww_fifo_out_data(56));

-- Location: IOOBUF_X38_Y0_N19
\fifo_out_data[57]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(57),
	devoe => ww_devoe,
	o => ww_fifo_out_data(57));

-- Location: IOOBUF_X56_Y0_N19
\fifo_out_data[58]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(58),
	devoe => ww_devoe,
	o => ww_fifo_out_data(58));

-- Location: IOOBUF_X58_Y0_N59
\fifo_out_data[59]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(59),
	devoe => ww_devoe,
	o => ww_fifo_out_data(59));

-- Location: IOOBUF_X60_Y0_N19
\fifo_out_data[60]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(60),
	devoe => ww_devoe,
	o => ww_fifo_out_data(60));

-- Location: IOOBUF_X89_Y6_N56
\fifo_out_data[61]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(61),
	devoe => ww_devoe,
	o => ww_fifo_out_data(61));

-- Location: IOOBUF_X58_Y0_N93
\fifo_out_data[62]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(62),
	devoe => ww_devoe,
	o => ww_fifo_out_data(62));

-- Location: IOOBUF_X52_Y0_N19
\fifo_out_data[63]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(63),
	devoe => ww_devoe,
	o => ww_fifo_out_data(63));

-- Location: IOOBUF_X40_Y81_N2
\image_complete~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \grad|image_done~q\,
	devoe => ww_devoe,
	o => ww_image_complete);

-- Location: IOOBUF_X66_Y0_N93
\ready_for_chunk~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dist|done~q\,
	devoe => ww_devoe,
	o => ww_ready_for_chunk);

-- Location: IOIBUF_X89_Y25_N21
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G10
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: MLABCELL_X47_Y5_N0
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: IOIBUF_X89_Y23_N4
\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: CLKCTRL_G8
\reset~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \reset~input_o\,
	outclk => \reset~inputCLKENA0_outclk\);

-- Location: FF_X46_Y7_N43
\pix_accum|chunking:count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunking:count[0]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunking:count[0]~q\);

-- Location: FF_X52_Y15_N32
\sobel_x|px_count_out|counter:count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|px_count_out|count~3_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_x|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count_out|counter:count[0]~q\);

-- Location: MLABCELL_X52_Y15_N30
\sobel_x|px_count_out|count~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|px_count_out|count~3_combout\ = ( \sobel_x|px_count_out|counter:count[0]~q\ & ( \sobel_x|px_count_out|Equal0~0_combout\ ) ) # ( !\sobel_x|px_count_out|counter:count[0]~q\ & ( \sobel_x|px_count_out|Equal0~0_combout\ ) ) # ( 
-- !\sobel_x|px_count_out|counter:count[0]~q\ & ( !\sobel_x|px_count_out|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \sobel_x|px_count_out|ALT_INV_counter:count[0]~q\,
	dataf => \sobel_x|px_count_out|ALT_INV_Equal0~0_combout\,
	combout => \sobel_x|px_count_out|count~3_combout\);

-- Location: FF_X52_Y15_N31
\sobel_x|px_count_out|counter:count[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|px_count_out|count~3_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_x|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count_out|counter:count[0]~DUPLICATE_q\);

-- Location: FF_X52_Y15_N29
\sobel_x|px_count_out|counter:count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|px_count_out|count~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_x|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count_out|counter:count[1]~q\);

-- Location: MLABCELL_X52_Y15_N27
\sobel_x|px_count_out|count~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|px_count_out|count~2_combout\ = ( \sobel_x|px_count_out|counter:count[0]~DUPLICATE_q\ & ( (!\sobel_x|px_count_out|counter:count[1]~q\) # (\sobel_x|px_count_out|Equal0~0_combout\) ) ) # ( !\sobel_x|px_count_out|counter:count[0]~DUPLICATE_q\ & ( 
-- (\sobel_x|px_count_out|counter:count[1]~q\) # (\sobel_x|px_count_out|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|px_count_out|ALT_INV_Equal0~0_combout\,
	datad => \sobel_x|px_count_out|ALT_INV_counter:count[1]~q\,
	dataf => \sobel_x|px_count_out|ALT_INV_counter:count[0]~DUPLICATE_q\,
	combout => \sobel_x|px_count_out|count~2_combout\);

-- Location: FF_X52_Y15_N28
\sobel_x|px_count_out|counter:count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|px_count_out|count~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_x|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count_out|counter:count[1]~DUPLICATE_q\);

-- Location: MLABCELL_X52_Y15_N24
\sobel_x|px_count_out|count~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|px_count_out|count~1_combout\ = ( \sobel_x|px_count_out|counter:count[1]~DUPLICATE_q\ & ( (!\sobel_x|px_count_out|counter:count[0]~q\ $ (!\sobel_x|px_count_out|counter:count[2]~q\)) # (\sobel_x|px_count_out|Equal0~0_combout\) ) ) # ( 
-- !\sobel_x|px_count_out|counter:count[1]~DUPLICATE_q\ & ( (\sobel_x|px_count_out|counter:count[2]~q\) # (\sobel_x|px_count_out|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101110111110111010111011111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|px_count_out|ALT_INV_Equal0~0_combout\,
	datab => \sobel_x|px_count_out|ALT_INV_counter:count[0]~q\,
	datad => \sobel_x|px_count_out|ALT_INV_counter:count[2]~q\,
	dataf => \sobel_x|px_count_out|ALT_INV_counter:count[1]~DUPLICATE_q\,
	combout => \sobel_x|px_count_out|count~1_combout\);

-- Location: FF_X52_Y15_N25
\sobel_x|px_count_out|counter:count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|px_count_out|count~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_x|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count_out|counter:count[2]~q\);

-- Location: MLABCELL_X52_Y15_N12
\sobel_x|px_count_out|counter:count[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|px_count_out|counter:count[4]~0_combout\ = ( \sobel_x|px_count_out|counter:count[4]~q\ & ( \sobel_x|px_count_out|counter:count[2]~q\ & ( (!\sobel_x|px_count_out|counter:count[1]~DUPLICATE_q\) # ((!\sobel_x|data_ready_s~0_combout\) # 
-- ((!\sobel_x|px_count_out|counter:count[0]~DUPLICATE_q\) # (!\sobel_x|px_count_out|counter:count[3]~q\))) ) ) ) # ( !\sobel_x|px_count_out|counter:count[4]~q\ & ( \sobel_x|px_count_out|counter:count[2]~q\ & ( 
-- (\sobel_x|px_count_out|counter:count[1]~DUPLICATE_q\ & (\sobel_x|data_ready_s~0_combout\ & (\sobel_x|px_count_out|counter:count[0]~DUPLICATE_q\ & \sobel_x|px_count_out|counter:count[3]~q\))) ) ) ) # ( \sobel_x|px_count_out|counter:count[4]~q\ & ( 
-- !\sobel_x|px_count_out|counter:count[2]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|px_count_out|ALT_INV_counter:count[1]~DUPLICATE_q\,
	datab => \sobel_x|ALT_INV_data_ready_s~0_combout\,
	datac => \sobel_x|px_count_out|ALT_INV_counter:count[0]~DUPLICATE_q\,
	datad => \sobel_x|px_count_out|ALT_INV_counter:count[3]~q\,
	datae => \sobel_x|px_count_out|ALT_INV_counter:count[4]~q\,
	dataf => \sobel_x|px_count_out|ALT_INV_counter:count[2]~q\,
	combout => \sobel_x|px_count_out|counter:count[4]~0_combout\);

-- Location: FF_X52_Y15_N14
\sobel_x|px_count_out|counter:count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|px_count_out|counter:count[4]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count_out|counter:count[4]~q\);

-- Location: MLABCELL_X52_Y15_N9
\sobel_x|px_count_out|count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|px_count_out|count~0_combout\ = ( \sobel_x|px_count_out|counter:count[3]~q\ & ( \sobel_x|px_count_out|counter:count[2]~q\ & ( (!\sobel_x|px_count_out|counter:count[0]~DUPLICATE_q\) # (!\sobel_x|px_count_out|counter:count[1]~q\) ) ) ) # ( 
-- !\sobel_x|px_count_out|counter:count[3]~q\ & ( \sobel_x|px_count_out|counter:count[2]~q\ & ( (\sobel_x|px_count_out|counter:count[0]~DUPLICATE_q\ & (!\sobel_x|px_count_out|counter:count[4]~q\ & \sobel_x|px_count_out|counter:count[1]~q\)) ) ) ) # ( 
-- \sobel_x|px_count_out|counter:count[3]~q\ & ( !\sobel_x|px_count_out|counter:count[2]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000010001001111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|px_count_out|ALT_INV_counter:count[0]~DUPLICATE_q\,
	datab => \sobel_x|px_count_out|ALT_INV_counter:count[4]~q\,
	datad => \sobel_x|px_count_out|ALT_INV_counter:count[1]~q\,
	datae => \sobel_x|px_count_out|ALT_INV_counter:count[3]~q\,
	dataf => \sobel_x|px_count_out|ALT_INV_counter:count[2]~q\,
	combout => \sobel_x|px_count_out|count~0_combout\);

-- Location: FF_X52_Y15_N11
\sobel_x|px_count_out|counter:count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|px_count_out|count~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_x|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count_out|counter:count[3]~q\);

-- Location: MLABCELL_X52_Y15_N39
\sobel_x|px_count_out|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|px_count_out|Equal0~0_combout\ = ( \sobel_x|px_count_out|counter:count[2]~q\ & ( (\sobel_x|px_count_out|counter:count[0]~DUPLICATE_q\ & (!\sobel_x|px_count_out|counter:count[3]~q\ & (\sobel_x|px_count_out|counter:count[4]~q\ & 
-- \sobel_x|px_count_out|counter:count[1]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|px_count_out|ALT_INV_counter:count[0]~DUPLICATE_q\,
	datab => \sobel_x|px_count_out|ALT_INV_counter:count[3]~q\,
	datac => \sobel_x|px_count_out|ALT_INV_counter:count[4]~q\,
	datad => \sobel_x|px_count_out|ALT_INV_counter:count[1]~q\,
	dataf => \sobel_x|px_count_out|ALT_INV_counter:count[2]~q\,
	combout => \sobel_x|px_count_out|Equal0~0_combout\);

-- Location: FF_X52_Y15_N47
\sobel_x|px_count_out|count_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|px_count_out|Equal0~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \sobel_x|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count_out|count_done~q\);

-- Location: MLABCELL_X52_Y13_N51
\sobel_x|FSM|state.image_finished~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|FSM|state.image_finished~0_combout\ = ((\sobel_x|FSM|state.final_pixels~q\ & \sobel_x|px_count_out|count_done~q\)) # (\sobel_x|FSM|state.image_finished~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|FSM|ALT_INV_state.final_pixels~q\,
	datac => \sobel_x|px_count_out|ALT_INV_count_done~q\,
	datad => \sobel_x|FSM|ALT_INV_state.image_finished~q\,
	combout => \sobel_x|FSM|state.image_finished~0_combout\);

-- Location: FF_X52_Y13_N53
\sobel_x|FSM|state.image_finished\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|FSM|state.image_finished~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|FSM|state.image_finished~q\);

-- Location: MLABCELL_X52_Y13_N48
\sobel_x|FSM|cnt_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|FSM|cnt_en~0_combout\ = (!\sobel_x|FSM|state.final_pixels~q\ & (!\sobel_x|FSM|state.image_finished~q\ & \sobel_x|FSM|state.idle~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|FSM|ALT_INV_state.final_pixels~q\,
	datac => \sobel_x|FSM|ALT_INV_state.image_finished~q\,
	datad => \sobel_x|FSM|ALT_INV_state.idle~q\,
	combout => \sobel_x|FSM|cnt_en~0_combout\);

-- Location: LABCELL_X53_Y15_N0
\sobel_x|px_count|pixel_count[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|px_count|pixel_count[1]~3_combout\ = !\sobel_x|px_count|pixel_count\(1) $ (((!\sobel_x|FSM|cnt_en~0_combout\) # (!\sobel_x|px_count|pixel_count\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111100000000111111110000000011111111000000001111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|FSM|ALT_INV_cnt_en~0_combout\,
	datac => \sobel_x|px_count|ALT_INV_pixel_count\(0),
	datad => \sobel_x|px_count|ALT_INV_pixel_count\(1),
	combout => \sobel_x|px_count|pixel_count[1]~3_combout\);

-- Location: FF_X53_Y15_N1
\sobel_x|px_count|pixel_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|px_count|pixel_count[1]~3_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count|pixel_count\(1));

-- Location: LABCELL_X53_Y15_N12
\sobel_x|px_count|pixel_count[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|px_count|pixel_count[2]~2_combout\ = ( \sobel_x|px_count|pixel_count\(1) & ( !\sobel_x|px_count|pixel_count\(2) $ (((!\sobel_x|FSM|cnt_en~0_combout\) # (!\sobel_x|px_count|pixel_count\(0)))) ) ) # ( !\sobel_x|px_count|pixel_count\(1) & ( 
-- \sobel_x|px_count|pixel_count\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000011111111000000001111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|FSM|ALT_INV_cnt_en~0_combout\,
	datac => \sobel_x|px_count|ALT_INV_pixel_count\(0),
	datad => \sobel_x|px_count|ALT_INV_pixel_count\(2),
	dataf => \sobel_x|px_count|ALT_INV_pixel_count\(1),
	combout => \sobel_x|px_count|pixel_count[2]~2_combout\);

-- Location: FF_X53_Y15_N14
\sobel_x|px_count|pixel_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|px_count|pixel_count[2]~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count|pixel_count\(2));

-- Location: LABCELL_X53_Y15_N3
\sobel_x|px_count|pixel_count[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|px_count|pixel_count[3]~1_combout\ = ( \sobel_x|px_count|pixel_count\(1) & ( !\sobel_x|px_count|pixel_count\(3) $ (((!\sobel_x|px_count|pixel_count\(0)) # ((!\sobel_x|FSM|cnt_en~0_combout\) # (!\sobel_x|px_count|pixel_count\(2))))) ) ) # ( 
-- !\sobel_x|px_count|pixel_count\(1) & ( \sobel_x|px_count|pixel_count\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111111100000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|px_count|ALT_INV_pixel_count\(0),
	datab => \sobel_x|FSM|ALT_INV_cnt_en~0_combout\,
	datac => \sobel_x|px_count|ALT_INV_pixel_count\(2),
	datad => \sobel_x|px_count|ALT_INV_pixel_count\(3),
	dataf => \sobel_x|px_count|ALT_INV_pixel_count\(1),
	combout => \sobel_x|px_count|pixel_count[3]~1_combout\);

-- Location: FF_X53_Y15_N5
\sobel_x|px_count|pixel_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|px_count|pixel_count[3]~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count|pixel_count\(3));

-- Location: FF_X53_Y15_N2
\sobel_x|px_count|pixel_count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|px_count|pixel_count[1]~3_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count|pixel_count[1]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y15_N18
\sobel_x|px_count|pixel_count[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|px_count|pixel_count[4]~0_combout\ = ( \sobel_x|px_count|pixel_count\(4) & ( \sobel_x|px_count|pixel_count\(1) & ( (!\sobel_x|px_count|pixel_count\(3)) # ((!\sobel_x|FSM|cnt_en~0_combout\) # ((!\sobel_x|px_count|pixel_count\(0)) # 
-- (!\sobel_x|px_count|pixel_count\(2)))) ) ) ) # ( !\sobel_x|px_count|pixel_count\(4) & ( \sobel_x|px_count|pixel_count\(1) & ( (\sobel_x|px_count|pixel_count\(3) & (\sobel_x|FSM|cnt_en~0_combout\ & (\sobel_x|px_count|pixel_count\(0) & 
-- \sobel_x|px_count|pixel_count\(2)))) ) ) ) # ( \sobel_x|px_count|pixel_count\(4) & ( !\sobel_x|px_count|pixel_count\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|px_count|ALT_INV_pixel_count\(3),
	datab => \sobel_x|FSM|ALT_INV_cnt_en~0_combout\,
	datac => \sobel_x|px_count|ALT_INV_pixel_count\(0),
	datad => \sobel_x|px_count|ALT_INV_pixel_count\(2),
	datae => \sobel_x|px_count|ALT_INV_pixel_count\(4),
	dataf => \sobel_x|px_count|ALT_INV_pixel_count\(1),
	combout => \sobel_x|px_count|pixel_count[4]~0_combout\);

-- Location: FF_X53_Y15_N19
\sobel_x|px_count|pixel_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|px_count|pixel_count[4]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count|pixel_count\(4));

-- Location: LABCELL_X53_Y15_N30
\sobel_x|px_count|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|px_count|Equal1~0_combout\ = ( \sobel_x|px_count|pixel_count\(4) & ( (\sobel_x|px_count|pixel_count\(3) & (!\sobel_x|px_count|pixel_count\(2) & (!\sobel_x|px_count|pixel_count\(0) & \sobel_x|px_count|pixel_count[1]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|px_count|ALT_INV_pixel_count\(3),
	datab => \sobel_x|px_count|ALT_INV_pixel_count\(2),
	datac => \sobel_x|px_count|ALT_INV_pixel_count\(0),
	datad => \sobel_x|px_count|ALT_INV_pixel_count[1]~DUPLICATE_q\,
	dataf => \sobel_x|px_count|ALT_INV_pixel_count\(4),
	combout => \sobel_x|px_count|Equal1~0_combout\);

-- Location: LABCELL_X53_Y15_N54
\sobel_x|px_count|pixel_count~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|px_count|pixel_count~4_combout\ = ( !\sobel_x|px_count|Equal1~0_combout\ & ( !\sobel_x|px_count|pixel_count\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|px_count|ALT_INV_pixel_count\(0),
	dataf => \sobel_x|px_count|ALT_INV_Equal1~0_combout\,
	combout => \sobel_x|px_count|pixel_count~4_combout\);

-- Location: FF_X53_Y15_N56
\sobel_x|px_count|pixel_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|px_count|pixel_count~4_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_x|FSM|cnt_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count|pixel_count\(0));

-- Location: LABCELL_X53_Y15_N36
\sobel_x|px_count|conv_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|px_count|conv_ready~0_combout\ = ( \sobel_x|px_count|conv_ready~q\ & ( \sobel_x|px_count|pixel_count\(4) & ( ((!\sobel_x|px_count|pixel_count\(1)) # ((!\sobel_x|px_count|pixel_count\(3)) # (\sobel_x|px_count|pixel_count\(2)))) # 
-- (\sobel_x|px_count|pixel_count\(0)) ) ) ) # ( \sobel_x|px_count|conv_ready~q\ & ( !\sobel_x|px_count|pixel_count\(4) ) ) # ( !\sobel_x|px_count|conv_ready~q\ & ( !\sobel_x|px_count|pixel_count\(4) & ( (!\sobel_x|px_count|pixel_count\(0) & 
-- (\sobel_x|px_count|pixel_count\(1) & (\sobel_x|px_count|pixel_count\(3) & !\sobel_x|px_count|pixel_count\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000111111111111111100000000000000001111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|px_count|ALT_INV_pixel_count\(0),
	datab => \sobel_x|px_count|ALT_INV_pixel_count\(1),
	datac => \sobel_x|px_count|ALT_INV_pixel_count\(3),
	datad => \sobel_x|px_count|ALT_INV_pixel_count\(2),
	datae => \sobel_x|px_count|ALT_INV_conv_ready~q\,
	dataf => \sobel_x|px_count|ALT_INV_pixel_count\(4),
	combout => \sobel_x|px_count|conv_ready~0_combout\);

-- Location: FF_X53_Y15_N37
\sobel_x|px_count|conv_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|px_count|conv_ready~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_x|FSM|cnt_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count|conv_ready~q\);

-- Location: IOIBUF_X68_Y0_N35
\enable~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enable,
	o => \enable~input_o\);

-- Location: LABCELL_X63_Y2_N6
\dist|cnt~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|cnt~3_combout\ = ( \dist|Equal0~0_combout\ & ( !\dist|cnt\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dist|ALT_INV_cnt\(0),
	dataf => \dist|ALT_INV_Equal0~0_combout\,
	combout => \dist|cnt~3_combout\);

-- Location: IOIBUF_X66_Y0_N75
\ack~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ack,
	o => \ack~input_o\);

-- Location: FF_X63_Y2_N8
\dist|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \dist|cnt~3_combout\,
	clrn => \ALT_INV_ack~input_o\,
	ena => \enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dist|cnt\(0));

-- Location: LABCELL_X63_Y2_N0
\dist|cnt[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|cnt[1]~2_combout\ = ( \dist|cnt\(1) & ( (!\enable~input_o\) # (!\dist|cnt\(0)) ) ) # ( !\dist|cnt\(1) & ( (\enable~input_o\ & \dist|cnt\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111000000000000000011111111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_enable~input_o\,
	datad => \dist|ALT_INV_cnt\(0),
	datae => \dist|ALT_INV_cnt\(1),
	combout => \dist|cnt[1]~2_combout\);

-- Location: FF_X63_Y2_N2
\dist|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \dist|cnt[1]~2_combout\,
	clrn => \ALT_INV_ack~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dist|cnt\(1));

-- Location: LABCELL_X63_Y2_N24
\dist|cnt[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|cnt[2]~1_combout\ = ( \dist|cnt\(1) & ( !\dist|cnt\(2) $ (((!\enable~input_o\) # (!\dist|cnt\(0)))) ) ) # ( !\dist|cnt\(1) & ( \dist|cnt\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010001111011100001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_enable~input_o\,
	datab => \dist|ALT_INV_cnt\(0),
	datad => \dist|ALT_INV_cnt\(2),
	dataf => \dist|ALT_INV_cnt\(1),
	combout => \dist|cnt[2]~1_combout\);

-- Location: FF_X63_Y2_N26
\dist|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \dist|cnt[2]~1_combout\,
	clrn => \ALT_INV_ack~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dist|cnt\(2));

-- Location: LABCELL_X63_Y2_N42
\dist|cnt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|cnt~0_combout\ = ( \dist|cnt\(3) & ( (!\dist|cnt\(2) & ((\dist|cnt\(0)) # (\dist|cnt\(1)))) # (\dist|cnt\(2) & ((!\dist|cnt\(1)) # (!\dist|cnt\(0)))) ) ) # ( !\dist|cnt\(3) & ( (\dist|cnt\(2) & (\dist|cnt\(1) & \dist|cnt\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101010111111111101000000000000001010101111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dist|ALT_INV_cnt\(2),
	datac => \dist|ALT_INV_cnt\(1),
	datad => \dist|ALT_INV_cnt\(0),
	datae => \dist|ALT_INV_cnt\(3),
	combout => \dist|cnt~0_combout\);

-- Location: FF_X63_Y2_N44
\dist|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \dist|cnt~0_combout\,
	clrn => \ALT_INV_ack~input_o\,
	ena => \enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dist|cnt\(3));

-- Location: LABCELL_X63_Y2_N9
\dist|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Equal0~0_combout\ = ( \dist|cnt\(2) ) # ( !\dist|cnt\(2) & ( ((!\dist|cnt\(3)) # (\dist|cnt\(0))) # (\dist|cnt\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111110111111101111111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dist|ALT_INV_cnt\(1),
	datab => \dist|ALT_INV_cnt\(0),
	datac => \dist|ALT_INV_cnt\(3),
	dataf => \dist|ALT_INV_cnt\(2),
	combout => \dist|Equal0~0_combout\);

-- Location: FF_X63_Y2_N11
\dist|control_shift\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \dist|Equal0~0_combout\,
	clrn => \ALT_INV_ack~input_o\,
	ena => \enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dist|control_shift~q\);

-- Location: LABCELL_X51_Y15_N0
\gaussian|px_count|pixel_count~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|px_count|pixel_count~4_combout\ = ( !\gaussian|px_count|Equal1~0_combout\ & ( !\gaussian|px_count|pixel_count\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \gaussian|px_count|ALT_INV_pixel_count\(0),
	dataf => \gaussian|px_count|ALT_INV_Equal1~0_combout\,
	combout => \gaussian|px_count|pixel_count~4_combout\);

-- Location: FF_X53_Y15_N7
\gaussian|px_count_out|counter:count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|px_count_out|count~3_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count_out|counter:count[0]~q\);

-- Location: LABCELL_X53_Y15_N6
\gaussian|px_count_out|count~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|px_count_out|count~3_combout\ = ( \gaussian|px_count_out|counter:count[0]~q\ & ( \gaussian|px_count_out|Equal0~0_combout\ ) ) # ( !\gaussian|px_count_out|counter:count[0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|px_count_out|ALT_INV_Equal0~0_combout\,
	datae => \gaussian|px_count_out|ALT_INV_counter:count[0]~q\,
	combout => \gaussian|px_count_out|count~3_combout\);

-- Location: FF_X53_Y15_N8
\gaussian|px_count_out|counter:count[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|px_count_out|count~3_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count_out|counter:count[0]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y15_N51
\gaussian|px_count_out|count~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|px_count_out|count~2_combout\ = (!\gaussian|px_count_out|counter:count[0]~DUPLICATE_q\ $ (!\gaussian|px_count_out|counter:count[1]~q\)) # (\gaussian|px_count_out|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111110011001111111111001100111111111100110011111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|px_count_out|ALT_INV_Equal0~0_combout\,
	datac => \gaussian|px_count_out|ALT_INV_counter:count[0]~DUPLICATE_q\,
	datad => \gaussian|px_count_out|ALT_INV_counter:count[1]~q\,
	combout => \gaussian|px_count_out|count~2_combout\);

-- Location: FF_X53_Y15_N53
\gaussian|px_count_out|counter:count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|px_count_out|count~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count_out|counter:count[1]~q\);

-- Location: FF_X53_Y15_N49
\gaussian|px_count_out|counter:count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|px_count_out|count~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count_out|counter:count[2]~q\);

-- Location: LABCELL_X53_Y15_N48
\gaussian|px_count_out|count~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|px_count_out|count~1_combout\ = ( \gaussian|px_count_out|counter:count[0]~q\ & ( (!\gaussian|px_count_out|counter:count[1]~q\ $ (!\gaussian|px_count_out|counter:count[2]~q\)) # (\gaussian|px_count_out|Equal0~0_combout\) ) ) # ( 
-- !\gaussian|px_count_out|counter:count[0]~q\ & ( (\gaussian|px_count_out|counter:count[2]~q\) # (\gaussian|px_count_out|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100111111111100110011111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|px_count_out|ALT_INV_Equal0~0_combout\,
	datac => \gaussian|px_count_out|ALT_INV_counter:count[1]~q\,
	datad => \gaussian|px_count_out|ALT_INV_counter:count[2]~q\,
	dataf => \gaussian|px_count_out|ALT_INV_counter:count[0]~q\,
	combout => \gaussian|px_count_out|count~1_combout\);

-- Location: FF_X53_Y15_N50
\gaussian|px_count_out|counter:count[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|px_count_out|count~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count_out|counter:count[2]~DUPLICATE_q\);

-- Location: FF_X53_Y15_N46
\gaussian|px_count_out|counter:count[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|px_count_out|count~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count_out|counter:count[3]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y15_N24
\gaussian|px_count_out|counter:count[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|px_count_out|counter:count[4]~0_combout\ = ( \gaussian|px_count_out|counter:count[4]~q\ & ( \gaussian|px_count_out|counter:count[3]~DUPLICATE_q\ & ( (!\gaussian|px_count_out|counter:count[1]~q\) # ((!\gaussian|data_ready_s~0_combout\) # 
-- ((!\gaussian|px_count_out|counter:count[2]~DUPLICATE_q\) # (!\gaussian|px_count_out|counter:count[0]~DUPLICATE_q\))) ) ) ) # ( !\gaussian|px_count_out|counter:count[4]~q\ & ( \gaussian|px_count_out|counter:count[3]~DUPLICATE_q\ & ( 
-- (\gaussian|px_count_out|counter:count[1]~q\ & (\gaussian|data_ready_s~0_combout\ & (\gaussian|px_count_out|counter:count[2]~DUPLICATE_q\ & \gaussian|px_count_out|counter:count[0]~DUPLICATE_q\))) ) ) ) # ( \gaussian|px_count_out|counter:count[4]~q\ & ( 
-- !\gaussian|px_count_out|counter:count[3]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|px_count_out|ALT_INV_counter:count[1]~q\,
	datab => \gaussian|ALT_INV_data_ready_s~0_combout\,
	datac => \gaussian|px_count_out|ALT_INV_counter:count[2]~DUPLICATE_q\,
	datad => \gaussian|px_count_out|ALT_INV_counter:count[0]~DUPLICATE_q\,
	datae => \gaussian|px_count_out|ALT_INV_counter:count[4]~q\,
	dataf => \gaussian|px_count_out|ALT_INV_counter:count[3]~DUPLICATE_q\,
	combout => \gaussian|px_count_out|counter:count[4]~0_combout\);

-- Location: FF_X53_Y15_N25
\gaussian|px_count_out|counter:count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|px_count_out|counter:count[4]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count_out|counter:count[4]~q\);

-- Location: LABCELL_X53_Y15_N45
\gaussian|px_count_out|count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|px_count_out|count~0_combout\ = ( \gaussian|px_count_out|counter:count[3]~q\ & ( \gaussian|px_count_out|counter:count[4]~q\ & ( (!\gaussian|px_count_out|counter:count[2]~DUPLICATE_q\) # ((!\gaussian|px_count_out|counter:count[0]~DUPLICATE_q\) # 
-- (!\gaussian|px_count_out|counter:count[1]~q\)) ) ) ) # ( \gaussian|px_count_out|counter:count[3]~q\ & ( !\gaussian|px_count_out|counter:count[4]~q\ & ( (!\gaussian|px_count_out|counter:count[2]~DUPLICATE_q\) # 
-- ((!\gaussian|px_count_out|counter:count[0]~DUPLICATE_q\) # (!\gaussian|px_count_out|counter:count[1]~q\)) ) ) ) # ( !\gaussian|px_count_out|counter:count[3]~q\ & ( !\gaussian|px_count_out|counter:count[4]~q\ & ( 
-- (\gaussian|px_count_out|counter:count[2]~DUPLICATE_q\ & (\gaussian|px_count_out|counter:count[0]~DUPLICATE_q\ & \gaussian|px_count_out|counter:count[1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101111111111111101000000000000000001111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|px_count_out|ALT_INV_counter:count[2]~DUPLICATE_q\,
	datac => \gaussian|px_count_out|ALT_INV_counter:count[0]~DUPLICATE_q\,
	datad => \gaussian|px_count_out|ALT_INV_counter:count[1]~q\,
	datae => \gaussian|px_count_out|ALT_INV_counter:count[3]~q\,
	dataf => \gaussian|px_count_out|ALT_INV_counter:count[4]~q\,
	combout => \gaussian|px_count_out|count~0_combout\);

-- Location: FF_X53_Y15_N47
\gaussian|px_count_out|counter:count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|px_count_out|count~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count_out|counter:count[3]~q\);

-- Location: LABCELL_X53_Y15_N57
\gaussian|px_count_out|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|px_count_out|Equal0~0_combout\ = ( \gaussian|px_count_out|counter:count[4]~q\ & ( (\gaussian|px_count_out|counter:count[1]~q\ & (\gaussian|px_count_out|counter:count[0]~DUPLICATE_q\ & (!\gaussian|px_count_out|counter:count[3]~q\ & 
-- \gaussian|px_count_out|counter:count[2]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|px_count_out|ALT_INV_counter:count[1]~q\,
	datab => \gaussian|px_count_out|ALT_INV_counter:count[0]~DUPLICATE_q\,
	datac => \gaussian|px_count_out|ALT_INV_counter:count[3]~q\,
	datad => \gaussian|px_count_out|ALT_INV_counter:count[2]~q\,
	dataf => \gaussian|px_count_out|ALT_INV_counter:count[4]~q\,
	combout => \gaussian|px_count_out|Equal0~0_combout\);

-- Location: FF_X50_Y15_N14
\gaussian|px_count_out|count_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|px_count_out|Equal0~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count_out|count_done~q\);

-- Location: LABCELL_X50_Y15_N57
\gaussian|px_count|pixel_count[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|px_count|pixel_count[1]~3_combout\ = ( \gaussian|px_count|pixel_count\(1) & ( \gaussian|px_count|pixel_count\(0) & ( !\gaussian|FSM|cnt_en~0_combout\ ) ) ) # ( !\gaussian|px_count|pixel_count\(1) & ( \gaussian|px_count|pixel_count\(0) & ( 
-- \gaussian|FSM|cnt_en~0_combout\ ) ) ) # ( \gaussian|px_count|pixel_count\(1) & ( !\gaussian|px_count|pixel_count\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101011010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|FSM|ALT_INV_cnt_en~0_combout\,
	datae => \gaussian|px_count|ALT_INV_pixel_count\(1),
	dataf => \gaussian|px_count|ALT_INV_pixel_count\(0),
	combout => \gaussian|px_count|pixel_count[1]~3_combout\);

-- Location: FF_X50_Y15_N58
\gaussian|px_count|pixel_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|px_count|pixel_count[1]~3_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count|pixel_count\(1));

-- Location: FF_X51_Y15_N17
\gaussian|px_count|pixel_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|px_count|pixel_count[2]~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count|pixel_count\(2));

-- Location: LABCELL_X51_Y15_N15
\gaussian|px_count|pixel_count[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|px_count|pixel_count[2]~2_combout\ = ( \gaussian|px_count|pixel_count\(0) & ( !\gaussian|px_count|pixel_count\(2) $ (((!\gaussian|FSM|cnt_en~0_combout\) # (!\gaussian|px_count|pixel_count\(1)))) ) ) # ( !\gaussian|px_count|pixel_count\(0) & ( 
-- \gaussian|px_count|pixel_count\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000011111111000000001111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|FSM|ALT_INV_cnt_en~0_combout\,
	datac => \gaussian|px_count|ALT_INV_pixel_count\(1),
	datad => \gaussian|px_count|ALT_INV_pixel_count\(2),
	dataf => \gaussian|px_count|ALT_INV_pixel_count\(0),
	combout => \gaussian|px_count|pixel_count[2]~2_combout\);

-- Location: FF_X51_Y15_N16
\gaussian|px_count|pixel_count[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|px_count|pixel_count[2]~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count|pixel_count[2]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y15_N12
\gaussian|px_count|pixel_count[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|px_count|pixel_count[3]~1_combout\ = ( \gaussian|px_count|pixel_count[2]~DUPLICATE_q\ & ( !\gaussian|px_count|pixel_count\(3) $ (((!\gaussian|px_count|pixel_count\(0)) # ((!\gaussian|FSM|cnt_en~0_combout\) # 
-- (!\gaussian|px_count|pixel_count\(1))))) ) ) # ( !\gaussian|px_count|pixel_count[2]~DUPLICATE_q\ & ( \gaussian|px_count|pixel_count\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111111100000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|px_count|ALT_INV_pixel_count\(0),
	datab => \gaussian|FSM|ALT_INV_cnt_en~0_combout\,
	datac => \gaussian|px_count|ALT_INV_pixel_count\(1),
	datad => \gaussian|px_count|ALT_INV_pixel_count\(3),
	dataf => \gaussian|px_count|ALT_INV_pixel_count[2]~DUPLICATE_q\,
	combout => \gaussian|px_count|pixel_count[3]~1_combout\);

-- Location: FF_X51_Y15_N14
\gaussian|px_count|pixel_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|px_count|pixel_count[3]~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count|pixel_count\(3));

-- Location: LABCELL_X51_Y15_N48
\gaussian|px_count|pixel_count[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|px_count|pixel_count[4]~0_combout\ = ( \gaussian|px_count|pixel_count\(4) & ( \gaussian|px_count|pixel_count\(1) & ( (!\gaussian|px_count|pixel_count\(0)) # ((!\gaussian|px_count|pixel_count\(3)) # ((!\gaussian|FSM|cnt_en~0_combout\) # 
-- (!\gaussian|px_count|pixel_count\(2)))) ) ) ) # ( !\gaussian|px_count|pixel_count\(4) & ( \gaussian|px_count|pixel_count\(1) & ( (\gaussian|px_count|pixel_count\(0) & (\gaussian|px_count|pixel_count\(3) & (\gaussian|FSM|cnt_en~0_combout\ & 
-- \gaussian|px_count|pixel_count\(2)))) ) ) ) # ( \gaussian|px_count|pixel_count\(4) & ( !\gaussian|px_count|pixel_count\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|px_count|ALT_INV_pixel_count\(0),
	datab => \gaussian|px_count|ALT_INV_pixel_count\(3),
	datac => \gaussian|FSM|ALT_INV_cnt_en~0_combout\,
	datad => \gaussian|px_count|ALT_INV_pixel_count\(2),
	datae => \gaussian|px_count|ALT_INV_pixel_count\(4),
	dataf => \gaussian|px_count|ALT_INV_pixel_count\(1),
	combout => \gaussian|px_count|pixel_count[4]~0_combout\);

-- Location: FF_X51_Y15_N50
\gaussian|px_count|pixel_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|px_count|pixel_count[4]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count|pixel_count\(4));

-- Location: LABCELL_X51_Y15_N54
\gaussian|px_count|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|px_count|LessThan0~0_combout\ = ( \gaussian|px_count|pixel_count[2]~DUPLICATE_q\ ) # ( !\gaussian|px_count|pixel_count[2]~DUPLICATE_q\ & ( (\gaussian|px_count|pixel_count\(4)) # (\gaussian|px_count|pixel_count\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|px_count|ALT_INV_pixel_count\(3),
	datac => \gaussian|px_count|ALT_INV_pixel_count\(4),
	dataf => \gaussian|px_count|ALT_INV_pixel_count[2]~DUPLICATE_q\,
	combout => \gaussian|px_count|LessThan0~0_combout\);

-- Location: FF_X51_Y15_N56
\gaussian|px_count|first_pixels_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|px_count|LessThan0~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|FSM|cnt_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count|first_pixels_done~q\);

-- Location: LABCELL_X51_Y15_N30
\gaussian|px_count|conv_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|px_count|conv_ready~0_combout\ = ( \gaussian|px_count|conv_ready~q\ & ( \gaussian|px_count|pixel_count\(4) & ( (((!\gaussian|px_count|pixel_count\(1)) # (!\gaussian|px_count|pixel_count\(3))) # (\gaussian|px_count|pixel_count\(2))) # 
-- (\gaussian|px_count|pixel_count\(0)) ) ) ) # ( \gaussian|px_count|conv_ready~q\ & ( !\gaussian|px_count|pixel_count\(4) ) ) # ( !\gaussian|px_count|conv_ready~q\ & ( !\gaussian|px_count|pixel_count\(4) & ( (!\gaussian|px_count|pixel_count\(0) & 
-- (!\gaussian|px_count|pixel_count\(2) & (\gaussian|px_count|pixel_count\(1) & \gaussian|px_count|pixel_count\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000111111111111111100000000000000001111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|px_count|ALT_INV_pixel_count\(0),
	datab => \gaussian|px_count|ALT_INV_pixel_count\(2),
	datac => \gaussian|px_count|ALT_INV_pixel_count\(1),
	datad => \gaussian|px_count|ALT_INV_pixel_count\(3),
	datae => \gaussian|px_count|ALT_INV_conv_ready~q\,
	dataf => \gaussian|px_count|ALT_INV_pixel_count\(4),
	combout => \gaussian|px_count|conv_ready~0_combout\);

-- Location: FF_X51_Y15_N31
\gaussian|px_count|conv_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|px_count|conv_ready~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|FSM|cnt_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count|conv_ready~q\);

-- Location: LABCELL_X51_Y15_N36
\gaussian|FSM|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|FSM|Selector1~0_combout\ = ( \gaussian|FSM|state.init_pixels~q\ & ( \gaussian|px_count|conv_ready~q\ & ( (!\gaussian|px_count|first_pixels_done~q\ & \dist|control_shift~q\) ) ) ) # ( \gaussian|FSM|state.init_pixels~q\ & ( 
-- !\gaussian|px_count|conv_ready~q\ & ( (!\gaussian|px_count|first_pixels_done~q\ & \dist|control_shift~q\) ) ) ) # ( !\gaussian|FSM|state.init_pixels~q\ & ( !\gaussian|px_count|conv_ready~q\ & ( (!\gaussian|px_count|first_pixels_done~q\ & 
-- (\dist|control_shift~q\ & (!\gaussian|px_count|last_pixels~q\ & !\gaussian|FSM|state.idle~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000100010001000000000000000000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|px_count|ALT_INV_first_pixels_done~q\,
	datab => \dist|ALT_INV_control_shift~q\,
	datac => \gaussian|px_count|ALT_INV_last_pixels~q\,
	datad => \gaussian|FSM|ALT_INV_state.idle~q\,
	datae => \gaussian|FSM|ALT_INV_state.init_pixels~q\,
	dataf => \gaussian|px_count|ALT_INV_conv_ready~q\,
	combout => \gaussian|FSM|Selector1~0_combout\);

-- Location: FF_X51_Y15_N37
\gaussian|FSM|state.init_pixels\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|FSM|Selector1~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|FSM|state.init_pixels~q\);

-- Location: FF_X51_Y15_N26
\gaussian|FSM|state.idle~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|FSM|Selector0~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|FSM|state.idle~DUPLICATE_q\);

-- Location: LABCELL_X51_Y15_N6
\gaussian|FSM|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|FSM|Selector2~0_combout\ = ( !\gaussian|FSM|state.load_pixels~q\ & ( \gaussian|FSM|state.idle~DUPLICATE_q\ ) ) # ( !\gaussian|FSM|state.load_pixels~q\ & ( !\gaussian|FSM|state.idle~DUPLICATE_q\ & ( (!\gaussian|px_count|first_pixels_done~q\) # 
-- (\gaussian|px_count|last_pixels~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|px_count|ALT_INV_last_pixels~q\,
	datac => \gaussian|px_count|ALT_INV_first_pixels_done~q\,
	datae => \gaussian|FSM|ALT_INV_state.load_pixels~q\,
	dataf => \gaussian|FSM|ALT_INV_state.idle~DUPLICATE_q\,
	combout => \gaussian|FSM|Selector2~0_combout\);

-- Location: LABCELL_X51_Y15_N27
\gaussian|FSM|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|FSM|Selector2~1_combout\ = ( \gaussian|px_count|conv_ready~q\ & ( (\gaussian|FSM|state.init_pixels~q\ & (\dist|control_shift~q\ & \gaussian|px_count|first_pixels_done~q\)) ) ) # ( !\gaussian|px_count|conv_ready~q\ & ( (\dist|control_shift~q\ & 
-- ((!\gaussian|FSM|Selector2~0_combout\) # ((\gaussian|FSM|state.init_pixels~q\ & \gaussian|px_count|first_pixels_done~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110001001100000011000100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|FSM|ALT_INV_state.init_pixels~q\,
	datab => \dist|ALT_INV_control_shift~q\,
	datac => \gaussian|FSM|ALT_INV_Selector2~0_combout\,
	datad => \gaussian|px_count|ALT_INV_first_pixels_done~q\,
	dataf => \gaussian|px_count|ALT_INV_conv_ready~q\,
	combout => \gaussian|FSM|Selector2~1_combout\);

-- Location: FF_X51_Y15_N29
\gaussian|FSM|state.load_pixels\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|FSM|Selector2~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|FSM|state.load_pixels~q\);

-- Location: LABCELL_X51_Y15_N42
\gaussian|FSM|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|FSM|Selector0~0_combout\ = ( \gaussian|px_count|conv_ready~q\ & ( (!\gaussian|FSM|state.idle~q\ & ((!\gaussian|px_count|first_pixels_done~q\) # ((!\dist|control_shift~q\) # (\gaussian|px_count|last_pixels~q\)))) ) ) # ( 
-- !\gaussian|px_count|conv_ready~q\ & ( (!\gaussian|FSM|state.idle~q\ & ((!\gaussian|px_count|last_pixels~q\ & ((!\dist|control_shift~q\))) # (\gaussian|px_count|last_pixels~q\ & (!\gaussian|px_count|first_pixels_done~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010001000110000001000100011001000110011001100100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|px_count|ALT_INV_first_pixels_done~q\,
	datab => \gaussian|FSM|ALT_INV_state.idle~q\,
	datac => \dist|ALT_INV_control_shift~q\,
	datad => \gaussian|px_count|ALT_INV_last_pixels~q\,
	dataf => \gaussian|px_count|ALT_INV_conv_ready~q\,
	combout => \gaussian|FSM|Selector0~0_combout\);

-- Location: FF_X51_Y15_N22
\gaussian|FSM|state.convolutions_abort\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|FSM|state~11_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|FSM|state.convolutions_abort~q\);

-- Location: LABCELL_X51_Y15_N24
\gaussian|FSM|Selector0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|FSM|Selector0~1_combout\ = ( !\gaussian|FSM|state.convolutions_abort~q\ & ( (!\gaussian|FSM|Selector0~0_combout\ & (((!\gaussian|FSM|state.init_pixels~q\ & !\gaussian|FSM|state.load_pixels~q\)) # (\dist|control_shift~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001100000000101100110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|FSM|ALT_INV_state.init_pixels~q\,
	datab => \dist|ALT_INV_control_shift~q\,
	datac => \gaussian|FSM|ALT_INV_state.load_pixels~q\,
	datad => \gaussian|FSM|ALT_INV_Selector0~0_combout\,
	dataf => \gaussian|FSM|ALT_INV_state.convolutions_abort~q\,
	combout => \gaussian|FSM|Selector0~1_combout\);

-- Location: FF_X51_Y15_N25
\gaussian|FSM|state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|FSM|Selector0~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|FSM|state.idle~q\);

-- Location: LABCELL_X51_Y15_N57
\gaussian|FSM|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|FSM|Selector3~0_combout\ = ( !\gaussian|FSM|state.convolutions~q\ & ( (!\gaussian|px_count|first_pixels_done~q\) # ((!\gaussian|px_count|conv_ready~q\) # (\gaussian|FSM|state.idle~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101111111111111010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|px_count|ALT_INV_first_pixels_done~q\,
	datac => \gaussian|FSM|ALT_INV_state.idle~q\,
	datad => \gaussian|px_count|ALT_INV_conv_ready~q\,
	dataf => \gaussian|FSM|ALT_INV_state.convolutions~q\,
	combout => \gaussian|FSM|Selector3~0_combout\);

-- Location: LABCELL_X51_Y15_N3
\gaussian|FSM|Selector3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|FSM|Selector3~1_combout\ = ( \gaussian|px_count|last_pixels~q\ & ( (\gaussian|FSM|state.load_pixels~q\ & (\dist|control_shift~q\ & \gaussian|px_count|conv_ready~q\)) ) ) # ( !\gaussian|px_count|last_pixels~q\ & ( (\dist|control_shift~q\ & 
-- ((!\gaussian|FSM|Selector3~0_combout\) # ((\gaussian|FSM|state.load_pixels~q\ & \gaussian|px_count|conv_ready~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110001001100000011000100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|FSM|ALT_INV_state.load_pixels~q\,
	datab => \dist|ALT_INV_control_shift~q\,
	datac => \gaussian|FSM|ALT_INV_Selector3~0_combout\,
	datad => \gaussian|px_count|ALT_INV_conv_ready~q\,
	dataf => \gaussian|px_count|ALT_INV_last_pixels~q\,
	combout => \gaussian|FSM|Selector3~1_combout\);

-- Location: FF_X51_Y15_N53
\gaussian|FSM|state.convolutions\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|FSM|Selector3~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|FSM|state.convolutions~q\);

-- Location: LABCELL_X51_Y15_N45
\gaussian|FSM|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|FSM|Selector4~0_combout\ = ( !\gaussian|FSM|state.convolutions~q\ & ( (!\gaussian|px_count|first_pixels_done~q\) # ((\gaussian|px_count|conv_ready~q\) # (\gaussian|FSM|state.idle~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111111111101011111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|px_count|ALT_INV_first_pixels_done~q\,
	datac => \gaussian|FSM|ALT_INV_state.idle~q\,
	datad => \gaussian|px_count|ALT_INV_conv_ready~q\,
	dataf => \gaussian|FSM|ALT_INV_state.convolutions~q\,
	combout => \gaussian|FSM|Selector4~0_combout\);

-- Location: LABCELL_X50_Y15_N36
\gaussian|FSM|Selector4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|FSM|Selector4~1_combout\ = ( \gaussian|FSM|state.final_pixels~q\ & ( \gaussian|FSM|Selector4~0_combout\ & ( !\gaussian|px_count_out|count_done~q\ ) ) ) # ( \gaussian|FSM|state.final_pixels~q\ & ( !\gaussian|FSM|Selector4~0_combout\ & ( 
-- (!\gaussian|px_count_out|count_done~q\) # (\gaussian|px_count|last_pixels~q\) ) ) ) # ( !\gaussian|FSM|state.final_pixels~q\ & ( !\gaussian|FSM|Selector4~0_combout\ & ( \gaussian|px_count|last_pixels~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111110000111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \gaussian|px_count|ALT_INV_last_pixels~q\,
	datad => \gaussian|px_count_out|ALT_INV_count_done~q\,
	datae => \gaussian|FSM|ALT_INV_state.final_pixels~q\,
	dataf => \gaussian|FSM|ALT_INV_Selector4~0_combout\,
	combout => \gaussian|FSM|Selector4~1_combout\);

-- Location: FF_X50_Y15_N38
\gaussian|FSM|state.final_pixels\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|FSM|Selector4~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|FSM|state.final_pixels~q\);

-- Location: FF_X50_Y15_N13
\gaussian|px_count_out|count_done~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|px_count_out|Equal0~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count_out|count_done~DUPLICATE_q\);

-- Location: LABCELL_X50_Y15_N0
\gaussian|FSM|state.image_finished~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|FSM|state.image_finished~0_combout\ = ( \gaussian|px_count_out|count_done~DUPLICATE_q\ & ( (\gaussian|FSM|state.image_finished~q\) # (\gaussian|FSM|state.final_pixels~q\) ) ) # ( !\gaussian|px_count_out|count_done~DUPLICATE_q\ & ( 
-- \gaussian|FSM|state.image_finished~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \gaussian|FSM|ALT_INV_state.final_pixels~q\,
	datad => \gaussian|FSM|ALT_INV_state.image_finished~q\,
	dataf => \gaussian|px_count_out|ALT_INV_count_done~DUPLICATE_q\,
	combout => \gaussian|FSM|state.image_finished~0_combout\);

-- Location: FF_X50_Y15_N1
\gaussian|FSM|state.image_finished\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|FSM|state.image_finished~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|FSM|state.image_finished~q\);

-- Location: LABCELL_X50_Y15_N3
\gaussian|FSM|cnt_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|FSM|cnt_en~0_combout\ = ( \gaussian|FSM|state.idle~DUPLICATE_q\ & ( (!\gaussian|FSM|state.final_pixels~q\ & !\gaussian|FSM|state.image_finished~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|FSM|ALT_INV_state.final_pixels~q\,
	datad => \gaussian|FSM|ALT_INV_state.image_finished~q\,
	dataf => \gaussian|FSM|ALT_INV_state.idle~DUPLICATE_q\,
	combout => \gaussian|FSM|cnt_en~0_combout\);

-- Location: FF_X51_Y15_N1
\gaussian|px_count|pixel_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|px_count|pixel_count~4_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|FSM|cnt_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count|pixel_count\(0));

-- Location: LABCELL_X51_Y15_N18
\gaussian|px_count|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|px_count|Equal1~0_combout\ = ( !\gaussian|px_count|pixel_count[2]~DUPLICATE_q\ & ( (!\gaussian|px_count|pixel_count\(0) & (\gaussian|px_count|pixel_count\(3) & (\gaussian|px_count|pixel_count\(4) & \gaussian|px_count|pixel_count\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|px_count|ALT_INV_pixel_count\(0),
	datab => \gaussian|px_count|ALT_INV_pixel_count\(3),
	datac => \gaussian|px_count|ALT_INV_pixel_count\(4),
	datad => \gaussian|px_count|ALT_INV_pixel_count\(1),
	dataf => \gaussian|px_count|ALT_INV_pixel_count[2]~DUPLICATE_q\,
	combout => \gaussian|px_count|Equal1~0_combout\);

-- Location: FF_X51_Y15_N35
\gaussian|px_count|last_pixels\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|px_count|Equal1~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|FSM|cnt_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|px_count|last_pixels~q\);

-- Location: LABCELL_X51_Y15_N21
\gaussian|FSM|state~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|FSM|state~11_combout\ = ( \gaussian|FSM|state.convolutions~q\ & ( (!\dist|control_shift~q\ & !\gaussian|px_count|last_pixels~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dist|ALT_INV_control_shift~q\,
	datad => \gaussian|px_count|ALT_INV_last_pixels~q\,
	dataf => \gaussian|FSM|ALT_INV_state.convolutions~q\,
	combout => \gaussian|FSM|state~11_combout\);

-- Location: FF_X51_Y15_N23
\gaussian|FSM|state.convolutions_abort~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|FSM|state~11_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|FSM|state.convolutions_abort~DUPLICATE_q\);

-- Location: FF_X50_Y15_N32
\gaussian|conv|conv_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|FSM|state.convolutions~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|conv|conv_done~q\);

-- Location: FF_X50_Y15_N37
\gaussian|FSM|state.final_pixels~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|FSM|Selector4~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|FSM|state.final_pixels~DUPLICATE_q\);

-- Location: LABCELL_X50_Y15_N42
\gaussian|data_ready_s~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|data_ready_s~0_combout\ = ( \gaussian|FSM|state.init_pixels~q\ & ( \gaussian|FSM|state.convolutions~q\ & ( \gaussian|conv|conv_done~q\ ) ) ) # ( !\gaussian|FSM|state.init_pixels~q\ & ( \gaussian|FSM|state.convolutions~q\ & ( 
-- \gaussian|conv|conv_done~q\ ) ) ) # ( \gaussian|FSM|state.init_pixels~q\ & ( !\gaussian|FSM|state.convolutions~q\ & ( (!\gaussian|FSM|state.convolutions_abort~DUPLICATE_q\) # (\gaussian|conv|conv_done~q\) ) ) ) # ( !\gaussian|FSM|state.init_pixels~q\ & ( 
-- !\gaussian|FSM|state.convolutions~q\ & ( (!\gaussian|FSM|state.convolutions_abort~DUPLICATE_q\ & ((\gaussian|FSM|state.final_pixels~DUPLICATE_q\))) # (\gaussian|FSM|state.convolutions_abort~DUPLICATE_q\ & (\gaussian|conv|conv_done~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011101110111011101100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|FSM|ALT_INV_state.convolutions_abort~DUPLICATE_q\,
	datab => \gaussian|conv|ALT_INV_conv_done~q\,
	datad => \gaussian|FSM|ALT_INV_state.final_pixels~DUPLICATE_q\,
	datae => \gaussian|FSM|ALT_INV_state.init_pixels~q\,
	dataf => \gaussian|FSM|ALT_INV_state.convolutions~q\,
	combout => \gaussian|data_ready_s~0_combout\);

-- Location: LABCELL_X53_Y15_N33
\sobel_x|px_count|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|px_count|LessThan0~0_combout\ = ( \sobel_x|px_count|pixel_count\(4) ) # ( !\sobel_x|px_count|pixel_count\(4) & ( (\sobel_x|px_count|pixel_count\(2)) # (\sobel_x|px_count|pixel_count\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|px_count|ALT_INV_pixel_count\(3),
	datac => \sobel_x|px_count|ALT_INV_pixel_count\(2),
	dataf => \sobel_x|px_count|ALT_INV_pixel_count\(4),
	combout => \sobel_x|px_count|LessThan0~0_combout\);

-- Location: FF_X53_Y15_N34
\sobel_x|px_count|first_pixels_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|px_count|LessThan0~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_x|FSM|cnt_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count|first_pixels_done~q\);

-- Location: FF_X53_Y15_N32
\sobel_x|px_count|last_pixels\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|px_count|Equal1~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_x|FSM|cnt_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|px_count|last_pixels~q\);

-- Location: MLABCELL_X52_Y18_N21
\sobel_x|FSM|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|FSM|Selector1~0_combout\ = ( !\sobel_x|px_count|first_pixels_done~q\ & ( \sobel_x|px_count|last_pixels~q\ & ( (\sobel_x|FSM|state.init_pixels~q\ & \gaussian|data_ready_s~0_combout\) ) ) ) # ( !\sobel_x|px_count|first_pixels_done~q\ & ( 
-- !\sobel_x|px_count|last_pixels~q\ & ( (\gaussian|data_ready_s~0_combout\ & (((!\sobel_x|FSM|state.idle~q\ & !\sobel_x|px_count|conv_ready~q\)) # (\sobel_x|FSM|state.init_pixels~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110011000000000000000000000000001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|FSM|ALT_INV_state.idle~q\,
	datab => \sobel_x|FSM|ALT_INV_state.init_pixels~q\,
	datac => \sobel_x|px_count|ALT_INV_conv_ready~q\,
	datad => \gaussian|ALT_INV_data_ready_s~0_combout\,
	datae => \sobel_x|px_count|ALT_INV_first_pixels_done~q\,
	dataf => \sobel_x|px_count|ALT_INV_last_pixels~q\,
	combout => \sobel_x|FSM|Selector1~0_combout\);

-- Location: FF_X52_Y18_N8
\sobel_x|FSM|state.init_pixels\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|FSM|Selector1~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|FSM|state.init_pixels~q\);

-- Location: MLABCELL_X52_Y18_N12
\sobel_x|FSM|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|FSM|Selector2~0_combout\ = ( !\sobel_x|FSM|state.load_pixels~q\ & ( (!\sobel_x|px_count|first_pixels_done~q\) # ((\sobel_x|FSM|state.idle~q\) # (\sobel_x|px_count|last_pixels~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111111101111111011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|px_count|ALT_INV_first_pixels_done~q\,
	datab => \sobel_x|px_count|ALT_INV_last_pixels~q\,
	datac => \sobel_x|FSM|ALT_INV_state.idle~q\,
	dataf => \sobel_x|FSM|ALT_INV_state.load_pixels~q\,
	combout => \sobel_x|FSM|Selector2~0_combout\);

-- Location: MLABCELL_X52_Y18_N39
\sobel_x|FSM|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|FSM|Selector2~1_combout\ = ( \sobel_x|FSM|state.init_pixels~q\ & ( (\gaussian|data_ready_s~0_combout\ & (((!\sobel_x|px_count|conv_ready~q\ & !\sobel_x|FSM|Selector2~0_combout\)) # (\sobel_x|px_count|first_pixels_done~q\))) ) ) # ( 
-- !\sobel_x|FSM|state.init_pixels~q\ & ( (\gaussian|data_ready_s~0_combout\ & (!\sobel_x|px_count|conv_ready~q\ & !\sobel_x|FSM|Selector2~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010101010100000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|ALT_INV_data_ready_s~0_combout\,
	datab => \sobel_x|px_count|ALT_INV_conv_ready~q\,
	datac => \sobel_x|FSM|ALT_INV_Selector2~0_combout\,
	datad => \sobel_x|px_count|ALT_INV_first_pixels_done~q\,
	dataf => \sobel_x|FSM|ALT_INV_state.init_pixels~q\,
	combout => \sobel_x|FSM|Selector2~1_combout\);

-- Location: FF_X52_Y18_N40
\sobel_x|FSM|state.load_pixels\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|FSM|Selector2~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|FSM|state.load_pixels~q\);

-- Location: LABCELL_X51_Y18_N54
\sobel_x|FSM|Selector0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|FSM|Selector0~1_combout\ = ( !\sobel_x|FSM|state.load_pixels~q\ & ( !\sobel_x|FSM|state.init_pixels~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|FSM|ALT_INV_state.init_pixels~q\,
	dataf => \sobel_x|FSM|ALT_INV_state.load_pixels~q\,
	combout => \sobel_x|FSM|Selector0~1_combout\);

-- Location: MLABCELL_X52_Y18_N9
\sobel_x|FSM|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|FSM|Selector0~0_combout\ = (!\sobel_x|px_count|first_pixels_done~q\ & ((\sobel_x|px_count|last_pixels~q\) # (\sobel_x|px_count|conv_ready~q\))) # (\sobel_x|px_count|first_pixels_done~q\ & (\sobel_x|px_count|conv_ready~q\ & 
-- \sobel_x|px_count|last_pixels~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101100101011001010110010101100101011001010110010101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|px_count|ALT_INV_first_pixels_done~q\,
	datab => \sobel_x|px_count|ALT_INV_conv_ready~q\,
	datac => \sobel_x|px_count|ALT_INV_last_pixels~q\,
	combout => \sobel_x|FSM|Selector0~0_combout\);

-- Location: MLABCELL_X52_Y18_N33
\sobel_x|FSM|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|FSM|Selector3~0_combout\ = ( !\sobel_x|FSM|state.convolutions~q\ & ( (!\sobel_x|px_count|first_pixels_done~q\) # ((!\sobel_x|px_count|conv_ready~q\) # (\sobel_x|FSM|state.idle~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011111111111011101111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|px_count|ALT_INV_first_pixels_done~q\,
	datab => \sobel_x|px_count|ALT_INV_conv_ready~q\,
	datad => \sobel_x|FSM|ALT_INV_state.idle~q\,
	dataf => \sobel_x|FSM|ALT_INV_state.convolutions~q\,
	combout => \sobel_x|FSM|Selector3~0_combout\);

-- Location: MLABCELL_X52_Y18_N36
\sobel_x|FSM|Selector3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|FSM|Selector3~1_combout\ = ( \sobel_x|FSM|state.load_pixels~q\ & ( (\gaussian|data_ready_s~0_combout\ & (((!\sobel_x|FSM|Selector3~0_combout\ & !\sobel_x|px_count|last_pixels~q\)) # (\sobel_x|px_count|conv_ready~q\))) ) ) # ( 
-- !\sobel_x|FSM|state.load_pixels~q\ & ( (\gaussian|data_ready_s~0_combout\ & (!\sobel_x|FSM|Selector3~0_combout\ & !\sobel_x|px_count|last_pixels~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001010001000100010101000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|ALT_INV_data_ready_s~0_combout\,
	datab => \sobel_x|px_count|ALT_INV_conv_ready~q\,
	datac => \sobel_x|FSM|ALT_INV_Selector3~0_combout\,
	datad => \sobel_x|px_count|ALT_INV_last_pixels~q\,
	dataf => \sobel_x|FSM|ALT_INV_state.load_pixels~q\,
	combout => \sobel_x|FSM|Selector3~1_combout\);

-- Location: FF_X52_Y18_N38
\sobel_x|FSM|state.convolutions\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|FSM|Selector3~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|FSM|state.convolutions~q\);

-- Location: MLABCELL_X52_Y18_N51
\sobel_x|FSM|state~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|FSM|state~11_combout\ = ( \sobel_x|FSM|state.convolutions~q\ & ( (!\gaussian|data_ready_s~0_combout\ & !\sobel_x|px_count|last_pixels~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|ALT_INV_data_ready_s~0_combout\,
	datac => \sobel_x|px_count|ALT_INV_last_pixels~q\,
	dataf => \sobel_x|FSM|ALT_INV_state.convolutions~q\,
	combout => \sobel_x|FSM|state~11_combout\);

-- Location: FF_X52_Y18_N52
\sobel_x|FSM|state.convolutions_abort~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|FSM|state~11_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|FSM|state.convolutions_abort~DUPLICATE_q\);

-- Location: MLABCELL_X52_Y18_N3
\sobel_x|FSM|Selector0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|FSM|Selector0~2_combout\ = ( !\sobel_x|FSM|state.convolutions_abort~DUPLICATE_q\ & ( \sobel_x|FSM|state.idle~q\ & ( (\gaussian|data_ready_s~0_combout\) # (\sobel_x|FSM|Selector0~1_combout\) ) ) ) # ( 
-- !\sobel_x|FSM|state.convolutions_abort~DUPLICATE_q\ & ( !\sobel_x|FSM|state.idle~q\ & ( (!\sobel_x|FSM|Selector0~0_combout\ & (((\sobel_x|FSM|Selector0~1_combout\ & \sobel_x|px_count|last_pixels~q\)) # (\gaussian|data_ready_s~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011001100000000000000000001010101111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|FSM|ALT_INV_Selector0~1_combout\,
	datab => \sobel_x|FSM|ALT_INV_Selector0~0_combout\,
	datac => \sobel_x|px_count|ALT_INV_last_pixels~q\,
	datad => \gaussian|ALT_INV_data_ready_s~0_combout\,
	datae => \sobel_x|FSM|ALT_INV_state.convolutions_abort~DUPLICATE_q\,
	dataf => \sobel_x|FSM|ALT_INV_state.idle~q\,
	combout => \sobel_x|FSM|Selector0~2_combout\);

-- Location: FF_X52_Y18_N35
\sobel_x|FSM|state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|FSM|Selector0~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|FSM|state.idle~q\);

-- Location: LABCELL_X53_Y15_N15
\sobel_x|FSM|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|FSM|Selector4~0_combout\ = ( !\sobel_x|FSM|state.convolutions~q\ & ( ((!\sobel_x|px_count|first_pixels_done~q\) # (\sobel_x|px_count|conv_ready~q\)) # (\sobel_x|FSM|state.idle~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111111111111101011111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|FSM|ALT_INV_state.idle~q\,
	datac => \sobel_x|px_count|ALT_INV_first_pixels_done~q\,
	datad => \sobel_x|px_count|ALT_INV_conv_ready~q\,
	dataf => \sobel_x|FSM|ALT_INV_state.convolutions~q\,
	combout => \sobel_x|FSM|Selector4~0_combout\);

-- Location: MLABCELL_X52_Y15_N45
\sobel_x|FSM|Selector4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|FSM|Selector4~1_combout\ = ( \sobel_x|px_count_out|count_done~q\ & ( \sobel_x|px_count|last_pixels~q\ & ( !\sobel_x|FSM|Selector4~0_combout\ ) ) ) # ( !\sobel_x|px_count_out|count_done~q\ & ( \sobel_x|px_count|last_pixels~q\ & ( 
-- (!\sobel_x|FSM|Selector4~0_combout\) # (\sobel_x|FSM|state.final_pixels~q\) ) ) ) # ( !\sobel_x|px_count_out|count_done~q\ & ( !\sobel_x|px_count|last_pixels~q\ & ( \sobel_x|FSM|state.final_pixels~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000011111111000011111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|FSM|ALT_INV_state.final_pixels~q\,
	datad => \sobel_x|FSM|ALT_INV_Selector4~0_combout\,
	datae => \sobel_x|px_count_out|ALT_INV_count_done~q\,
	dataf => \sobel_x|px_count|ALT_INV_last_pixels~q\,
	combout => \sobel_x|FSM|Selector4~1_combout\);

-- Location: LABCELL_X50_Y15_N27
\sobel_x|FSM|state.final_pixels~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|FSM|state.final_pixels~feeder_combout\ = ( \sobel_x|FSM|Selector4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sobel_x|FSM|ALT_INV_Selector4~1_combout\,
	combout => \sobel_x|FSM|state.final_pixels~feeder_combout\);

-- Location: FF_X50_Y15_N28
\sobel_x|FSM|state.final_pixels\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|FSM|state.final_pixels~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|FSM|state.final_pixels~q\);

-- Location: FF_X56_Y11_N26
\sobel_x|conv|conv_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|FSM|state.convolutions~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|conv|conv_done~q\);

-- Location: LABCELL_X56_Y11_N54
\sobel_x|data_ready_s~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|data_ready_s~0_combout\ = ( \sobel_x|FSM|state.convolutions_abort~DUPLICATE_q\ & ( \sobel_x|FSM|state.init_pixels~q\ & ( \sobel_x|conv|conv_done~q\ ) ) ) # ( !\sobel_x|FSM|state.convolutions_abort~DUPLICATE_q\ & ( 
-- \sobel_x|FSM|state.init_pixels~q\ & ( (!\sobel_x|FSM|state.convolutions~q\) # (\sobel_x|conv|conv_done~q\) ) ) ) # ( \sobel_x|FSM|state.convolutions_abort~DUPLICATE_q\ & ( !\sobel_x|FSM|state.init_pixels~q\ & ( \sobel_x|conv|conv_done~q\ ) ) ) # ( 
-- !\sobel_x|FSM|state.convolutions_abort~DUPLICATE_q\ & ( !\sobel_x|FSM|state.init_pixels~q\ & ( (!\sobel_x|FSM|state.convolutions~q\ & (\sobel_x|FSM|state.final_pixels~q\)) # (\sobel_x|FSM|state.convolutions~q\ & ((\sobel_x|conv|conv_done~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000011110000111111001111110011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|FSM|ALT_INV_state.final_pixels~q\,
	datab => \sobel_x|FSM|ALT_INV_state.convolutions~q\,
	datac => \sobel_x|conv|ALT_INV_conv_done~q\,
	datae => \sobel_x|FSM|ALT_INV_state.convolutions_abort~DUPLICATE_q\,
	dataf => \sobel_x|FSM|ALT_INV_state.init_pixels~q\,
	combout => \sobel_x|data_ready_s~0_combout\);

-- Location: MLABCELL_X47_Y7_N27
\grad|pixel_ready~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|pixel_ready~feeder_combout\ = ( \sobel_x|data_ready_s~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sobel_x|ALT_INV_data_ready_s~0_combout\,
	combout => \grad|pixel_ready~feeder_combout\);

-- Location: FF_X47_Y7_N28
\grad|pixel_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \grad|pixel_ready~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|pixel_ready~q\);

-- Location: LABCELL_X46_Y7_N42
\pix_accum|chunking:count[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunking:count[0]~0_combout\ = ( \grad|pixel_ready~q\ & ( !\pix_accum|chunking:count[0]~q\ ) ) # ( !\grad|pixel_ready~q\ & ( \pix_accum|chunking:count[0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \pix_accum|ALT_INV_chunking:count[0]~q\,
	dataf => \grad|ALT_INV_pixel_ready~q\,
	combout => \pix_accum|chunking:count[0]~0_combout\);

-- Location: FF_X46_Y7_N44
\pix_accum|chunking:count[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunking:count[0]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunking:count[0]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y7_N51
\pix_accum|chunking:count[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunking:count[1]~0_combout\ = ( \grad|pixel_ready~q\ & ( !\pix_accum|chunking:count[0]~DUPLICATE_q\ $ (!\pix_accum|chunking:count[1]~q\) ) ) # ( !\grad|pixel_ready~q\ & ( \pix_accum|chunking:count[1]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pix_accum|ALT_INV_chunking:count[0]~DUPLICATE_q\,
	datad => \pix_accum|ALT_INV_chunking:count[1]~q\,
	dataf => \grad|ALT_INV_pixel_ready~q\,
	combout => \pix_accum|chunking:count[1]~0_combout\);

-- Location: FF_X46_Y7_N53
\pix_accum|chunking:count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunking:count[1]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunking:count[1]~q\);

-- Location: LABCELL_X46_Y7_N18
\pix_accum|chunking:count[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunking:count[2]~0_combout\ = ( \grad|pixel_ready~q\ & ( !\pix_accum|chunking:count[2]~q\ $ (((!\pix_accum|chunking:count[0]~DUPLICATE_q\) # (!\pix_accum|chunking:count[1]~q\))) ) ) # ( !\grad|pixel_ready~q\ & ( \pix_accum|chunking:count[2]~q\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000011111111000000001111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pix_accum|ALT_INV_chunking:count[0]~DUPLICATE_q\,
	datac => \pix_accum|ALT_INV_chunking:count[1]~q\,
	datad => \pix_accum|ALT_INV_chunking:count[2]~q\,
	dataf => \grad|ALT_INV_pixel_ready~q\,
	combout => \pix_accum|chunking:count[2]~0_combout\);

-- Location: FF_X46_Y7_N19
\pix_accum|chunking:count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunking:count[2]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunking:count[2]~q\);

-- Location: LABCELL_X46_Y7_N39
\pix_accum|chunking:chunk_ready_history~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunking:chunk_ready_history~0_combout\ = ( \pix_accum|chunking:chunk_ready_history~q\ & ( \pix_accum|chunking:count[0]~q\ & ( ((!\grad|pixel_ready~q\) # ((\pix_accum|chunking:count[1]~q\ & \pix_accum|chunking:count[2]~q\))) # (\reset~input_o\) 
-- ) ) ) # ( !\pix_accum|chunking:chunk_ready_history~q\ & ( \pix_accum|chunking:count[0]~q\ & ( (\pix_accum|chunking:count[1]~q\ & (\pix_accum|chunking:count[2]~q\ & (!\reset~input_o\ & \grad|pixel_ready~q\))) ) ) ) # ( 
-- \pix_accum|chunking:chunk_ready_history~q\ & ( !\pix_accum|chunking:count[0]~q\ & ( ((!\grad|pixel_ready~q\ & ((\pix_accum|chunking:count[2]~q\) # (\pix_accum|chunking:count[1]~q\)))) # (\reset~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011111110000111100000000000100001111111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pix_accum|ALT_INV_chunking:count[1]~q\,
	datab => \pix_accum|ALT_INV_chunking:count[2]~q\,
	datac => \ALT_INV_reset~input_o\,
	datad => \grad|ALT_INV_pixel_ready~q\,
	datae => \pix_accum|ALT_INV_chunking:chunk_ready_history~q\,
	dataf => \pix_accum|ALT_INV_chunking:count[0]~q\,
	combout => \pix_accum|chunking:chunk_ready_history~0_combout\);

-- Location: FF_X46_Y7_N41
\pix_accum|chunking:chunk_ready_history\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunking:chunk_ready_history~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunking:chunk_ready_history~q\);

-- Location: LABCELL_X46_Y7_N0
\pix_accum|chunk_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_ready~0_combout\ = ( \pix_accum|chunk_ready~q\ & ( \pix_accum|chunking:count[0]~q\ & ( (!\grad|pixel_ready~q\) # ((\pix_accum|chunking:count[1]~q\ & \pix_accum|chunking:count[2]~q\)) ) ) ) # ( !\pix_accum|chunk_ready~q\ & ( 
-- \pix_accum|chunking:count[0]~q\ & ( (\pix_accum|chunking:count[1]~q\ & (\pix_accum|chunking:count[2]~q\ & \grad|pixel_ready~q\)) ) ) ) # ( \pix_accum|chunk_ready~q\ & ( !\pix_accum|chunking:count[0]~q\ & ( (!\grad|pixel_ready~q\ & 
-- (((!\pix_accum|chunking:chunk_ready_history~q\) # (\pix_accum|chunking:count[2]~q\)) # (\pix_accum|chunking:count[1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000111000000000001000000011111000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pix_accum|ALT_INV_chunking:count[1]~q\,
	datab => \pix_accum|ALT_INV_chunking:count[2]~q\,
	datac => \grad|ALT_INV_pixel_ready~q\,
	datad => \pix_accum|ALT_INV_chunking:chunk_ready_history~q\,
	datae => \pix_accum|ALT_INV_chunk_ready~q\,
	dataf => \pix_accum|ALT_INV_chunking:count[0]~q\,
	combout => \pix_accum|chunk_ready~0_combout\);

-- Location: FF_X46_Y7_N1
\pix_accum|chunk_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_ready~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_ready~q\);

-- Location: IOIBUF_X40_Y0_N52
\fifo_read_data~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fifo_read_data,
	o => \fifo_read_data~input_o\);

-- Location: MLABCELL_X47_Y5_N24
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(8),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\);

-- Location: MLABCELL_X47_Y5_N27
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(9),
	datac => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	cin => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\);

-- Location: FF_X47_Y5_N29
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9));

-- Location: MLABCELL_X47_Y5_N30
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(10),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	cin => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\);

-- Location: FF_X47_Y5_N32
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10));

-- Location: MLABCELL_X47_Y5_N33
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(11),
	datac => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	cin => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout\);

-- Location: FF_X47_Y5_N35
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11));

-- Location: MLABCELL_X47_Y5_N57
\fifo|scfifo_component|auto_generated|dpfifo|_~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ = ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11) & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8) & 
-- (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) & !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(8),
	datac => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(10),
	datad => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(9),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(11),
	combout => \fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\);

-- Location: MLABCELL_X47_Y5_N54
\fifo|scfifo_component|auto_generated|dpfifo|_~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|_~9_combout\ = ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & 
-- (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & !\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datac => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datad => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	combout => \fifo|scfifo_component|auto_generated|dpfifo|_~9_combout\);

-- Location: MLABCELL_X47_Y5_N51
\fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	combout => \fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: MLABCELL_X47_Y5_N48
\fifo|scfifo_component|auto_generated|dpfifo|_~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|_~10_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (\fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ & (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & \fifo|scfifo_component|auto_generated|dpfifo|_~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~8_combout\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datad => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~9_combout\,
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|_~10_combout\);

-- Location: LABCELL_X46_Y5_N12
\fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (((!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # (!\fifo_read_data~input_o\)) # (\fifo|scfifo_component|auto_generated|dpfifo|_~10_combout\)) # (\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) ) ) ) # ( 
-- !\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- (\fifo|scfifo_component|auto_generated|dpfifo|_~10_combout\ & (\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & \fifo_read_data~input_o\))) # (\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- (((!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # (!\fifo_read_data~input_o\)))) ) ) ) # ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (((!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # (!\fifo_read_data~input_o\)) # (\fifo|scfifo_component|auto_generated|dpfifo|_~10_combout\))) # 
-- (\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (((\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & \fifo_read_data~input_o\)))) ) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- !\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (\fifo|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
-- (\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & \fifo_read_data~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010101010101010011101010101010100101111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datab => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~10_combout\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \ALT_INV_fifo_read_data~input_o\,
	datae => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X46_Y5_N14
\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: LABCELL_X46_Y5_N48
\fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ( 
-- (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) # ((\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & \fifo_read_data~input_o\)) ) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ( (!\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ((!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # (!\fifo_read_data~input_o\))) ) ) ) # ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ( ((!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # (!\fifo_read_data~input_o\)) # 
-- (\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\) ) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ( 
-- (\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & (\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & \fifo_read_data~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011111111111111001110101010101000001010101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datab => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \ALT_INV_fifo_read_data~input_o\,
	datae => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: FF_X46_Y5_N50
\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X46_Y5_N54
\fifo|scfifo_component|auto_generated|dpfifo|_~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\fifo_read_data~input_o\) # 
-- ((!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & \pix_accum|chunk_ready~q\))) ) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (\pix_accum|chunk_ready~q\ & ((!\fifo_read_data~input_o\) # (!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\)))) ) ) 
-- ) # ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- !\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (!\pix_accum|chunk_ready~q\ $ (((!\fifo_read_data~input_o\) # (!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\))))) 
-- # (\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (\fifo_read_data~input_o\ & (\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110101001111111111111111100000000101010001111110011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datab => \ALT_INV_fifo_read_data~input_o\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \pix_accum|ALT_INV_chunk_ready~q\,
	datae => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\);

-- Location: FF_X46_Y5_N56
\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: LABCELL_X46_Y5_N0
\fifo|scfifo_component|auto_generated|dpfifo|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ((!\fifo_read_data~input_o\) # 
-- (!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\))) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( ((\fifo_read_data~input_o\ & (!\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\))) # (\fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110101010101010111010101010101010001000101010101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datab => \ALT_INV_fifo_read_data~input_o\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\);

-- Location: FF_X46_Y5_N2
\fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X46_Y5_N21
\fifo|scfifo_component|auto_generated|dpfifo|_~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( (\fifo_read_data~input_o\ & \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) ) ) # ( 
-- !\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( !\pix_accum|chunk_ready~q\ $ (((!\fifo_read_data~input_o\) # (!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011010000000000000111101010101010110100000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pix_accum|ALT_INV_chunk_ready~q\,
	datac => \ALT_INV_fifo_read_data~input_o\,
	datad => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datae => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\);

-- Location: FF_X47_Y5_N2
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: MLABCELL_X47_Y5_N3
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datac => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	cin => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X47_Y5_N5
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: MLABCELL_X47_Y5_N6
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	cin => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X47_Y5_N8
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: MLABCELL_X47_Y5_N9
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	cin => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X47_Y5_N11
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: MLABCELL_X47_Y5_N12
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	cin => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X47_Y5_N14
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: MLABCELL_X47_Y5_N15
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	cin => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X47_Y5_N17
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: MLABCELL_X47_Y5_N18
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X47_Y5_N20
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: MLABCELL_X47_Y5_N21
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( !\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	cin => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\);

-- Location: FF_X47_Y5_N23
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: FF_X47_Y5_N26
\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8));

-- Location: MLABCELL_X47_Y5_N42
\fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9) & ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11) & ( 
-- (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8) & (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) & (!\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & \pix_accum|chunk_ready~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(8),
	datab => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(10),
	datac => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \pix_accum|ALT_INV_chunk_ready~q\,
	datae => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(9),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(11),
	combout => \fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: MLABCELL_X47_Y5_N36
\fifo|scfifo_component|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & ( \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & ( 
-- (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (\fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & 
-- \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datab => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datac => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datad => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datae => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	combout => \fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\);

-- Location: LABCELL_X46_Y5_N36
\fifo|scfifo_component|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( \fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ & ( (!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # 
-- (!\fifo_read_data~input_o\) ) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( \fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ & ( (\fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ & 
-- (\fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & ((!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # (!\fifo_read_data~input_o\)))) ) ) ) # ( \fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( 
-- !\fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ & ( (!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # (!\fifo_read_data~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000010001000100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~1_combout\,
	datab => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \ALT_INV_fifo_read_data~input_o\,
	datae => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\);

-- Location: FF_X46_Y5_N38
\fifo|scfifo_component|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\);

-- Location: LABCELL_X46_Y5_N6
\fifo|scfifo_component|auto_generated|dpfifo|valid_wreq\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ = ( \pix_accum|chunk_ready~q\ & ( !\fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datae => \pix_accum|ALT_INV_chunk_ready~q\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\);

-- Location: IOIBUF_X14_Y0_N35
\image_chunk[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(23),
	o => \image_chunk[23]~input_o\);

-- Location: IOIBUF_X16_Y0_N52
\image_chunk[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(7),
	o => \image_chunk[7]~input_o\);

-- Location: IOIBUF_X12_Y0_N35
\image_chunk[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(15),
	o => \image_chunk[15]~input_o\);

-- Location: IOIBUF_X20_Y0_N18
\image_chunk[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(31),
	o => \image_chunk[31]~input_o\);

-- Location: MLABCELL_X21_Y2_N36
\dist|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux0~0_combout\ = ( \dist|cnt\(1) & ( \image_chunk[31]~input_o\ & ( (!\dist|cnt\(0) & ((\image_chunk[15]~input_o\))) # (\dist|cnt\(0) & (\image_chunk[7]~input_o\)) ) ) ) # ( !\dist|cnt\(1) & ( \image_chunk[31]~input_o\ & ( (!\dist|cnt\(0)) # 
-- (\image_chunk[23]~input_o\) ) ) ) # ( \dist|cnt\(1) & ( !\image_chunk[31]~input_o\ & ( (!\dist|cnt\(0) & ((\image_chunk[15]~input_o\))) # (\dist|cnt\(0) & (\image_chunk[7]~input_o\)) ) ) ) # ( !\dist|cnt\(1) & ( !\image_chunk[31]~input_o\ & ( 
-- (\image_chunk[23]~input_o\ & \dist|cnt\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_image_chunk[23]~input_o\,
	datab => \ALT_INV_image_chunk[7]~input_o\,
	datac => \dist|ALT_INV_cnt\(0),
	datad => \ALT_INV_image_chunk[15]~input_o\,
	datae => \dist|ALT_INV_cnt\(1),
	dataf => \ALT_INV_image_chunk[31]~input_o\,
	combout => \dist|Mux0~0_combout\);

-- Location: IOIBUF_X54_Y0_N18
\image_chunk[63]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(63),
	o => \image_chunk[63]~input_o\);

-- Location: IOIBUF_X34_Y0_N41
\image_chunk[47]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(47),
	o => \image_chunk[47]~input_o\);

-- Location: IOIBUF_X56_Y0_N35
\image_chunk[55]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(55),
	o => \image_chunk[55]~input_o\);

-- Location: IOIBUF_X54_Y0_N1
\image_chunk[39]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(39),
	o => \image_chunk[39]~input_o\);

-- Location: LABCELL_X56_Y2_N18
\dist|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux0~1_combout\ = ( \image_chunk[39]~input_o\ & ( \dist|cnt\(1) & ( (\image_chunk[47]~input_o\) # (\dist|cnt\(0)) ) ) ) # ( !\image_chunk[39]~input_o\ & ( \dist|cnt\(1) & ( (!\dist|cnt\(0) & \image_chunk[47]~input_o\) ) ) ) # ( 
-- \image_chunk[39]~input_o\ & ( !\dist|cnt\(1) & ( (!\dist|cnt\(0) & (\image_chunk[63]~input_o\)) # (\dist|cnt\(0) & ((\image_chunk[55]~input_o\))) ) ) ) # ( !\image_chunk[39]~input_o\ & ( !\dist|cnt\(1) & ( (!\dist|cnt\(0) & (\image_chunk[63]~input_o\)) # 
-- (\dist|cnt\(0) & ((\image_chunk[55]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_image_chunk[63]~input_o\,
	datab => \dist|ALT_INV_cnt\(0),
	datac => \ALT_INV_image_chunk[47]~input_o\,
	datad => \ALT_INV_image_chunk[55]~input_o\,
	datae => \ALT_INV_image_chunk[39]~input_o\,
	dataf => \dist|ALT_INV_cnt\(1),
	combout => \dist|Mux0~1_combout\);

-- Location: LABCELL_X56_Y2_N12
\dist|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux0~2_combout\ = ( \dist|cnt\(2) & ( \dist|Mux0~0_combout\ ) ) # ( !\dist|cnt\(2) & ( \dist|Mux0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dist|ALT_INV_Mux0~0_combout\,
	datac => \dist|ALT_INV_Mux0~1_combout\,
	dataf => \dist|ALT_INV_cnt\(2),
	combout => \dist|Mux0~2_combout\);

-- Location: LABCELL_X63_Y2_N48
\dist|byte_out[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|byte_out[4]~0_combout\ = ( \enable~input_o\ & ( (!\dist|cnt\(3) & !\ack~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dist|ALT_INV_cnt\(3),
	datac => \ALT_INV_ack~input_o\,
	dataf => \ALT_INV_enable~input_o\,
	combout => \dist|byte_out[4]~0_combout\);

-- Location: FF_X56_Y2_N13
\dist|byte_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \dist|Mux0~2_combout\,
	ena => \dist|byte_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dist|byte_out\(7));

-- Location: FF_X51_Y8_N2
\gaussian|buff|bot_register|temp_array[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \dist|byte_out\(7),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[0][7]~q\);

-- Location: FF_X51_Y8_N23
\gaussian|buff|bot_register|temp_array[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[0][7]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[1][7]~q\);

-- Location: FF_X50_Y8_N32
\gaussian|buff|bot_register|temp_array[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[1][7]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[2][7]~q\);

-- Location: LABCELL_X48_Y8_N0
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][7]~feeder_combout\ = ( \gaussian|buff|bot_register|temp_array[2][7]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \gaussian|buff|bot_register|ALT_INV_temp_array[2][7]~q\,
	combout => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][7]~feeder_combout\);

-- Location: LABCELL_X48_Y8_N6
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\ = (!\reset~input_o\ & \dist|control_shift~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset~input_o\,
	datac => \dist|ALT_INV_control_shift~q\,
	combout => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\);

-- Location: FF_X48_Y8_N2
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][7]~feeder_combout\,
	ena => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][7]~q\);

-- Location: FF_X48_Y8_N49
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][7]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][7]~q\);

-- Location: FF_X50_Y8_N23
\gaussian|buff|middle_register|temp_array[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][7]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[0][7]~q\);

-- Location: FF_X50_Y8_N55
\gaussian|buff|middle_register|temp_array[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[0][7]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[1][7]~q\);

-- Location: IOIBUF_X72_Y0_N52
\image_chunk[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(14),
	o => \image_chunk[14]~input_o\);

-- Location: IOIBUF_X70_Y0_N35
\image_chunk[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(22),
	o => \image_chunk[22]~input_o\);

-- Location: IOIBUF_X70_Y0_N18
\image_chunk[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(30),
	o => \image_chunk[30]~input_o\);

-- Location: IOIBUF_X88_Y0_N2
\image_chunk[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(6),
	o => \image_chunk[6]~input_o\);

-- Location: LABCELL_X71_Y2_N30
\dist|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux1~0_combout\ = ( \image_chunk[30]~input_o\ & ( \image_chunk[6]~input_o\ & ( (!\dist|cnt\(0) & ((!\dist|cnt\(1)) # ((\image_chunk[14]~input_o\)))) # (\dist|cnt\(0) & (((\image_chunk[22]~input_o\)) # (\dist|cnt\(1)))) ) ) ) # ( 
-- !\image_chunk[30]~input_o\ & ( \image_chunk[6]~input_o\ & ( (!\dist|cnt\(0) & (\dist|cnt\(1) & (\image_chunk[14]~input_o\))) # (\dist|cnt\(0) & (((\image_chunk[22]~input_o\)) # (\dist|cnt\(1)))) ) ) ) # ( \image_chunk[30]~input_o\ & ( 
-- !\image_chunk[6]~input_o\ & ( (!\dist|cnt\(0) & ((!\dist|cnt\(1)) # ((\image_chunk[14]~input_o\)))) # (\dist|cnt\(0) & (!\dist|cnt\(1) & ((\image_chunk[22]~input_o\)))) ) ) ) # ( !\image_chunk[30]~input_o\ & ( !\image_chunk[6]~input_o\ & ( (!\dist|cnt\(0) 
-- & (\dist|cnt\(1) & (\image_chunk[14]~input_o\))) # (\dist|cnt\(0) & (!\dist|cnt\(1) & ((\image_chunk[22]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dist|ALT_INV_cnt\(0),
	datab => \dist|ALT_INV_cnt\(1),
	datac => \ALT_INV_image_chunk[14]~input_o\,
	datad => \ALT_INV_image_chunk[22]~input_o\,
	datae => \ALT_INV_image_chunk[30]~input_o\,
	dataf => \ALT_INV_image_chunk[6]~input_o\,
	combout => \dist|Mux1~0_combout\);

-- Location: IOIBUF_X72_Y0_N35
\image_chunk[62]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(62),
	o => \image_chunk[62]~input_o\);

-- Location: IOIBUF_X70_Y0_N1
\image_chunk[54]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(54),
	o => \image_chunk[54]~input_o\);

-- Location: IOIBUF_X74_Y0_N75
\image_chunk[46]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(46),
	o => \image_chunk[46]~input_o\);

-- Location: IOIBUF_X76_Y0_N1
\image_chunk[38]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(38),
	o => \image_chunk[38]~input_o\);

-- Location: LABCELL_X71_Y2_N36
\dist|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux1~1_combout\ = ( \image_chunk[38]~input_o\ & ( \dist|cnt\(1) & ( (\image_chunk[46]~input_o\) # (\dist|cnt\(0)) ) ) ) # ( !\image_chunk[38]~input_o\ & ( \dist|cnt\(1) & ( (!\dist|cnt\(0) & \image_chunk[46]~input_o\) ) ) ) # ( 
-- \image_chunk[38]~input_o\ & ( !\dist|cnt\(1) & ( (!\dist|cnt\(0) & (\image_chunk[62]~input_o\)) # (\dist|cnt\(0) & ((\image_chunk[54]~input_o\))) ) ) ) # ( !\image_chunk[38]~input_o\ & ( !\dist|cnt\(1) & ( (!\dist|cnt\(0) & (\image_chunk[62]~input_o\)) # 
-- (\dist|cnt\(0) & ((\image_chunk[54]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dist|ALT_INV_cnt\(0),
	datab => \ALT_INV_image_chunk[62]~input_o\,
	datac => \ALT_INV_image_chunk[54]~input_o\,
	datad => \ALT_INV_image_chunk[46]~input_o\,
	datae => \ALT_INV_image_chunk[38]~input_o\,
	dataf => \dist|ALT_INV_cnt\(1),
	combout => \dist|Mux1~1_combout\);

-- Location: LABCELL_X62_Y2_N12
\dist|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux1~2_combout\ = ( \dist|cnt\(2) & ( \dist|Mux1~0_combout\ ) ) # ( !\dist|cnt\(2) & ( \dist|Mux1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dist|ALT_INV_Mux1~0_combout\,
	datac => \dist|ALT_INV_Mux1~1_combout\,
	dataf => \dist|ALT_INV_cnt\(2),
	combout => \dist|Mux1~2_combout\);

-- Location: FF_X62_Y2_N13
\dist|byte_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \dist|Mux1~2_combout\,
	ena => \dist|byte_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dist|byte_out\(6));

-- Location: FF_X51_Y8_N5
\gaussian|buff|bot_register|temp_array[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \dist|byte_out\(6),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[0][6]~q\);

-- Location: FF_X51_Y8_N53
\gaussian|buff|bot_register|temp_array[1][6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[0][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[1][6]~DUPLICATE_q\);

-- Location: FF_X50_Y8_N5
\gaussian|buff|bot_register|temp_array[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[1][6]~DUPLICATE_q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[2][6]~q\);

-- Location: FF_X50_Y8_N44
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[2][6]~q\,
	sload => VCC,
	ena => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][6]~q\);

-- Location: LABCELL_X50_Y8_N51
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][6]~feeder_combout\ = \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][6]~q\,
	combout => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][6]~feeder_combout\);

-- Location: FF_X50_Y8_N53
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][6]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][6]~q\);

-- Location: LABCELL_X50_Y8_N39
\gaussian|buff|middle_register|temp_array[0][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|middle_register|temp_array[0][6]~feeder_combout\ = \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[1][6]~q\,
	combout => \gaussian|buff|middle_register|temp_array[0][6]~feeder_combout\);

-- Location: FF_X50_Y8_N41
\gaussian|buff|middle_register|temp_array[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|middle_register|temp_array[0][6]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[0][6]~q\);

-- Location: FF_X50_Y8_N38
\gaussian|buff|middle_register|temp_array[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[0][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[1][6]~q\);

-- Location: FF_X51_Y8_N52
\gaussian|buff|bot_register|temp_array[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[0][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[1][6]~q\);

-- Location: FF_X50_Y8_N17
\gaussian|buff|middle_register|temp_array[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[1][7]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[2][7]~q\);

-- Location: FF_X48_Y8_N11
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[2][7]~q\,
	sload => VCC,
	ena => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][7]~q\);

-- Location: LABCELL_X48_Y8_N39
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][7]~feeder_combout\ = \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \gaussian|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][7]~q\,
	combout => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][7]~feeder_combout\);

-- Location: FF_X48_Y8_N41
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][7]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][7]~q\);

-- Location: FF_X48_Y8_N56
\gaussian|buff|top_register|temp_array[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][7]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[0][7]~q\);

-- Location: FF_X53_Y8_N26
\gaussian|buff|top_register|temp_array[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|top_register|temp_array[0][7]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[1][7]~q\);

-- Location: LABCELL_X53_Y8_N51
\gaussian|buff|top_register|temp_array[2][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|top_register|temp_array[2][7]~feeder_combout\ = \gaussian|buff|top_register|temp_array[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|buff|top_register|ALT_INV_temp_array[1][7]~q\,
	combout => \gaussian|buff|top_register|temp_array[2][7]~feeder_combout\);

-- Location: FF_X53_Y8_N52
\gaussian|buff|top_register|temp_array[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|top_register|temp_array[2][7]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[2][7]~q\);

-- Location: IOIBUF_X78_Y0_N18
\image_chunk[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(29),
	o => \image_chunk[29]~input_o\);

-- Location: IOIBUF_X80_Y0_N35
\image_chunk[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(13),
	o => \image_chunk[13]~input_o\);

-- Location: IOIBUF_X80_Y0_N52
\image_chunk[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(5),
	o => \image_chunk[5]~input_o\);

-- Location: IOIBUF_X82_Y0_N92
\image_chunk[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(21),
	o => \image_chunk[21]~input_o\);

-- Location: LABCELL_X75_Y2_N6
\dist|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux2~0_combout\ = ( \image_chunk[5]~input_o\ & ( \image_chunk[21]~input_o\ & ( ((!\dist|cnt\(1) & (\image_chunk[29]~input_o\)) # (\dist|cnt\(1) & ((\image_chunk[13]~input_o\)))) # (\dist|cnt\(0)) ) ) ) # ( !\image_chunk[5]~input_o\ & ( 
-- \image_chunk[21]~input_o\ & ( (!\dist|cnt\(0) & ((!\dist|cnt\(1) & (\image_chunk[29]~input_o\)) # (\dist|cnt\(1) & ((\image_chunk[13]~input_o\))))) # (\dist|cnt\(0) & (((!\dist|cnt\(1))))) ) ) ) # ( \image_chunk[5]~input_o\ & ( !\image_chunk[21]~input_o\ 
-- & ( (!\dist|cnt\(0) & ((!\dist|cnt\(1) & (\image_chunk[29]~input_o\)) # (\dist|cnt\(1) & ((\image_chunk[13]~input_o\))))) # (\dist|cnt\(0) & (((\dist|cnt\(1))))) ) ) ) # ( !\image_chunk[5]~input_o\ & ( !\image_chunk[21]~input_o\ & ( (!\dist|cnt\(0) & 
-- ((!\dist|cnt\(1) & (\image_chunk[29]~input_o\)) # (\dist|cnt\(1) & ((\image_chunk[13]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_image_chunk[29]~input_o\,
	datab => \dist|ALT_INV_cnt\(0),
	datac => \ALT_INV_image_chunk[13]~input_o\,
	datad => \dist|ALT_INV_cnt\(1),
	datae => \ALT_INV_image_chunk[5]~input_o\,
	dataf => \ALT_INV_image_chunk[21]~input_o\,
	combout => \dist|Mux2~0_combout\);

-- Location: IOIBUF_X64_Y0_N52
\image_chunk[45]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(45),
	o => \image_chunk[45]~input_o\);

-- Location: IOIBUF_X66_Y0_N41
\image_chunk[37]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(37),
	o => \image_chunk[37]~input_o\);

-- Location: IOIBUF_X68_Y0_N52
\image_chunk[61]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(61),
	o => \image_chunk[61]~input_o\);

-- Location: IOIBUF_X70_Y0_N52
\image_chunk[53]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(53),
	o => \image_chunk[53]~input_o\);

-- Location: LABCELL_X63_Y2_N18
\dist|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux2~1_combout\ = ( \image_chunk[61]~input_o\ & ( \image_chunk[53]~input_o\ & ( (!\dist|cnt\(1)) # ((!\dist|cnt\(0) & (\image_chunk[45]~input_o\)) # (\dist|cnt\(0) & ((\image_chunk[37]~input_o\)))) ) ) ) # ( !\image_chunk[61]~input_o\ & ( 
-- \image_chunk[53]~input_o\ & ( (!\dist|cnt\(1) & (((\dist|cnt\(0))))) # (\dist|cnt\(1) & ((!\dist|cnt\(0) & (\image_chunk[45]~input_o\)) # (\dist|cnt\(0) & ((\image_chunk[37]~input_o\))))) ) ) ) # ( \image_chunk[61]~input_o\ & ( !\image_chunk[53]~input_o\ 
-- & ( (!\dist|cnt\(1) & (((!\dist|cnt\(0))))) # (\dist|cnt\(1) & ((!\dist|cnt\(0) & (\image_chunk[45]~input_o\)) # (\dist|cnt\(0) & ((\image_chunk[37]~input_o\))))) ) ) ) # ( !\image_chunk[61]~input_o\ & ( !\image_chunk[53]~input_o\ & ( (\dist|cnt\(1) & 
-- ((!\dist|cnt\(0) & (\image_chunk[45]~input_o\)) # (\dist|cnt\(0) & ((\image_chunk[37]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_image_chunk[45]~input_o\,
	datab => \ALT_INV_image_chunk[37]~input_o\,
	datac => \dist|ALT_INV_cnt\(1),
	datad => \dist|ALT_INV_cnt\(0),
	datae => \ALT_INV_image_chunk[61]~input_o\,
	dataf => \ALT_INV_image_chunk[53]~input_o\,
	combout => \dist|Mux2~1_combout\);

-- Location: LABCELL_X63_Y2_N30
\dist|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux2~2_combout\ = ( \dist|Mux2~0_combout\ & ( \dist|Mux2~1_combout\ ) ) # ( !\dist|Mux2~0_combout\ & ( \dist|Mux2~1_combout\ & ( !\dist|cnt\(2) ) ) ) # ( \dist|Mux2~0_combout\ & ( !\dist|Mux2~1_combout\ & ( \dist|cnt\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dist|ALT_INV_cnt\(2),
	datae => \dist|ALT_INV_Mux2~0_combout\,
	dataf => \dist|ALT_INV_Mux2~1_combout\,
	combout => \dist|Mux2~2_combout\);

-- Location: FF_X63_Y2_N31
\dist|byte_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \dist|Mux2~2_combout\,
	ena => \dist|byte_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dist|byte_out\(5));

-- Location: LABCELL_X53_Y8_N39
\gaussian|buff|bot_register|temp_array[0][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|bot_register|temp_array[0][5]~feeder_combout\ = ( \dist|byte_out\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dist|ALT_INV_byte_out\(5),
	combout => \gaussian|buff|bot_register|temp_array[0][5]~feeder_combout\);

-- Location: FF_X53_Y8_N41
\gaussian|buff|bot_register|temp_array[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|bot_register|temp_array[0][5]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[0][5]~q\);

-- Location: FF_X51_Y8_N50
\gaussian|buff|bot_register|temp_array[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[0][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[1][5]~q\);

-- Location: FF_X50_Y8_N14
\gaussian|buff|bot_register|temp_array[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[1][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[2][5]~q\);

-- Location: FF_X51_Y6_N59
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[2][5]~q\,
	sload => VCC,
	ena => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][5]~q\);

-- Location: LABCELL_X51_Y6_N27
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][5]~feeder_combout\ = \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][5]~q\,
	combout => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][5]~feeder_combout\);

-- Location: FF_X51_Y6_N28
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][5]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][5]~q\);

-- Location: FF_X51_Y6_N26
\gaussian|buff|middle_register|temp_array[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[0][5]~q\);

-- Location: LABCELL_X51_Y6_N6
\gaussian|buff|middle_register|temp_array[1][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|middle_register|temp_array[1][5]~feeder_combout\ = \gaussian|buff|middle_register|temp_array[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \gaussian|buff|middle_register|ALT_INV_temp_array[0][5]~q\,
	combout => \gaussian|buff|middle_register|temp_array[1][5]~feeder_combout\);

-- Location: FF_X51_Y6_N8
\gaussian|buff|middle_register|temp_array[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|middle_register|temp_array[1][5]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[1][5]~q\);

-- Location: FF_X50_Y8_N29
\gaussian|buff|middle_register|temp_array[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[1][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[2][6]~q\);

-- Location: FF_X48_Y8_N34
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[2][6]~q\,
	sload => VCC,
	ena => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][6]~q\);

-- Location: FF_X53_Y8_N46
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][6]~q\);

-- Location: FF_X53_Y8_N55
\gaussian|buff|top_register|temp_array[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[0][6]~q\);

-- Location: FF_X53_Y8_N23
\gaussian|buff|top_register|temp_array[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|top_register|temp_array[0][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[1][6]~q\);

-- Location: FF_X51_Y8_N17
\gaussian|buff|top_register|temp_array[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|top_register|temp_array[1][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[2][6]~q\);

-- Location: IOIBUF_X78_Y0_N35
\image_chunk[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(4),
	o => \image_chunk[4]~input_o\);

-- Location: IOIBUF_X78_Y0_N1
\image_chunk[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(28),
	o => \image_chunk[28]~input_o\);

-- Location: IOIBUF_X78_Y0_N52
\image_chunk[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(12),
	o => \image_chunk[12]~input_o\);

-- Location: IOIBUF_X82_Y0_N58
\image_chunk[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(20),
	o => \image_chunk[20]~input_o\);

-- Location: LABCELL_X75_Y2_N36
\dist|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux3~0_combout\ = ( \image_chunk[20]~input_o\ & ( \dist|cnt\(1) & ( (!\dist|cnt\(0) & ((\image_chunk[12]~input_o\))) # (\dist|cnt\(0) & (\image_chunk[4]~input_o\)) ) ) ) # ( !\image_chunk[20]~input_o\ & ( \dist|cnt\(1) & ( (!\dist|cnt\(0) & 
-- ((\image_chunk[12]~input_o\))) # (\dist|cnt\(0) & (\image_chunk[4]~input_o\)) ) ) ) # ( \image_chunk[20]~input_o\ & ( !\dist|cnt\(1) & ( (\dist|cnt\(0)) # (\image_chunk[28]~input_o\) ) ) ) # ( !\image_chunk[20]~input_o\ & ( !\dist|cnt\(1) & ( 
-- (\image_chunk[28]~input_o\ & !\dist|cnt\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_image_chunk[4]~input_o\,
	datab => \ALT_INV_image_chunk[28]~input_o\,
	datac => \ALT_INV_image_chunk[12]~input_o\,
	datad => \dist|ALT_INV_cnt\(0),
	datae => \ALT_INV_image_chunk[20]~input_o\,
	dataf => \dist|ALT_INV_cnt\(1),
	combout => \dist|Mux3~0_combout\);

-- Location: IOIBUF_X72_Y0_N18
\image_chunk[36]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(36),
	o => \image_chunk[36]~input_o\);

-- Location: IOIBUF_X72_Y0_N1
\image_chunk[52]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(52),
	o => \image_chunk[52]~input_o\);

-- Location: IOIBUF_X76_Y0_N18
\image_chunk[60]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(60),
	o => \image_chunk[60]~input_o\);

-- Location: IOIBUF_X74_Y0_N58
\image_chunk[44]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(44),
	o => \image_chunk[44]~input_o\);

-- Location: LABCELL_X71_Y2_N12
\dist|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux3~1_combout\ = ( \dist|cnt\(0) & ( \image_chunk[44]~input_o\ & ( (!\dist|cnt\(1) & ((\image_chunk[52]~input_o\))) # (\dist|cnt\(1) & (\image_chunk[36]~input_o\)) ) ) ) # ( !\dist|cnt\(0) & ( \image_chunk[44]~input_o\ & ( 
-- (\image_chunk[60]~input_o\) # (\dist|cnt\(1)) ) ) ) # ( \dist|cnt\(0) & ( !\image_chunk[44]~input_o\ & ( (!\dist|cnt\(1) & ((\image_chunk[52]~input_o\))) # (\dist|cnt\(1) & (\image_chunk[36]~input_o\)) ) ) ) # ( !\dist|cnt\(0) & ( 
-- !\image_chunk[44]~input_o\ & ( (!\dist|cnt\(1) & \image_chunk[60]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_image_chunk[36]~input_o\,
	datab => \dist|ALT_INV_cnt\(1),
	datac => \ALT_INV_image_chunk[52]~input_o\,
	datad => \ALT_INV_image_chunk[60]~input_o\,
	datae => \dist|ALT_INV_cnt\(0),
	dataf => \ALT_INV_image_chunk[44]~input_o\,
	combout => \dist|Mux3~1_combout\);

-- Location: LABCELL_X63_Y2_N39
\dist|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux3~2_combout\ = ( \dist|cnt\(2) & ( \dist|Mux3~0_combout\ ) ) # ( !\dist|cnt\(2) & ( \dist|Mux3~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dist|ALT_INV_Mux3~0_combout\,
	datac => \dist|ALT_INV_Mux3~1_combout\,
	dataf => \dist|ALT_INV_cnt\(2),
	combout => \dist|Mux3~2_combout\);

-- Location: FF_X63_Y2_N40
\dist|byte_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \dist|Mux3~2_combout\,
	ena => \dist|byte_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dist|byte_out\(4));

-- Location: LABCELL_X55_Y6_N15
\gaussian|buff|bot_register|temp_array[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|bot_register|temp_array[0][4]~feeder_combout\ = ( \dist|byte_out\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dist|ALT_INV_byte_out\(4),
	combout => \gaussian|buff|bot_register|temp_array[0][4]~feeder_combout\);

-- Location: FF_X55_Y6_N17
\gaussian|buff|bot_register|temp_array[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|bot_register|temp_array[0][4]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[0][4]~q\);

-- Location: LABCELL_X53_Y8_N36
\gaussian|buff|bot_register|temp_array[1][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|bot_register|temp_array[1][4]~feeder_combout\ = ( \gaussian|buff|bot_register|temp_array[0][4]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \gaussian|buff|bot_register|ALT_INV_temp_array[0][4]~q\,
	combout => \gaussian|buff|bot_register|temp_array[1][4]~feeder_combout\);

-- Location: FF_X53_Y8_N37
\gaussian|buff|bot_register|temp_array[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|bot_register|temp_array[1][4]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[1][4]~q\);

-- Location: FF_X50_Y8_N26
\gaussian|buff|bot_register|temp_array[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[1][4]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[2][4]~q\);

-- Location: LABCELL_X48_Y8_N3
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][4]~feeder_combout\ = ( \gaussian|buff|bot_register|temp_array[2][4]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \gaussian|buff|bot_register|ALT_INV_temp_array[2][4]~q\,
	combout => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][4]~feeder_combout\);

-- Location: FF_X48_Y8_N5
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][4]~feeder_combout\,
	ena => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][4]~q\);

-- Location: FF_X48_Y8_N58
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][4]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][4]~q\);

-- Location: FF_X51_Y8_N26
\gaussian|buff|middle_register|temp_array[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][4]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[0][4]~q\);

-- Location: FF_X51_Y8_N29
\gaussian|buff|middle_register|temp_array[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[0][4]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[1][4]~q\);

-- Location: FF_X51_Y6_N43
\gaussian|buff|middle_register|temp_array[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[1][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[2][5]~q\);

-- Location: FF_X51_Y6_N56
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[2][5]~q\,
	sload => VCC,
	ena => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][5]~q\);

-- Location: FF_X51_Y6_N47
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][5]~q\);

-- Location: FF_X51_Y6_N7
\gaussian|buff|top_register|temp_array[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[0][5]~q\);

-- Location: FF_X53_Y8_N20
\gaussian|buff|top_register|temp_array[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|top_register|temp_array[0][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[1][5]~q\);

-- Location: FF_X51_Y8_N14
\gaussian|buff|top_register|temp_array[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|top_register|temp_array[1][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[2][5]~q\);

-- Location: IOIBUF_X14_Y0_N1
\image_chunk[51]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(51),
	o => \image_chunk[51]~input_o\);

-- Location: IOIBUF_X18_Y0_N75
\image_chunk[59]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(59),
	o => \image_chunk[59]~input_o\);

-- Location: IOIBUF_X16_Y0_N35
\image_chunk[43]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(43),
	o => \image_chunk[43]~input_o\);

-- Location: IOIBUF_X18_Y0_N58
\image_chunk[35]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(35),
	o => \image_chunk[35]~input_o\);

-- Location: MLABCELL_X21_Y2_N12
\dist|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux4~1_combout\ = ( \image_chunk[35]~input_o\ & ( \dist|cnt\(0) & ( (\image_chunk[51]~input_o\) # (\dist|cnt\(1)) ) ) ) # ( !\image_chunk[35]~input_o\ & ( \dist|cnt\(0) & ( (!\dist|cnt\(1) & \image_chunk[51]~input_o\) ) ) ) # ( 
-- \image_chunk[35]~input_o\ & ( !\dist|cnt\(0) & ( (!\dist|cnt\(1) & (\image_chunk[59]~input_o\)) # (\dist|cnt\(1) & ((\image_chunk[43]~input_o\))) ) ) ) # ( !\image_chunk[35]~input_o\ & ( !\dist|cnt\(0) & ( (!\dist|cnt\(1) & (\image_chunk[59]~input_o\)) # 
-- (\dist|cnt\(1) & ((\image_chunk[43]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dist|ALT_INV_cnt\(1),
	datab => \ALT_INV_image_chunk[51]~input_o\,
	datac => \ALT_INV_image_chunk[59]~input_o\,
	datad => \ALT_INV_image_chunk[43]~input_o\,
	datae => \ALT_INV_image_chunk[35]~input_o\,
	dataf => \dist|ALT_INV_cnt\(0),
	combout => \dist|Mux4~1_combout\);

-- Location: IOIBUF_X22_Y0_N35
\image_chunk[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(11),
	o => \image_chunk[11]~input_o\);

-- Location: IOIBUF_X20_Y0_N1
\image_chunk[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(19),
	o => \image_chunk[19]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\image_chunk[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(27),
	o => \image_chunk[27]~input_o\);

-- Location: IOIBUF_X20_Y0_N35
\image_chunk[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(3),
	o => \image_chunk[3]~input_o\);

-- Location: MLABCELL_X21_Y2_N6
\dist|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux4~0_combout\ = ( \dist|cnt\(1) & ( \image_chunk[3]~input_o\ & ( (\dist|cnt\(0)) # (\image_chunk[11]~input_o\) ) ) ) # ( !\dist|cnt\(1) & ( \image_chunk[3]~input_o\ & ( (!\dist|cnt\(0) & ((\image_chunk[27]~input_o\))) # (\dist|cnt\(0) & 
-- (\image_chunk[19]~input_o\)) ) ) ) # ( \dist|cnt\(1) & ( !\image_chunk[3]~input_o\ & ( (\image_chunk[11]~input_o\ & !\dist|cnt\(0)) ) ) ) # ( !\dist|cnt\(1) & ( !\image_chunk[3]~input_o\ & ( (!\dist|cnt\(0) & ((\image_chunk[27]~input_o\))) # 
-- (\dist|cnt\(0) & (\image_chunk[19]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_image_chunk[11]~input_o\,
	datab => \ALT_INV_image_chunk[19]~input_o\,
	datac => \dist|ALT_INV_cnt\(0),
	datad => \ALT_INV_image_chunk[27]~input_o\,
	datae => \dist|ALT_INV_cnt\(1),
	dataf => \ALT_INV_image_chunk[3]~input_o\,
	combout => \dist|Mux4~0_combout\);

-- Location: LABCELL_X53_Y2_N39
\dist|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux4~2_combout\ = ( \dist|cnt\(2) & ( \dist|Mux4~0_combout\ ) ) # ( !\dist|cnt\(2) & ( \dist|Mux4~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dist|ALT_INV_Mux4~1_combout\,
	datac => \dist|ALT_INV_Mux4~0_combout\,
	dataf => \dist|ALT_INV_cnt\(2),
	combout => \dist|Mux4~2_combout\);

-- Location: FF_X53_Y2_N40
\dist|byte_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \dist|Mux4~2_combout\,
	ena => \dist|byte_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dist|byte_out\(3));

-- Location: LABCELL_X51_Y8_N57
\gaussian|buff|bot_register|temp_array[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|bot_register|temp_array[0][3]~feeder_combout\ = ( \dist|byte_out\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dist|ALT_INV_byte_out\(3),
	combout => \gaussian|buff|bot_register|temp_array[0][3]~feeder_combout\);

-- Location: FF_X51_Y8_N59
\gaussian|buff|bot_register|temp_array[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|bot_register|temp_array[0][3]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[0][3]~q\);

-- Location: FF_X51_Y8_N43
\gaussian|buff|bot_register|temp_array[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[0][3]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[1][3]~q\);

-- Location: FF_X50_Y8_N8
\gaussian|buff|bot_register|temp_array[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[1][3]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[2][3]~q\);

-- Location: LABCELL_X50_Y6_N3
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][3]~feeder_combout\ = ( \gaussian|buff|bot_register|temp_array[2][3]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \gaussian|buff|bot_register|ALT_INV_temp_array[2][3]~q\,
	combout => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][3]~feeder_combout\);

-- Location: FF_X50_Y6_N4
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][3]~feeder_combout\,
	ena => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][3]~q\);

-- Location: LABCELL_X51_Y6_N48
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][3]~feeder_combout\ = \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][3]~q\,
	combout => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][3]~feeder_combout\);

-- Location: FF_X51_Y6_N49
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][3]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][3]~q\);

-- Location: FF_X51_Y6_N53
\gaussian|buff|middle_register|temp_array[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][3]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[0][3]~q\);

-- Location: FF_X50_Y8_N34
\gaussian|buff|middle_register|temp_array[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[0][3]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[1][3]~q\);

-- Location: FF_X51_Y8_N35
\gaussian|buff|middle_register|temp_array[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[1][4]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[2][4]~q\);

-- Location: FF_X48_Y8_N8
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[2][4]~q\,
	sload => VCC,
	ena => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][4]~q\);

-- Location: LABCELL_X48_Y8_N51
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][4]~feeder_combout\ = \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \gaussian|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][4]~q\,
	combout => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][4]~feeder_combout\);

-- Location: FF_X48_Y8_N53
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][4]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][4]~q\);

-- Location: FF_X48_Y8_N26
\gaussian|buff|top_register|temp_array[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][4]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[0][4]~q\);

-- Location: FF_X53_Y8_N17
\gaussian|buff|top_register|temp_array[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|top_register|temp_array[0][4]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[1][4]~q\);

-- Location: FF_X51_Y8_N11
\gaussian|buff|top_register|temp_array[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|top_register|temp_array[1][4]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[2][4]~q\);

-- Location: FF_X51_Y8_N44
\gaussian|buff|bot_register|temp_array[1][3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[0][3]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[1][3]~DUPLICATE_q\);

-- Location: IOIBUF_X22_Y0_N18
\image_chunk[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(10),
	o => \image_chunk[10]~input_o\);

-- Location: IOIBUF_X14_Y0_N18
\image_chunk[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(26),
	o => \image_chunk[26]~input_o\);

-- Location: IOIBUF_X24_Y0_N35
\image_chunk[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(18),
	o => \image_chunk[18]~input_o\);

-- Location: IOIBUF_X22_Y0_N1
\image_chunk[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(2),
	o => \image_chunk[2]~input_o\);

-- Location: MLABCELL_X21_Y2_N54
\dist|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux5~0_combout\ = ( \image_chunk[2]~input_o\ & ( \dist|cnt\(0) & ( (\image_chunk[18]~input_o\) # (\dist|cnt\(1)) ) ) ) # ( !\image_chunk[2]~input_o\ & ( \dist|cnt\(0) & ( (!\dist|cnt\(1) & \image_chunk[18]~input_o\) ) ) ) # ( 
-- \image_chunk[2]~input_o\ & ( !\dist|cnt\(0) & ( (!\dist|cnt\(1) & ((\image_chunk[26]~input_o\))) # (\dist|cnt\(1) & (\image_chunk[10]~input_o\)) ) ) ) # ( !\image_chunk[2]~input_o\ & ( !\dist|cnt\(0) & ( (!\dist|cnt\(1) & ((\image_chunk[26]~input_o\))) # 
-- (\dist|cnt\(1) & (\image_chunk[10]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dist|ALT_INV_cnt\(1),
	datab => \ALT_INV_image_chunk[10]~input_o\,
	datac => \ALT_INV_image_chunk[26]~input_o\,
	datad => \ALT_INV_image_chunk[18]~input_o\,
	datae => \ALT_INV_image_chunk[2]~input_o\,
	dataf => \dist|ALT_INV_cnt\(0),
	combout => \dist|Mux5~0_combout\);

-- Location: IOIBUF_X74_Y0_N41
\image_chunk[50]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(50),
	o => \image_chunk[50]~input_o\);

-- Location: IOIBUF_X76_Y0_N35
\image_chunk[58]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(58),
	o => \image_chunk[58]~input_o\);

-- Location: IOIBUF_X74_Y0_N92
\image_chunk[42]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(42),
	o => \image_chunk[42]~input_o\);

-- Location: IOIBUF_X76_Y0_N52
\image_chunk[34]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(34),
	o => \image_chunk[34]~input_o\);

-- Location: LABCELL_X71_Y2_N57
\dist|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux5~1_combout\ = ( \image_chunk[42]~input_o\ & ( \image_chunk[34]~input_o\ & ( ((!\dist|cnt\(0) & ((\image_chunk[58]~input_o\))) # (\dist|cnt\(0) & (\image_chunk[50]~input_o\))) # (\dist|cnt\(1)) ) ) ) # ( !\image_chunk[42]~input_o\ & ( 
-- \image_chunk[34]~input_o\ & ( (!\dist|cnt\(1) & ((!\dist|cnt\(0) & ((\image_chunk[58]~input_o\))) # (\dist|cnt\(0) & (\image_chunk[50]~input_o\)))) # (\dist|cnt\(1) & (((\dist|cnt\(0))))) ) ) ) # ( \image_chunk[42]~input_o\ & ( !\image_chunk[34]~input_o\ 
-- & ( (!\dist|cnt\(1) & ((!\dist|cnt\(0) & ((\image_chunk[58]~input_o\))) # (\dist|cnt\(0) & (\image_chunk[50]~input_o\)))) # (\dist|cnt\(1) & (((!\dist|cnt\(0))))) ) ) ) # ( !\image_chunk[42]~input_o\ & ( !\image_chunk[34]~input_o\ & ( (!\dist|cnt\(1) & 
-- ((!\dist|cnt\(0) & ((\image_chunk[58]~input_o\))) # (\dist|cnt\(0) & (\image_chunk[50]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_image_chunk[50]~input_o\,
	datab => \ALT_INV_image_chunk[58]~input_o\,
	datac => \dist|ALT_INV_cnt\(1),
	datad => \dist|ALT_INV_cnt\(0),
	datae => \ALT_INV_image_chunk[42]~input_o\,
	dataf => \ALT_INV_image_chunk[34]~input_o\,
	combout => \dist|Mux5~1_combout\);

-- Location: LABCELL_X53_Y2_N9
\dist|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux5~2_combout\ = ( \dist|Mux5~0_combout\ & ( \dist|Mux5~1_combout\ ) ) # ( !\dist|Mux5~0_combout\ & ( \dist|Mux5~1_combout\ & ( !\dist|cnt\(2) ) ) ) # ( \dist|Mux5~0_combout\ & ( !\dist|Mux5~1_combout\ & ( \dist|cnt\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dist|ALT_INV_cnt\(2),
	datae => \dist|ALT_INV_Mux5~0_combout\,
	dataf => \dist|ALT_INV_Mux5~1_combout\,
	combout => \dist|Mux5~2_combout\);

-- Location: FF_X53_Y2_N10
\dist|byte_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \dist|Mux5~2_combout\,
	ena => \dist|byte_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dist|byte_out\(2));

-- Location: LABCELL_X53_Y8_N48
\gaussian|buff|bot_register|temp_array[0][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|bot_register|temp_array[0][2]~feeder_combout\ = ( \dist|byte_out\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dist|ALT_INV_byte_out\(2),
	combout => \gaussian|buff|bot_register|temp_array[0][2]~feeder_combout\);

-- Location: FF_X53_Y8_N50
\gaussian|buff|bot_register|temp_array[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|bot_register|temp_array[0][2]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[0][2]~q\);

-- Location: FF_X52_Y8_N52
\gaussian|buff|bot_register|temp_array[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[0][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[1][2]~q\);

-- Location: LABCELL_X51_Y8_N45
\gaussian|buff|bot_register|temp_array[2][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|bot_register|temp_array[2][2]~feeder_combout\ = ( \gaussian|buff|bot_register|temp_array[1][2]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \gaussian|buff|bot_register|ALT_INV_temp_array[1][2]~q\,
	combout => \gaussian|buff|bot_register|temp_array[2][2]~feeder_combout\);

-- Location: FF_X51_Y8_N47
\gaussian|buff|bot_register|temp_array[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|bot_register|temp_array[2][2]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[2][2]~q\);

-- Location: FF_X50_Y8_N47
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[2][2]~q\,
	sload => VCC,
	ena => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][2]~q\);

-- Location: FF_X50_Y8_N59
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][2]~q\);

-- Location: FF_X50_Y8_N50
\gaussian|buff|middle_register|temp_array[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[0][2]~q\);

-- Location: FF_X50_Y8_N11
\gaussian|buff|middle_register|temp_array[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[0][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[1][2]~q\);

-- Location: FF_X51_Y8_N37
\gaussian|buff|middle_register|temp_array[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[1][3]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[2][3]~q\);

-- Location: LABCELL_X51_Y6_N39
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~feeder_combout\ = ( \gaussian|buff|middle_register|temp_array[2][3]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \gaussian|buff|middle_register|ALT_INV_temp_array[2][3]~q\,
	combout => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~feeder_combout\);

-- Location: FF_X51_Y6_N41
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~feeder_combout\,
	ena => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~q\);

-- Location: LABCELL_X51_Y6_N15
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][3]~feeder_combout\ = \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \gaussian|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][3]~q\,
	combout => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][3]~feeder_combout\);

-- Location: FF_X51_Y6_N17
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][3]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][3]~q\);

-- Location: FF_X51_Y6_N13
\gaussian|buff|top_register|temp_array[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][3]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[0][3]~q\);

-- Location: FF_X53_Y8_N14
\gaussian|buff|top_register|temp_array[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|top_register|temp_array[0][3]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[1][3]~q\);

-- Location: FF_X51_Y8_N7
\gaussian|buff|top_register|temp_array[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|top_register|temp_array[1][3]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[2][3]~q\);

-- Location: IOIBUF_X64_Y0_N35
\image_chunk[49]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(49),
	o => \image_chunk[49]~input_o\);

-- Location: IOIBUF_X66_Y0_N58
\image_chunk[57]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(57),
	o => \image_chunk[57]~input_o\);

-- Location: IOIBUF_X62_Y0_N1
\image_chunk[33]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(33),
	o => \image_chunk[33]~input_o\);

-- Location: IOIBUF_X62_Y0_N52
\image_chunk[41]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(41),
	o => \image_chunk[41]~input_o\);

-- Location: LABCELL_X63_Y2_N54
\dist|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux6~1_combout\ = ( \image_chunk[41]~input_o\ & ( \dist|cnt\(0) & ( (!\dist|cnt\(1) & (\image_chunk[49]~input_o\)) # (\dist|cnt\(1) & ((\image_chunk[33]~input_o\))) ) ) ) # ( !\image_chunk[41]~input_o\ & ( \dist|cnt\(0) & ( (!\dist|cnt\(1) & 
-- (\image_chunk[49]~input_o\)) # (\dist|cnt\(1) & ((\image_chunk[33]~input_o\))) ) ) ) # ( \image_chunk[41]~input_o\ & ( !\dist|cnt\(0) & ( (\image_chunk[57]~input_o\) # (\dist|cnt\(1)) ) ) ) # ( !\image_chunk[41]~input_o\ & ( !\dist|cnt\(0) & ( 
-- (!\dist|cnt\(1) & \image_chunk[57]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_image_chunk[49]~input_o\,
	datab => \dist|ALT_INV_cnt\(1),
	datac => \ALT_INV_image_chunk[57]~input_o\,
	datad => \ALT_INV_image_chunk[33]~input_o\,
	datae => \ALT_INV_image_chunk[41]~input_o\,
	dataf => \dist|ALT_INV_cnt\(0),
	combout => \dist|Mux6~1_combout\);

-- Location: IOIBUF_X68_Y0_N1
\image_chunk[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(9),
	o => \image_chunk[9]~input_o\);

-- Location: IOIBUF_X64_Y0_N18
\image_chunk[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(1),
	o => \image_chunk[1]~input_o\);

-- Location: IOIBUF_X60_Y0_N52
\image_chunk[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(17),
	o => \image_chunk[17]~input_o\);

-- Location: IOIBUF_X68_Y0_N18
\image_chunk[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(25),
	o => \image_chunk[25]~input_o\);

-- Location: LABCELL_X63_Y2_N12
\dist|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux6~0_combout\ = ( \image_chunk[25]~input_o\ & ( \dist|cnt\(1) & ( (!\dist|cnt\(0) & (\image_chunk[9]~input_o\)) # (\dist|cnt\(0) & ((\image_chunk[1]~input_o\))) ) ) ) # ( !\image_chunk[25]~input_o\ & ( \dist|cnt\(1) & ( (!\dist|cnt\(0) & 
-- (\image_chunk[9]~input_o\)) # (\dist|cnt\(0) & ((\image_chunk[1]~input_o\))) ) ) ) # ( \image_chunk[25]~input_o\ & ( !\dist|cnt\(1) & ( (!\dist|cnt\(0)) # (\image_chunk[17]~input_o\) ) ) ) # ( !\image_chunk[25]~input_o\ & ( !\dist|cnt\(1) & ( 
-- (\dist|cnt\(0) & \image_chunk[17]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_image_chunk[9]~input_o\,
	datab => \dist|ALT_INV_cnt\(0),
	datac => \ALT_INV_image_chunk[1]~input_o\,
	datad => \ALT_INV_image_chunk[17]~input_o\,
	datae => \ALT_INV_image_chunk[25]~input_o\,
	dataf => \dist|ALT_INV_cnt\(1),
	combout => \dist|Mux6~0_combout\);

-- Location: LABCELL_X63_Y2_N51
\dist|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux6~2_combout\ = ( \dist|Mux6~0_combout\ & ( (\dist|Mux6~1_combout\) # (\dist|cnt\(2)) ) ) # ( !\dist|Mux6~0_combout\ & ( (!\dist|cnt\(2) & \dist|Mux6~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dist|ALT_INV_cnt\(2),
	datad => \dist|ALT_INV_Mux6~1_combout\,
	dataf => \dist|ALT_INV_Mux6~0_combout\,
	combout => \dist|Mux6~2_combout\);

-- Location: FF_X63_Y2_N52
\dist|byte_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \dist|Mux6~2_combout\,
	ena => \dist|byte_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dist|byte_out\(1));

-- Location: FF_X53_Y8_N59
\gaussian|buff|bot_register|temp_array[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \dist|byte_out\(1),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[0][1]~q\);

-- Location: FF_X51_Y8_N55
\gaussian|buff|bot_register|temp_array[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[0][1]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[1][1]~q\);

-- Location: FF_X50_Y8_N2
\gaussian|buff|bot_register|temp_array[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[1][1]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[2][1]~q\);

-- Location: LABCELL_X48_Y8_N45
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][1]~feeder_combout\ = ( \gaussian|buff|bot_register|temp_array[2][1]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \gaussian|buff|bot_register|ALT_INV_temp_array[2][1]~q\,
	combout => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][1]~feeder_combout\);

-- Location: FF_X48_Y8_N47
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][1]~feeder_combout\,
	ena => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][1]~q\);

-- Location: FF_X48_Y8_N17
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][1]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][1]~q\);

-- Location: LABCELL_X48_Y8_N21
\gaussian|buff|middle_register|temp_array[0][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|middle_register|temp_array[0][1]~feeder_combout\ = \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[1][1]~q\,
	combout => \gaussian|buff|middle_register|temp_array[0][1]~feeder_combout\);

-- Location: FF_X48_Y8_N23
\gaussian|buff|middle_register|temp_array[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|middle_register|temp_array[0][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[0][1]~q\);

-- Location: LABCELL_X48_Y8_N18
\gaussian|buff|middle_register|temp_array[1][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|middle_register|temp_array[1][1]~feeder_combout\ = \gaussian|buff|middle_register|temp_array[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \gaussian|buff|middle_register|ALT_INV_temp_array[0][1]~q\,
	combout => \gaussian|buff|middle_register|temp_array[1][1]~feeder_combout\);

-- Location: FF_X48_Y8_N19
\gaussian|buff|middle_register|temp_array[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|middle_register|temp_array[1][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[1][1]~q\);

-- Location: FF_X50_Y8_N20
\gaussian|buff|middle_register|temp_array[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[1][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[2][2]~q\);

-- Location: LABCELL_X48_Y8_N42
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][2]~feeder_combout\ = ( \gaussian|buff|middle_register|temp_array[2][2]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \gaussian|buff|middle_register|ALT_INV_temp_array[2][2]~q\,
	combout => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][2]~feeder_combout\);

-- Location: FF_X48_Y8_N44
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][2]~feeder_combout\,
	ena => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][2]~q\);

-- Location: FF_X48_Y8_N14
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][2]~q\);

-- Location: FF_X48_Y8_N38
\gaussian|buff|top_register|temp_array[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[0][2]~q\);

-- Location: FF_X53_Y8_N11
\gaussian|buff|top_register|temp_array[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|top_register|temp_array[0][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[1][2]~q\);

-- Location: FF_X51_Y8_N20
\gaussian|buff|top_register|temp_array[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|top_register|temp_array[1][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[2][2]~q\);

-- Location: IOIBUF_X56_Y0_N52
\image_chunk[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(8),
	o => \image_chunk[8]~input_o\);

-- Location: IOIBUF_X52_Y0_N35
\image_chunk[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(24),
	o => \image_chunk[24]~input_o\);

-- Location: IOIBUF_X56_Y0_N1
\image_chunk[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(16),
	o => \image_chunk[16]~input_o\);

-- Location: IOIBUF_X54_Y0_N35
\image_chunk[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(0),
	o => \image_chunk[0]~input_o\);

-- Location: LABCELL_X56_Y2_N33
\dist|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux7~0_combout\ = ( \image_chunk[0]~input_o\ & ( \dist|cnt\(1) & ( (\dist|cnt\(0)) # (\image_chunk[8]~input_o\) ) ) ) # ( !\image_chunk[0]~input_o\ & ( \dist|cnt\(1) & ( (\image_chunk[8]~input_o\ & !\dist|cnt\(0)) ) ) ) # ( \image_chunk[0]~input_o\ 
-- & ( !\dist|cnt\(1) & ( (!\dist|cnt\(0) & (\image_chunk[24]~input_o\)) # (\dist|cnt\(0) & ((\image_chunk[16]~input_o\))) ) ) ) # ( !\image_chunk[0]~input_o\ & ( !\dist|cnt\(1) & ( (!\dist|cnt\(0) & (\image_chunk[24]~input_o\)) # (\dist|cnt\(0) & 
-- ((\image_chunk[16]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_image_chunk[8]~input_o\,
	datab => \ALT_INV_image_chunk[24]~input_o\,
	datac => \dist|ALT_INV_cnt\(0),
	datad => \ALT_INV_image_chunk[16]~input_o\,
	datae => \ALT_INV_image_chunk[0]~input_o\,
	dataf => \dist|ALT_INV_cnt\(1),
	combout => \dist|Mux7~0_combout\);

-- Location: IOIBUF_X20_Y0_N52
\image_chunk[32]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(32),
	o => \image_chunk[32]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\image_chunk[56]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(56),
	o => \image_chunk[56]~input_o\);

-- Location: IOIBUF_X10_Y0_N75
\image_chunk[40]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(40),
	o => \image_chunk[40]~input_o\);

-- Location: IOIBUF_X18_Y0_N41
\image_chunk[48]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_image_chunk(48),
	o => \image_chunk[48]~input_o\);

-- Location: MLABCELL_X21_Y2_N24
\dist|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux7~1_combout\ = ( \image_chunk[48]~input_o\ & ( \dist|cnt\(0) & ( (!\dist|cnt\(1)) # (\image_chunk[32]~input_o\) ) ) ) # ( !\image_chunk[48]~input_o\ & ( \dist|cnt\(0) & ( (\dist|cnt\(1) & \image_chunk[32]~input_o\) ) ) ) # ( 
-- \image_chunk[48]~input_o\ & ( !\dist|cnt\(0) & ( (!\dist|cnt\(1) & (\image_chunk[56]~input_o\)) # (\dist|cnt\(1) & ((\image_chunk[40]~input_o\))) ) ) ) # ( !\image_chunk[48]~input_o\ & ( !\dist|cnt\(0) & ( (!\dist|cnt\(1) & (\image_chunk[56]~input_o\)) # 
-- (\dist|cnt\(1) & ((\image_chunk[40]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dist|ALT_INV_cnt\(1),
	datab => \ALT_INV_image_chunk[32]~input_o\,
	datac => \ALT_INV_image_chunk[56]~input_o\,
	datad => \ALT_INV_image_chunk[40]~input_o\,
	datae => \ALT_INV_image_chunk[48]~input_o\,
	dataf => \dist|ALT_INV_cnt\(0),
	combout => \dist|Mux7~1_combout\);

-- Location: LABCELL_X56_Y2_N36
\dist|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|Mux7~2_combout\ = ( \dist|Mux7~1_combout\ & ( \dist|cnt\(2) & ( \dist|Mux7~0_combout\ ) ) ) # ( !\dist|Mux7~1_combout\ & ( \dist|cnt\(2) & ( \dist|Mux7~0_combout\ ) ) ) # ( \dist|Mux7~1_combout\ & ( !\dist|cnt\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dist|ALT_INV_Mux7~0_combout\,
	datae => \dist|ALT_INV_Mux7~1_combout\,
	dataf => \dist|ALT_INV_cnt\(2),
	combout => \dist|Mux7~2_combout\);

-- Location: FF_X56_Y2_N37
\dist|byte_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \dist|Mux7~2_combout\,
	ena => \dist|byte_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dist|byte_out\(0));

-- Location: LABCELL_X53_Y8_N45
\gaussian|buff|bot_register|temp_array[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|bot_register|temp_array[0][0]~feeder_combout\ = ( \dist|byte_out\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dist|ALT_INV_byte_out\(0),
	combout => \gaussian|buff|bot_register|temp_array[0][0]~feeder_combout\);

-- Location: FF_X53_Y8_N47
\gaussian|buff|bot_register|temp_array[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|bot_register|temp_array[0][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[0][0]~q\);

-- Location: MLABCELL_X52_Y8_N42
\gaussian|buff|bot_register|temp_array[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|bot_register|temp_array[1][0]~feeder_combout\ = ( \gaussian|buff|bot_register|temp_array[0][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \gaussian|buff|bot_register|ALT_INV_temp_array[0][0]~q\,
	combout => \gaussian|buff|bot_register|temp_array[1][0]~feeder_combout\);

-- Location: FF_X52_Y8_N44
\gaussian|buff|bot_register|temp_array[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|bot_register|temp_array[1][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[1][0]~q\);

-- Location: FF_X52_Y8_N1
\gaussian|buff|bot_register|temp_array[2][0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[1][0]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[2][0]~DUPLICATE_q\);

-- Location: LABCELL_X50_Y7_N54
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][0]~feeder_combout\ = ( \gaussian|buff|bot_register|temp_array[2][0]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \gaussian|buff|bot_register|ALT_INV_temp_array[2][0]~DUPLICATE_q\,
	combout => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][0]~feeder_combout\);

-- Location: FF_X50_Y7_N56
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][0]~feeder_combout\,
	ena => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][0]~q\);

-- Location: LABCELL_X50_Y7_N30
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][0]~feeder_combout\ = \gaussian|buff|BOT_TO_MID_BUFF|temp_array[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][0]~q\,
	combout => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][0]~feeder_combout\);

-- Location: FF_X50_Y7_N32
\gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][0]~q\);

-- Location: LABCELL_X50_Y7_N33
\gaussian|buff|middle_register|temp_array[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|middle_register|temp_array[0][0]~feeder_combout\ = \gaussian|buff|BOT_TO_MID_BUFF|temp_array[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \gaussian|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[1][0]~q\,
	combout => \gaussian|buff|middle_register|temp_array[0][0]~feeder_combout\);

-- Location: FF_X50_Y7_N35
\gaussian|buff|middle_register|temp_array[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|middle_register|temp_array[0][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[0][0]~q\);

-- Location: FF_X50_Y7_N37
\gaussian|buff|middle_register|temp_array[1][0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[0][0]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[1][0]~DUPLICATE_q\);

-- Location: FF_X48_Y8_N28
\gaussian|buff|middle_register|temp_array[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[1][1]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[2][1]~q\);

-- Location: FF_X48_Y8_N31
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[2][1]~q\,
	sload => VCC,
	ena => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][1]~q\);

-- Location: LABCELL_X53_Y8_N54
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][1]~feeder_combout\ = ( \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][1]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \gaussian|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][1]~q\,
	combout => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][1]~feeder_combout\);

-- Location: FF_X53_Y8_N56
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][1]~q\);

-- Location: FF_X53_Y8_N29
\gaussian|buff|top_register|temp_array[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][1]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[0][1]~q\);

-- Location: FF_X53_Y8_N8
\gaussian|buff|top_register|temp_array[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|top_register|temp_array[0][1]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[1][1]~q\);

-- Location: MLABCELL_X52_Y8_N39
\gaussian|buff|top_register|temp_array[2][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|top_register|temp_array[2][1]~feeder_combout\ = ( \gaussian|buff|top_register|temp_array[1][1]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \gaussian|buff|top_register|ALT_INV_temp_array[1][1]~q\,
	combout => \gaussian|buff|top_register|temp_array[2][1]~feeder_combout\);

-- Location: FF_X52_Y8_N41
\gaussian|buff|top_register|temp_array[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|top_register|temp_array[2][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[2][1]~q\);

-- Location: FF_X52_Y8_N43
\gaussian|buff|bot_register|temp_array[1][0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|bot_register|temp_array[1][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[1][0]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y8_N0
\gaussian|conv|Add12~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~85_sumout\ = SUM(( !\gaussian|buff|top_register|temp_array[2][1]~q\ $ (!\gaussian|buff|bot_register|temp_array[1][0]~DUPLICATE_q\) ) + ( !VCC ) + ( !VCC ))
-- \gaussian|conv|Add12~86\ = CARRY(( !\gaussian|buff|top_register|temp_array[2][1]~q\ $ (!\gaussian|buff|bot_register|temp_array[1][0]~DUPLICATE_q\) ) + ( !VCC ) + ( !VCC ))
-- \gaussian|conv|Add12~87\ = SHARE((\gaussian|buff|top_register|temp_array[2][1]~q\ & \gaussian|buff|bot_register|temp_array[1][0]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \gaussian|buff|top_register|ALT_INV_temp_array[2][1]~q\,
	datad => \gaussian|buff|bot_register|ALT_INV_temp_array[1][0]~DUPLICATE_q\,
	cin => GND,
	sharein => GND,
	sumout => \gaussian|conv|Add12~85_sumout\,
	cout => \gaussian|conv|Add12~86\,
	shareout => \gaussian|conv|Add12~87\);

-- Location: LABCELL_X51_Y8_N3
\gaussian|conv|Add12~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~77_sumout\ = SUM(( !\gaussian|buff|top_register|temp_array[2][2]~q\ $ (!\gaussian|buff|middle_register|temp_array[1][0]~DUPLICATE_q\ $ (\gaussian|buff|bot_register|temp_array[1][1]~q\)) ) + ( \gaussian|conv|Add12~87\ ) + ( 
-- \gaussian|conv|Add12~86\ ))
-- \gaussian|conv|Add12~78\ = CARRY(( !\gaussian|buff|top_register|temp_array[2][2]~q\ $ (!\gaussian|buff|middle_register|temp_array[1][0]~DUPLICATE_q\ $ (\gaussian|buff|bot_register|temp_array[1][1]~q\)) ) + ( \gaussian|conv|Add12~87\ ) + ( 
-- \gaussian|conv|Add12~86\ ))
-- \gaussian|conv|Add12~79\ = SHARE((!\gaussian|buff|top_register|temp_array[2][2]~q\ & (\gaussian|buff|middle_register|temp_array[1][0]~DUPLICATE_q\ & \gaussian|buff|bot_register|temp_array[1][1]~q\)) # (\gaussian|buff|top_register|temp_array[2][2]~q\ & 
-- ((\gaussian|buff|bot_register|temp_array[1][1]~q\) # (\gaussian|buff|middle_register|temp_array[1][0]~DUPLICATE_q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101110001011100000000000000000110100101101001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|buff|top_register|ALT_INV_temp_array[2][2]~q\,
	datab => \gaussian|buff|middle_register|ALT_INV_temp_array[1][0]~DUPLICATE_q\,
	datac => \gaussian|buff|bot_register|ALT_INV_temp_array[1][1]~q\,
	cin => \gaussian|conv|Add12~86\,
	sharein => \gaussian|conv|Add12~87\,
	sumout => \gaussian|conv|Add12~77_sumout\,
	cout => \gaussian|conv|Add12~78\,
	shareout => \gaussian|conv|Add12~79\);

-- Location: LABCELL_X51_Y8_N6
\gaussian|conv|Add12~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~69_sumout\ = SUM(( !\gaussian|buff|top_register|temp_array[2][3]~q\ $ (!\gaussian|buff|bot_register|temp_array[1][2]~q\ $ (\gaussian|buff|middle_register|temp_array[1][1]~q\)) ) + ( \gaussian|conv|Add12~79\ ) + ( 
-- \gaussian|conv|Add12~78\ ))
-- \gaussian|conv|Add12~70\ = CARRY(( !\gaussian|buff|top_register|temp_array[2][3]~q\ $ (!\gaussian|buff|bot_register|temp_array[1][2]~q\ $ (\gaussian|buff|middle_register|temp_array[1][1]~q\)) ) + ( \gaussian|conv|Add12~79\ ) + ( \gaussian|conv|Add12~78\ 
-- ))
-- \gaussian|conv|Add12~71\ = SHARE((!\gaussian|buff|top_register|temp_array[2][3]~q\ & (\gaussian|buff|bot_register|temp_array[1][2]~q\ & \gaussian|buff|middle_register|temp_array[1][1]~q\)) # (\gaussian|buff|top_register|temp_array[2][3]~q\ & 
-- ((\gaussian|buff|middle_register|temp_array[1][1]~q\) # (\gaussian|buff|bot_register|temp_array[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|buff|top_register|ALT_INV_temp_array[2][3]~q\,
	datac => \gaussian|buff|bot_register|ALT_INV_temp_array[1][2]~q\,
	datad => \gaussian|buff|middle_register|ALT_INV_temp_array[1][1]~q\,
	cin => \gaussian|conv|Add12~78\,
	sharein => \gaussian|conv|Add12~79\,
	sumout => \gaussian|conv|Add12~69_sumout\,
	cout => \gaussian|conv|Add12~70\,
	shareout => \gaussian|conv|Add12~71\);

-- Location: LABCELL_X51_Y8_N9
\gaussian|conv|Add12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~33_sumout\ = SUM(( !\gaussian|buff|top_register|temp_array[2][4]~q\ $ (!\gaussian|buff|bot_register|temp_array[1][3]~DUPLICATE_q\ $ (\gaussian|buff|middle_register|temp_array[1][2]~q\)) ) + ( \gaussian|conv|Add12~71\ ) + ( 
-- \gaussian|conv|Add12~70\ ))
-- \gaussian|conv|Add12~34\ = CARRY(( !\gaussian|buff|top_register|temp_array[2][4]~q\ $ (!\gaussian|buff|bot_register|temp_array[1][3]~DUPLICATE_q\ $ (\gaussian|buff|middle_register|temp_array[1][2]~q\)) ) + ( \gaussian|conv|Add12~71\ ) + ( 
-- \gaussian|conv|Add12~70\ ))
-- \gaussian|conv|Add12~35\ = SHARE((!\gaussian|buff|top_register|temp_array[2][4]~q\ & (\gaussian|buff|bot_register|temp_array[1][3]~DUPLICATE_q\ & \gaussian|buff|middle_register|temp_array[1][2]~q\)) # (\gaussian|buff|top_register|temp_array[2][4]~q\ & 
-- ((\gaussian|buff|middle_register|temp_array[1][2]~q\) # (\gaussian|buff|bot_register|temp_array[1][3]~DUPLICATE_q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|buff|top_register|ALT_INV_temp_array[2][4]~q\,
	datac => \gaussian|buff|bot_register|ALT_INV_temp_array[1][3]~DUPLICATE_q\,
	datad => \gaussian|buff|middle_register|ALT_INV_temp_array[1][2]~q\,
	cin => \gaussian|conv|Add12~70\,
	sharein => \gaussian|conv|Add12~71\,
	sumout => \gaussian|conv|Add12~33_sumout\,
	cout => \gaussian|conv|Add12~34\,
	shareout => \gaussian|conv|Add12~35\);

-- Location: LABCELL_X51_Y8_N12
\gaussian|conv|Add12~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~41_sumout\ = SUM(( !\gaussian|buff|top_register|temp_array[2][5]~q\ $ (!\gaussian|buff|bot_register|temp_array[1][4]~q\ $ (\gaussian|buff|middle_register|temp_array[1][3]~q\)) ) + ( \gaussian|conv|Add12~35\ ) + ( 
-- \gaussian|conv|Add12~34\ ))
-- \gaussian|conv|Add12~42\ = CARRY(( !\gaussian|buff|top_register|temp_array[2][5]~q\ $ (!\gaussian|buff|bot_register|temp_array[1][4]~q\ $ (\gaussian|buff|middle_register|temp_array[1][3]~q\)) ) + ( \gaussian|conv|Add12~35\ ) + ( \gaussian|conv|Add12~34\ 
-- ))
-- \gaussian|conv|Add12~43\ = SHARE((!\gaussian|buff|top_register|temp_array[2][5]~q\ & (\gaussian|buff|bot_register|temp_array[1][4]~q\ & \gaussian|buff|middle_register|temp_array[1][3]~q\)) # (\gaussian|buff|top_register|temp_array[2][5]~q\ & 
-- ((\gaussian|buff|middle_register|temp_array[1][3]~q\) # (\gaussian|buff|bot_register|temp_array[1][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|buff|top_register|ALT_INV_temp_array[2][5]~q\,
	datac => \gaussian|buff|bot_register|ALT_INV_temp_array[1][4]~q\,
	datad => \gaussian|buff|middle_register|ALT_INV_temp_array[1][3]~q\,
	cin => \gaussian|conv|Add12~34\,
	sharein => \gaussian|conv|Add12~35\,
	sumout => \gaussian|conv|Add12~41_sumout\,
	cout => \gaussian|conv|Add12~42\,
	shareout => \gaussian|conv|Add12~43\);

-- Location: LABCELL_X51_Y8_N15
\gaussian|conv|Add12~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~45_sumout\ = SUM(( !\gaussian|buff|bot_register|temp_array[1][5]~q\ $ (!\gaussian|buff|top_register|temp_array[2][6]~q\ $ (\gaussian|buff|middle_register|temp_array[1][4]~q\)) ) + ( \gaussian|conv|Add12~43\ ) + ( 
-- \gaussian|conv|Add12~42\ ))
-- \gaussian|conv|Add12~46\ = CARRY(( !\gaussian|buff|bot_register|temp_array[1][5]~q\ $ (!\gaussian|buff|top_register|temp_array[2][6]~q\ $ (\gaussian|buff|middle_register|temp_array[1][4]~q\)) ) + ( \gaussian|conv|Add12~43\ ) + ( \gaussian|conv|Add12~42\ 
-- ))
-- \gaussian|conv|Add12~47\ = SHARE((!\gaussian|buff|bot_register|temp_array[1][5]~q\ & (\gaussian|buff|top_register|temp_array[2][6]~q\ & \gaussian|buff|middle_register|temp_array[1][4]~q\)) # (\gaussian|buff|bot_register|temp_array[1][5]~q\ & 
-- ((\gaussian|buff|middle_register|temp_array[1][4]~q\) # (\gaussian|buff|top_register|temp_array[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|buff|bot_register|ALT_INV_temp_array[1][5]~q\,
	datac => \gaussian|buff|top_register|ALT_INV_temp_array[2][6]~q\,
	datad => \gaussian|buff|middle_register|ALT_INV_temp_array[1][4]~q\,
	cin => \gaussian|conv|Add12~42\,
	sharein => \gaussian|conv|Add12~43\,
	sumout => \gaussian|conv|Add12~45_sumout\,
	cout => \gaussian|conv|Add12~46\,
	shareout => \gaussian|conv|Add12~47\);

-- Location: LABCELL_X51_Y8_N18
\gaussian|conv|Add12~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~49_sumout\ = SUM(( !\gaussian|buff|bot_register|temp_array[1][6]~q\ $ (!\gaussian|buff|top_register|temp_array[2][7]~q\ $ (\gaussian|buff|middle_register|temp_array[1][5]~q\)) ) + ( \gaussian|conv|Add12~47\ ) + ( 
-- \gaussian|conv|Add12~46\ ))
-- \gaussian|conv|Add12~50\ = CARRY(( !\gaussian|buff|bot_register|temp_array[1][6]~q\ $ (!\gaussian|buff|top_register|temp_array[2][7]~q\ $ (\gaussian|buff|middle_register|temp_array[1][5]~q\)) ) + ( \gaussian|conv|Add12~47\ ) + ( \gaussian|conv|Add12~46\ 
-- ))
-- \gaussian|conv|Add12~51\ = SHARE((!\gaussian|buff|bot_register|temp_array[1][6]~q\ & (\gaussian|buff|top_register|temp_array[2][7]~q\ & \gaussian|buff|middle_register|temp_array[1][5]~q\)) # (\gaussian|buff|bot_register|temp_array[1][6]~q\ & 
-- ((\gaussian|buff|middle_register|temp_array[1][5]~q\) # (\gaussian|buff|top_register|temp_array[2][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|buff|bot_register|ALT_INV_temp_array[1][6]~q\,
	datac => \gaussian|buff|top_register|ALT_INV_temp_array[2][7]~q\,
	datad => \gaussian|buff|middle_register|ALT_INV_temp_array[1][5]~q\,
	cin => \gaussian|conv|Add12~46\,
	sharein => \gaussian|conv|Add12~47\,
	sumout => \gaussian|conv|Add12~49_sumout\,
	cout => \gaussian|conv|Add12~50\,
	shareout => \gaussian|conv|Add12~51\);

-- Location: LABCELL_X51_Y8_N21
\gaussian|conv|Add12~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~53_sumout\ = SUM(( !\gaussian|buff|bot_register|temp_array[1][7]~q\ $ (!\gaussian|buff|middle_register|temp_array[1][6]~q\) ) + ( \gaussian|conv|Add12~51\ ) + ( \gaussian|conv|Add12~50\ ))
-- \gaussian|conv|Add12~54\ = CARRY(( !\gaussian|buff|bot_register|temp_array[1][7]~q\ $ (!\gaussian|buff|middle_register|temp_array[1][6]~q\) ) + ( \gaussian|conv|Add12~51\ ) + ( \gaussian|conv|Add12~50\ ))
-- \gaussian|conv|Add12~55\ = SHARE((\gaussian|buff|bot_register|temp_array[1][7]~q\ & \gaussian|buff|middle_register|temp_array[1][6]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|buff|bot_register|ALT_INV_temp_array[1][7]~q\,
	datac => \gaussian|buff|middle_register|ALT_INV_temp_array[1][6]~q\,
	cin => \gaussian|conv|Add12~50\,
	sharein => \gaussian|conv|Add12~51\,
	sumout => \gaussian|conv|Add12~53_sumout\,
	cout => \gaussian|conv|Add12~54\,
	shareout => \gaussian|conv|Add12~55\);

-- Location: LABCELL_X51_Y8_N24
\gaussian|conv|Add12~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~57_sumout\ = SUM(( \gaussian|buff|middle_register|temp_array[1][7]~q\ ) + ( \gaussian|conv|Add12~55\ ) + ( \gaussian|conv|Add12~54\ ))
-- \gaussian|conv|Add12~58\ = CARRY(( \gaussian|buff|middle_register|temp_array[1][7]~q\ ) + ( \gaussian|conv|Add12~55\ ) + ( \gaussian|conv|Add12~54\ ))
-- \gaussian|conv|Add12~59\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \gaussian|buff|middle_register|ALT_INV_temp_array[1][7]~q\,
	cin => \gaussian|conv|Add12~54\,
	sharein => \gaussian|conv|Add12~55\,
	sumout => \gaussian|conv|Add12~57_sumout\,
	cout => \gaussian|conv|Add12~58\,
	shareout => \gaussian|conv|Add12~59\);

-- Location: LABCELL_X51_Y8_N27
\gaussian|conv|Add12~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~61_sumout\ = SUM(( GND ) + ( \gaussian|conv|Add12~59\ ) + ( \gaussian|conv|Add12~58\ ))
-- \gaussian|conv|Add12~62\ = CARRY(( GND ) + ( \gaussian|conv|Add12~59\ ) + ( \gaussian|conv|Add12~58\ ))
-- \gaussian|conv|Add12~63\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \gaussian|conv|Add12~58\,
	sharein => \gaussian|conv|Add12~59\,
	sumout => \gaussian|conv|Add12~61_sumout\,
	cout => \gaussian|conv|Add12~62\,
	shareout => \gaussian|conv|Add12~63\);

-- Location: LABCELL_X51_Y8_N30
\gaussian|conv|Add12~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~65_sumout\ = SUM(( GND ) + ( \gaussian|conv|Add12~63\ ) + ( \gaussian|conv|Add12~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \gaussian|conv|Add12~62\,
	sharein => \gaussian|conv|Add12~63\,
	sumout => \gaussian|conv|Add12~65_sumout\);

-- Location: FF_X50_Y7_N38
\gaussian|buff|middle_register|temp_array[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[0][0]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[1][0]~q\);

-- Location: FF_X50_Y7_N40
\gaussian|buff|middle_register|temp_array[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[1][0]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|middle_register|temp_array[2][0]~q\);

-- Location: LABCELL_X50_Y8_N0
\gaussian|conv|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add0~41_sumout\ = SUM(( !\gaussian|buff|middle_register|temp_array[0][0]~q\ $ (!\gaussian|buff|bot_register|temp_array[2][1]~q\ $ (\gaussian|buff|middle_register|temp_array[2][0]~q\)) ) + ( !VCC ) + ( !VCC ))
-- \gaussian|conv|Add0~42\ = CARRY(( !\gaussian|buff|middle_register|temp_array[0][0]~q\ $ (!\gaussian|buff|bot_register|temp_array[2][1]~q\ $ (\gaussian|buff|middle_register|temp_array[2][0]~q\)) ) + ( !VCC ) + ( !VCC ))
-- \gaussian|conv|Add0~43\ = SHARE((!\gaussian|buff|middle_register|temp_array[0][0]~q\ & (\gaussian|buff|bot_register|temp_array[2][1]~q\ & \gaussian|buff|middle_register|temp_array[2][0]~q\)) # (\gaussian|buff|middle_register|temp_array[0][0]~q\ & 
-- ((\gaussian|buff|middle_register|temp_array[2][0]~q\) # (\gaussian|buff|bot_register|temp_array[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|buff|middle_register|ALT_INV_temp_array[0][0]~q\,
	datac => \gaussian|buff|bot_register|ALT_INV_temp_array[2][1]~q\,
	datad => \gaussian|buff|middle_register|ALT_INV_temp_array[2][0]~q\,
	cin => GND,
	sharein => GND,
	sumout => \gaussian|conv|Add0~41_sumout\,
	cout => \gaussian|conv|Add0~42\,
	shareout => \gaussian|conv|Add0~43\);

-- Location: LABCELL_X50_Y8_N3
\gaussian|conv|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add0~37_sumout\ = SUM(( !\gaussian|buff|bot_register|temp_array[2][2]~q\ $ (!\gaussian|buff|middle_register|temp_array[2][1]~q\ $ (\gaussian|buff|middle_register|temp_array[0][1]~q\)) ) + ( \gaussian|conv|Add0~43\ ) + ( 
-- \gaussian|conv|Add0~42\ ))
-- \gaussian|conv|Add0~38\ = CARRY(( !\gaussian|buff|bot_register|temp_array[2][2]~q\ $ (!\gaussian|buff|middle_register|temp_array[2][1]~q\ $ (\gaussian|buff|middle_register|temp_array[0][1]~q\)) ) + ( \gaussian|conv|Add0~43\ ) + ( \gaussian|conv|Add0~42\ 
-- ))
-- \gaussian|conv|Add0~39\ = SHARE((!\gaussian|buff|bot_register|temp_array[2][2]~q\ & (\gaussian|buff|middle_register|temp_array[2][1]~q\ & \gaussian|buff|middle_register|temp_array[0][1]~q\)) # (\gaussian|buff|bot_register|temp_array[2][2]~q\ & 
-- ((\gaussian|buff|middle_register|temp_array[0][1]~q\) # (\gaussian|buff|middle_register|temp_array[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|buff|bot_register|ALT_INV_temp_array[2][2]~q\,
	datac => \gaussian|buff|middle_register|ALT_INV_temp_array[2][1]~q\,
	datad => \gaussian|buff|middle_register|ALT_INV_temp_array[0][1]~q\,
	cin => \gaussian|conv|Add0~42\,
	sharein => \gaussian|conv|Add0~43\,
	sumout => \gaussian|conv|Add0~37_sumout\,
	cout => \gaussian|conv|Add0~38\,
	shareout => \gaussian|conv|Add0~39\);

-- Location: LABCELL_X50_Y8_N6
\gaussian|conv|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add0~33_sumout\ = SUM(( !\gaussian|buff|bot_register|temp_array[2][3]~q\ $ (!\gaussian|buff|middle_register|temp_array[0][2]~q\ $ (\gaussian|buff|middle_register|temp_array[2][2]~q\)) ) + ( \gaussian|conv|Add0~39\ ) + ( 
-- \gaussian|conv|Add0~38\ ))
-- \gaussian|conv|Add0~34\ = CARRY(( !\gaussian|buff|bot_register|temp_array[2][3]~q\ $ (!\gaussian|buff|middle_register|temp_array[0][2]~q\ $ (\gaussian|buff|middle_register|temp_array[2][2]~q\)) ) + ( \gaussian|conv|Add0~39\ ) + ( \gaussian|conv|Add0~38\ 
-- ))
-- \gaussian|conv|Add0~35\ = SHARE((!\gaussian|buff|bot_register|temp_array[2][3]~q\ & (\gaussian|buff|middle_register|temp_array[0][2]~q\ & \gaussian|buff|middle_register|temp_array[2][2]~q\)) # (\gaussian|buff|bot_register|temp_array[2][3]~q\ & 
-- ((\gaussian|buff|middle_register|temp_array[2][2]~q\) # (\gaussian|buff|middle_register|temp_array[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|buff|bot_register|ALT_INV_temp_array[2][3]~q\,
	datac => \gaussian|buff|middle_register|ALT_INV_temp_array[0][2]~q\,
	datad => \gaussian|buff|middle_register|ALT_INV_temp_array[2][2]~q\,
	cin => \gaussian|conv|Add0~38\,
	sharein => \gaussian|conv|Add0~39\,
	sumout => \gaussian|conv|Add0~33_sumout\,
	cout => \gaussian|conv|Add0~34\,
	shareout => \gaussian|conv|Add0~35\);

-- Location: LABCELL_X50_Y8_N9
\gaussian|conv|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add0~1_sumout\ = SUM(( !\gaussian|buff|bot_register|temp_array[2][4]~q\ $ (!\gaussian|buff|middle_register|temp_array[2][3]~q\ $ (\gaussian|buff|middle_register|temp_array[0][3]~q\)) ) + ( \gaussian|conv|Add0~35\ ) + ( 
-- \gaussian|conv|Add0~34\ ))
-- \gaussian|conv|Add0~2\ = CARRY(( !\gaussian|buff|bot_register|temp_array[2][4]~q\ $ (!\gaussian|buff|middle_register|temp_array[2][3]~q\ $ (\gaussian|buff|middle_register|temp_array[0][3]~q\)) ) + ( \gaussian|conv|Add0~35\ ) + ( \gaussian|conv|Add0~34\ ))
-- \gaussian|conv|Add0~3\ = SHARE((!\gaussian|buff|bot_register|temp_array[2][4]~q\ & (\gaussian|buff|middle_register|temp_array[2][3]~q\ & \gaussian|buff|middle_register|temp_array[0][3]~q\)) # (\gaussian|buff|bot_register|temp_array[2][4]~q\ & 
-- ((\gaussian|buff|middle_register|temp_array[0][3]~q\) # (\gaussian|buff|middle_register|temp_array[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|buff|bot_register|ALT_INV_temp_array[2][4]~q\,
	datac => \gaussian|buff|middle_register|ALT_INV_temp_array[2][3]~q\,
	datad => \gaussian|buff|middle_register|ALT_INV_temp_array[0][3]~q\,
	cin => \gaussian|conv|Add0~34\,
	sharein => \gaussian|conv|Add0~35\,
	sumout => \gaussian|conv|Add0~1_sumout\,
	cout => \gaussian|conv|Add0~2\,
	shareout => \gaussian|conv|Add0~3\);

-- Location: LABCELL_X50_Y8_N12
\gaussian|conv|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add0~5_sumout\ = SUM(( !\gaussian|buff|bot_register|temp_array[2][5]~q\ $ (!\gaussian|buff|middle_register|temp_array[0][4]~q\ $ (\gaussian|buff|middle_register|temp_array[2][4]~q\)) ) + ( \gaussian|conv|Add0~3\ ) + ( \gaussian|conv|Add0~2\ 
-- ))
-- \gaussian|conv|Add0~6\ = CARRY(( !\gaussian|buff|bot_register|temp_array[2][5]~q\ $ (!\gaussian|buff|middle_register|temp_array[0][4]~q\ $ (\gaussian|buff|middle_register|temp_array[2][4]~q\)) ) + ( \gaussian|conv|Add0~3\ ) + ( \gaussian|conv|Add0~2\ ))
-- \gaussian|conv|Add0~7\ = SHARE((!\gaussian|buff|bot_register|temp_array[2][5]~q\ & (\gaussian|buff|middle_register|temp_array[0][4]~q\ & \gaussian|buff|middle_register|temp_array[2][4]~q\)) # (\gaussian|buff|bot_register|temp_array[2][5]~q\ & 
-- ((\gaussian|buff|middle_register|temp_array[2][4]~q\) # (\gaussian|buff|middle_register|temp_array[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|buff|bot_register|ALT_INV_temp_array[2][5]~q\,
	datac => \gaussian|buff|middle_register|ALT_INV_temp_array[0][4]~q\,
	datad => \gaussian|buff|middle_register|ALT_INV_temp_array[2][4]~q\,
	cin => \gaussian|conv|Add0~2\,
	sharein => \gaussian|conv|Add0~3\,
	sumout => \gaussian|conv|Add0~5_sumout\,
	cout => \gaussian|conv|Add0~6\,
	shareout => \gaussian|conv|Add0~7\);

-- Location: LABCELL_X50_Y8_N15
\gaussian|conv|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add0~9_sumout\ = SUM(( !\gaussian|buff|middle_register|temp_array[0][5]~q\ $ (!\gaussian|buff|middle_register|temp_array[2][5]~q\ $ (\gaussian|buff|bot_register|temp_array[2][6]~q\)) ) + ( \gaussian|conv|Add0~7\ ) + ( \gaussian|conv|Add0~6\ 
-- ))
-- \gaussian|conv|Add0~10\ = CARRY(( !\gaussian|buff|middle_register|temp_array[0][5]~q\ $ (!\gaussian|buff|middle_register|temp_array[2][5]~q\ $ (\gaussian|buff|bot_register|temp_array[2][6]~q\)) ) + ( \gaussian|conv|Add0~7\ ) + ( \gaussian|conv|Add0~6\ ))
-- \gaussian|conv|Add0~11\ = SHARE((!\gaussian|buff|middle_register|temp_array[0][5]~q\ & (\gaussian|buff|middle_register|temp_array[2][5]~q\ & \gaussian|buff|bot_register|temp_array[2][6]~q\)) # (\gaussian|buff|middle_register|temp_array[0][5]~q\ & 
-- ((\gaussian|buff|bot_register|temp_array[2][6]~q\) # (\gaussian|buff|middle_register|temp_array[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|buff|middle_register|ALT_INV_temp_array[0][5]~q\,
	datac => \gaussian|buff|middle_register|ALT_INV_temp_array[2][5]~q\,
	datad => \gaussian|buff|bot_register|ALT_INV_temp_array[2][6]~q\,
	cin => \gaussian|conv|Add0~6\,
	sharein => \gaussian|conv|Add0~7\,
	sumout => \gaussian|conv|Add0~9_sumout\,
	cout => \gaussian|conv|Add0~10\,
	shareout => \gaussian|conv|Add0~11\);

-- Location: LABCELL_X50_Y8_N18
\gaussian|conv|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add0~13_sumout\ = SUM(( !\gaussian|buff|middle_register|temp_array[0][6]~q\ $ (!\gaussian|buff|bot_register|temp_array[2][7]~q\ $ (\gaussian|buff|middle_register|temp_array[2][6]~q\)) ) + ( \gaussian|conv|Add0~11\ ) + ( 
-- \gaussian|conv|Add0~10\ ))
-- \gaussian|conv|Add0~14\ = CARRY(( !\gaussian|buff|middle_register|temp_array[0][6]~q\ $ (!\gaussian|buff|bot_register|temp_array[2][7]~q\ $ (\gaussian|buff|middle_register|temp_array[2][6]~q\)) ) + ( \gaussian|conv|Add0~11\ ) + ( \gaussian|conv|Add0~10\ 
-- ))
-- \gaussian|conv|Add0~15\ = SHARE((!\gaussian|buff|middle_register|temp_array[0][6]~q\ & (\gaussian|buff|bot_register|temp_array[2][7]~q\ & \gaussian|buff|middle_register|temp_array[2][6]~q\)) # (\gaussian|buff|middle_register|temp_array[0][6]~q\ & 
-- ((\gaussian|buff|middle_register|temp_array[2][6]~q\) # (\gaussian|buff|bot_register|temp_array[2][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|buff|middle_register|ALT_INV_temp_array[0][6]~q\,
	datac => \gaussian|buff|bot_register|ALT_INV_temp_array[2][7]~q\,
	datad => \gaussian|buff|middle_register|ALT_INV_temp_array[2][6]~q\,
	cin => \gaussian|conv|Add0~10\,
	sharein => \gaussian|conv|Add0~11\,
	sumout => \gaussian|conv|Add0~13_sumout\,
	cout => \gaussian|conv|Add0~14\,
	shareout => \gaussian|conv|Add0~15\);

-- Location: LABCELL_X50_Y8_N21
\gaussian|conv|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add0~17_sumout\ = SUM(( !\gaussian|buff|middle_register|temp_array[0][7]~q\ $ (!\gaussian|buff|middle_register|temp_array[2][7]~q\) ) + ( \gaussian|conv|Add0~15\ ) + ( \gaussian|conv|Add0~14\ ))
-- \gaussian|conv|Add0~18\ = CARRY(( !\gaussian|buff|middle_register|temp_array[0][7]~q\ $ (!\gaussian|buff|middle_register|temp_array[2][7]~q\) ) + ( \gaussian|conv|Add0~15\ ) + ( \gaussian|conv|Add0~14\ ))
-- \gaussian|conv|Add0~19\ = SHARE((\gaussian|buff|middle_register|temp_array[0][7]~q\ & \gaussian|buff|middle_register|temp_array[2][7]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|buff|middle_register|ALT_INV_temp_array[0][7]~q\,
	datac => \gaussian|buff|middle_register|ALT_INV_temp_array[2][7]~q\,
	cin => \gaussian|conv|Add0~14\,
	sharein => \gaussian|conv|Add0~15\,
	sumout => \gaussian|conv|Add0~17_sumout\,
	cout => \gaussian|conv|Add0~18\,
	shareout => \gaussian|conv|Add0~19\);

-- Location: LABCELL_X50_Y8_N24
\gaussian|conv|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add0~21_sumout\ = SUM(( GND ) + ( \gaussian|conv|Add0~19\ ) + ( \gaussian|conv|Add0~18\ ))
-- \gaussian|conv|Add0~22\ = CARRY(( GND ) + ( \gaussian|conv|Add0~19\ ) + ( \gaussian|conv|Add0~18\ ))
-- \gaussian|conv|Add0~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \gaussian|conv|Add0~18\,
	sharein => \gaussian|conv|Add0~19\,
	sumout => \gaussian|conv|Add0~21_sumout\,
	cout => \gaussian|conv|Add0~22\,
	shareout => \gaussian|conv|Add0~23\);

-- Location: LABCELL_X50_Y8_N27
\gaussian|conv|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add0~25_sumout\ = SUM(( GND ) + ( \gaussian|conv|Add0~23\ ) + ( \gaussian|conv|Add0~22\ ))
-- \gaussian|conv|Add0~26\ = CARRY(( GND ) + ( \gaussian|conv|Add0~23\ ) + ( \gaussian|conv|Add0~22\ ))
-- \gaussian|conv|Add0~27\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \gaussian|conv|Add0~22\,
	sharein => \gaussian|conv|Add0~23\,
	sumout => \gaussian|conv|Add0~25_sumout\,
	cout => \gaussian|conv|Add0~26\,
	shareout => \gaussian|conv|Add0~27\);

-- Location: LABCELL_X50_Y8_N30
\gaussian|conv|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add0~29_sumout\ = SUM(( GND ) + ( \gaussian|conv|Add0~27\ ) + ( \gaussian|conv|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \gaussian|conv|Add0~26\,
	sharein => \gaussian|conv|Add0~27\,
	sumout => \gaussian|conv|Add0~29_sumout\);

-- Location: FF_X50_Y7_N58
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|middle_register|temp_array[2][0]~q\,
	sload => VCC,
	ena => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][0]~q\);

-- Location: FF_X50_Y7_N25
\gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[0][0]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][0]~q\);

-- Location: LABCELL_X53_Y8_N42
\gaussian|buff|top_register|temp_array[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|buff|top_register|temp_array[0][0]~feeder_combout\ = ( \gaussian|buff|MID_TO_TOP_BUFF|temp_array[1][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \gaussian|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[1][0]~q\,
	combout => \gaussian|buff|top_register|temp_array[0][0]~feeder_combout\);

-- Location: FF_X53_Y8_N44
\gaussian|buff|top_register|temp_array[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|buff|top_register|temp_array[0][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[0][0]~q\);

-- Location: FF_X53_Y8_N5
\gaussian|buff|top_register|temp_array[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|top_register|temp_array[0][0]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[1][0]~q\);

-- Location: FF_X53_Y8_N2
\gaussian|buff|top_register|temp_array[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|top_register|temp_array[1][0]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|top_register|temp_array[2][0]~q\);

-- Location: LABCELL_X53_Y8_N0
\gaussian|conv|Add5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add5~45_sumout\ = SUM(( !\gaussian|buff|top_register|temp_array[0][0]~q\ $ (!\gaussian|buff|top_register|temp_array[2][0]~q\ $ (\gaussian|buff|bot_register|temp_array[0][0]~q\)) ) + ( !VCC ) + ( !VCC ))
-- \gaussian|conv|Add5~46\ = CARRY(( !\gaussian|buff|top_register|temp_array[0][0]~q\ $ (!\gaussian|buff|top_register|temp_array[2][0]~q\ $ (\gaussian|buff|bot_register|temp_array[0][0]~q\)) ) + ( !VCC ) + ( !VCC ))
-- \gaussian|conv|Add5~47\ = SHARE((!\gaussian|buff|top_register|temp_array[0][0]~q\ & (\gaussian|buff|top_register|temp_array[2][0]~q\ & \gaussian|buff|bot_register|temp_array[0][0]~q\)) # (\gaussian|buff|top_register|temp_array[0][0]~q\ & 
-- ((\gaussian|buff|bot_register|temp_array[0][0]~q\) # (\gaussian|buff|top_register|temp_array[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|buff|top_register|ALT_INV_temp_array[0][0]~q\,
	datac => \gaussian|buff|top_register|ALT_INV_temp_array[2][0]~q\,
	datad => \gaussian|buff|bot_register|ALT_INV_temp_array[0][0]~q\,
	cin => GND,
	sharein => GND,
	sumout => \gaussian|conv|Add5~45_sumout\,
	cout => \gaussian|conv|Add5~46\,
	shareout => \gaussian|conv|Add5~47\);

-- Location: LABCELL_X53_Y8_N3
\gaussian|conv|Add5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add5~41_sumout\ = SUM(( !\gaussian|buff|top_register|temp_array[1][0]~q\ $ (!\gaussian|buff|bot_register|temp_array[0][1]~q\ $ (\gaussian|buff|top_register|temp_array[0][1]~q\)) ) + ( \gaussian|conv|Add5~47\ ) + ( \gaussian|conv|Add5~46\ ))
-- \gaussian|conv|Add5~42\ = CARRY(( !\gaussian|buff|top_register|temp_array[1][0]~q\ $ (!\gaussian|buff|bot_register|temp_array[0][1]~q\ $ (\gaussian|buff|top_register|temp_array[0][1]~q\)) ) + ( \gaussian|conv|Add5~47\ ) + ( \gaussian|conv|Add5~46\ ))
-- \gaussian|conv|Add5~43\ = SHARE((!\gaussian|buff|top_register|temp_array[1][0]~q\ & (\gaussian|buff|bot_register|temp_array[0][1]~q\ & \gaussian|buff|top_register|temp_array[0][1]~q\)) # (\gaussian|buff|top_register|temp_array[1][0]~q\ & 
-- ((\gaussian|buff|top_register|temp_array[0][1]~q\) # (\gaussian|buff|bot_register|temp_array[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|buff|top_register|ALT_INV_temp_array[1][0]~q\,
	datac => \gaussian|buff|bot_register|ALT_INV_temp_array[0][1]~q\,
	datad => \gaussian|buff|top_register|ALT_INV_temp_array[0][1]~q\,
	cin => \gaussian|conv|Add5~46\,
	sharein => \gaussian|conv|Add5~47\,
	sumout => \gaussian|conv|Add5~41_sumout\,
	cout => \gaussian|conv|Add5~42\,
	shareout => \gaussian|conv|Add5~43\);

-- Location: LABCELL_X53_Y8_N6
\gaussian|conv|Add5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add5~37_sumout\ = SUM(( !\gaussian|buff|top_register|temp_array[1][1]~q\ $ (!\gaussian|buff|top_register|temp_array[0][2]~q\ $ (\gaussian|buff|bot_register|temp_array[0][2]~q\)) ) + ( \gaussian|conv|Add5~43\ ) + ( \gaussian|conv|Add5~42\ ))
-- \gaussian|conv|Add5~38\ = CARRY(( !\gaussian|buff|top_register|temp_array[1][1]~q\ $ (!\gaussian|buff|top_register|temp_array[0][2]~q\ $ (\gaussian|buff|bot_register|temp_array[0][2]~q\)) ) + ( \gaussian|conv|Add5~43\ ) + ( \gaussian|conv|Add5~42\ ))
-- \gaussian|conv|Add5~39\ = SHARE((!\gaussian|buff|top_register|temp_array[1][1]~q\ & (\gaussian|buff|top_register|temp_array[0][2]~q\ & \gaussian|buff|bot_register|temp_array[0][2]~q\)) # (\gaussian|buff|top_register|temp_array[1][1]~q\ & 
-- ((\gaussian|buff|bot_register|temp_array[0][2]~q\) # (\gaussian|buff|top_register|temp_array[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|buff|top_register|ALT_INV_temp_array[1][1]~q\,
	datac => \gaussian|buff|top_register|ALT_INV_temp_array[0][2]~q\,
	datad => \gaussian|buff|bot_register|ALT_INV_temp_array[0][2]~q\,
	cin => \gaussian|conv|Add5~42\,
	sharein => \gaussian|conv|Add5~43\,
	sumout => \gaussian|conv|Add5~37_sumout\,
	cout => \gaussian|conv|Add5~38\,
	shareout => \gaussian|conv|Add5~39\);

-- Location: LABCELL_X53_Y8_N9
\gaussian|conv|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add5~33_sumout\ = SUM(( !\gaussian|buff|bot_register|temp_array[0][3]~q\ $ (!\gaussian|buff|top_register|temp_array[1][2]~q\ $ (\gaussian|buff|top_register|temp_array[0][3]~q\)) ) + ( \gaussian|conv|Add5~39\ ) + ( \gaussian|conv|Add5~38\ ))
-- \gaussian|conv|Add5~34\ = CARRY(( !\gaussian|buff|bot_register|temp_array[0][3]~q\ $ (!\gaussian|buff|top_register|temp_array[1][2]~q\ $ (\gaussian|buff|top_register|temp_array[0][3]~q\)) ) + ( \gaussian|conv|Add5~39\ ) + ( \gaussian|conv|Add5~38\ ))
-- \gaussian|conv|Add5~35\ = SHARE((!\gaussian|buff|bot_register|temp_array[0][3]~q\ & (\gaussian|buff|top_register|temp_array[1][2]~q\ & \gaussian|buff|top_register|temp_array[0][3]~q\)) # (\gaussian|buff|bot_register|temp_array[0][3]~q\ & 
-- ((\gaussian|buff|top_register|temp_array[0][3]~q\) # (\gaussian|buff|top_register|temp_array[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|buff|bot_register|ALT_INV_temp_array[0][3]~q\,
	datac => \gaussian|buff|top_register|ALT_INV_temp_array[1][2]~q\,
	datad => \gaussian|buff|top_register|ALT_INV_temp_array[0][3]~q\,
	cin => \gaussian|conv|Add5~38\,
	sharein => \gaussian|conv|Add5~39\,
	sumout => \gaussian|conv|Add5~33_sumout\,
	cout => \gaussian|conv|Add5~34\,
	shareout => \gaussian|conv|Add5~35\);

-- Location: LABCELL_X53_Y8_N12
\gaussian|conv|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add5~1_sumout\ = SUM(( !\gaussian|buff|bot_register|temp_array[0][4]~q\ $ (!\gaussian|buff|top_register|temp_array[0][4]~q\ $ (\gaussian|buff|top_register|temp_array[1][3]~q\)) ) + ( \gaussian|conv|Add5~35\ ) + ( \gaussian|conv|Add5~34\ ))
-- \gaussian|conv|Add5~2\ = CARRY(( !\gaussian|buff|bot_register|temp_array[0][4]~q\ $ (!\gaussian|buff|top_register|temp_array[0][4]~q\ $ (\gaussian|buff|top_register|temp_array[1][3]~q\)) ) + ( \gaussian|conv|Add5~35\ ) + ( \gaussian|conv|Add5~34\ ))
-- \gaussian|conv|Add5~3\ = SHARE((!\gaussian|buff|bot_register|temp_array[0][4]~q\ & (\gaussian|buff|top_register|temp_array[0][4]~q\ & \gaussian|buff|top_register|temp_array[1][3]~q\)) # (\gaussian|buff|bot_register|temp_array[0][4]~q\ & 
-- ((\gaussian|buff|top_register|temp_array[1][3]~q\) # (\gaussian|buff|top_register|temp_array[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|buff|bot_register|ALT_INV_temp_array[0][4]~q\,
	datac => \gaussian|buff|top_register|ALT_INV_temp_array[0][4]~q\,
	datad => \gaussian|buff|top_register|ALT_INV_temp_array[1][3]~q\,
	cin => \gaussian|conv|Add5~34\,
	sharein => \gaussian|conv|Add5~35\,
	sumout => \gaussian|conv|Add5~1_sumout\,
	cout => \gaussian|conv|Add5~2\,
	shareout => \gaussian|conv|Add5~3\);

-- Location: LABCELL_X53_Y8_N15
\gaussian|conv|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add5~5_sumout\ = SUM(( !\gaussian|buff|bot_register|temp_array[0][5]~q\ $ (!\gaussian|buff|top_register|temp_array[1][4]~q\ $ (\gaussian|buff|top_register|temp_array[0][5]~q\)) ) + ( \gaussian|conv|Add5~3\ ) + ( \gaussian|conv|Add5~2\ ))
-- \gaussian|conv|Add5~6\ = CARRY(( !\gaussian|buff|bot_register|temp_array[0][5]~q\ $ (!\gaussian|buff|top_register|temp_array[1][4]~q\ $ (\gaussian|buff|top_register|temp_array[0][5]~q\)) ) + ( \gaussian|conv|Add5~3\ ) + ( \gaussian|conv|Add5~2\ ))
-- \gaussian|conv|Add5~7\ = SHARE((!\gaussian|buff|bot_register|temp_array[0][5]~q\ & (\gaussian|buff|top_register|temp_array[1][4]~q\ & \gaussian|buff|top_register|temp_array[0][5]~q\)) # (\gaussian|buff|bot_register|temp_array[0][5]~q\ & 
-- ((\gaussian|buff|top_register|temp_array[0][5]~q\) # (\gaussian|buff|top_register|temp_array[1][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|buff|bot_register|ALT_INV_temp_array[0][5]~q\,
	datac => \gaussian|buff|top_register|ALT_INV_temp_array[1][4]~q\,
	datad => \gaussian|buff|top_register|ALT_INV_temp_array[0][5]~q\,
	cin => \gaussian|conv|Add5~2\,
	sharein => \gaussian|conv|Add5~3\,
	sumout => \gaussian|conv|Add5~5_sumout\,
	cout => \gaussian|conv|Add5~6\,
	shareout => \gaussian|conv|Add5~7\);

-- Location: LABCELL_X53_Y8_N18
\gaussian|conv|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add5~9_sumout\ = SUM(( !\gaussian|buff|top_register|temp_array[0][6]~q\ $ (!\gaussian|buff|top_register|temp_array[1][5]~q\ $ (\gaussian|buff|bot_register|temp_array[0][6]~q\)) ) + ( \gaussian|conv|Add5~7\ ) + ( \gaussian|conv|Add5~6\ ))
-- \gaussian|conv|Add5~10\ = CARRY(( !\gaussian|buff|top_register|temp_array[0][6]~q\ $ (!\gaussian|buff|top_register|temp_array[1][5]~q\ $ (\gaussian|buff|bot_register|temp_array[0][6]~q\)) ) + ( \gaussian|conv|Add5~7\ ) + ( \gaussian|conv|Add5~6\ ))
-- \gaussian|conv|Add5~11\ = SHARE((!\gaussian|buff|top_register|temp_array[0][6]~q\ & (\gaussian|buff|top_register|temp_array[1][5]~q\ & \gaussian|buff|bot_register|temp_array[0][6]~q\)) # (\gaussian|buff|top_register|temp_array[0][6]~q\ & 
-- ((\gaussian|buff|bot_register|temp_array[0][6]~q\) # (\gaussian|buff|top_register|temp_array[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|buff|top_register|ALT_INV_temp_array[0][6]~q\,
	datac => \gaussian|buff|top_register|ALT_INV_temp_array[1][5]~q\,
	datad => \gaussian|buff|bot_register|ALT_INV_temp_array[0][6]~q\,
	cin => \gaussian|conv|Add5~6\,
	sharein => \gaussian|conv|Add5~7\,
	sumout => \gaussian|conv|Add5~9_sumout\,
	cout => \gaussian|conv|Add5~10\,
	shareout => \gaussian|conv|Add5~11\);

-- Location: LABCELL_X53_Y8_N21
\gaussian|conv|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add5~13_sumout\ = SUM(( !\gaussian|buff|top_register|temp_array[0][7]~q\ $ (!\gaussian|buff|bot_register|temp_array[0][7]~q\ $ (\gaussian|buff|top_register|temp_array[1][6]~q\)) ) + ( \gaussian|conv|Add5~11\ ) + ( \gaussian|conv|Add5~10\ ))
-- \gaussian|conv|Add5~14\ = CARRY(( !\gaussian|buff|top_register|temp_array[0][7]~q\ $ (!\gaussian|buff|bot_register|temp_array[0][7]~q\ $ (\gaussian|buff|top_register|temp_array[1][6]~q\)) ) + ( \gaussian|conv|Add5~11\ ) + ( \gaussian|conv|Add5~10\ ))
-- \gaussian|conv|Add5~15\ = SHARE((!\gaussian|buff|top_register|temp_array[0][7]~q\ & (\gaussian|buff|bot_register|temp_array[0][7]~q\ & \gaussian|buff|top_register|temp_array[1][6]~q\)) # (\gaussian|buff|top_register|temp_array[0][7]~q\ & 
-- ((\gaussian|buff|top_register|temp_array[1][6]~q\) # (\gaussian|buff|bot_register|temp_array[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|buff|top_register|ALT_INV_temp_array[0][7]~q\,
	datac => \gaussian|buff|bot_register|ALT_INV_temp_array[0][7]~q\,
	datad => \gaussian|buff|top_register|ALT_INV_temp_array[1][6]~q\,
	cin => \gaussian|conv|Add5~10\,
	sharein => \gaussian|conv|Add5~11\,
	sumout => \gaussian|conv|Add5~13_sumout\,
	cout => \gaussian|conv|Add5~14\,
	shareout => \gaussian|conv|Add5~15\);

-- Location: LABCELL_X53_Y8_N24
\gaussian|conv|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add5~17_sumout\ = SUM(( \gaussian|buff|top_register|temp_array[1][7]~q\ ) + ( \gaussian|conv|Add5~15\ ) + ( \gaussian|conv|Add5~14\ ))
-- \gaussian|conv|Add5~18\ = CARRY(( \gaussian|buff|top_register|temp_array[1][7]~q\ ) + ( \gaussian|conv|Add5~15\ ) + ( \gaussian|conv|Add5~14\ ))
-- \gaussian|conv|Add5~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \gaussian|buff|top_register|ALT_INV_temp_array[1][7]~q\,
	cin => \gaussian|conv|Add5~14\,
	sharein => \gaussian|conv|Add5~15\,
	sumout => \gaussian|conv|Add5~17_sumout\,
	cout => \gaussian|conv|Add5~18\,
	shareout => \gaussian|conv|Add5~19\);

-- Location: LABCELL_X53_Y8_N27
\gaussian|conv|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add5~21_sumout\ = SUM(( GND ) + ( \gaussian|conv|Add5~19\ ) + ( \gaussian|conv|Add5~18\ ))
-- \gaussian|conv|Add5~22\ = CARRY(( GND ) + ( \gaussian|conv|Add5~19\ ) + ( \gaussian|conv|Add5~18\ ))
-- \gaussian|conv|Add5~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \gaussian|conv|Add5~18\,
	sharein => \gaussian|conv|Add5~19\,
	sumout => \gaussian|conv|Add5~21_sumout\,
	cout => \gaussian|conv|Add5~22\,
	shareout => \gaussian|conv|Add5~23\);

-- Location: LABCELL_X53_Y8_N30
\gaussian|conv|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add5~25_sumout\ = SUM(( GND ) + ( \gaussian|conv|Add5~23\ ) + ( \gaussian|conv|Add5~22\ ))
-- \gaussian|conv|Add5~26\ = CARRY(( GND ) + ( \gaussian|conv|Add5~23\ ) + ( \gaussian|conv|Add5~22\ ))
-- \gaussian|conv|Add5~27\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \gaussian|conv|Add5~22\,
	sharein => \gaussian|conv|Add5~23\,
	sumout => \gaussian|conv|Add5~25_sumout\,
	cout => \gaussian|conv|Add5~26\,
	shareout => \gaussian|conv|Add5~27\);

-- Location: LABCELL_X53_Y8_N33
\gaussian|conv|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add5~29_sumout\ = SUM(( GND ) + ( \gaussian|conv|Add5~27\ ) + ( \gaussian|conv|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \gaussian|conv|Add5~26\,
	sharein => \gaussian|conv|Add5~27\,
	sumout => \gaussian|conv|Add5~29_sumout\);

-- Location: FF_X52_Y8_N2
\gaussian|buff|bot_register|temp_array[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|buff|bot_register|temp_array[1][0]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \dist|control_shift~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|buff|bot_register|temp_array[2][0]~q\);

-- Location: MLABCELL_X52_Y8_N0
\gaussian|conv|Add12~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~90_cout\ = CARRY(( !\gaussian|conv|Add5~45_sumout\ $ (!\gaussian|buff|bot_register|temp_array[2][0]~q\) ) + ( !VCC ) + ( !VCC ))
-- \gaussian|conv|Add12~91\ = SHARE((\gaussian|conv|Add5~45_sumout\ & \gaussian|buff|bot_register|temp_array[2][0]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \gaussian|conv|ALT_INV_Add5~45_sumout\,
	datad => \gaussian|buff|bot_register|ALT_INV_temp_array[2][0]~q\,
	cin => GND,
	sharein => GND,
	cout => \gaussian|conv|Add12~90_cout\,
	shareout => \gaussian|conv|Add12~91\);

-- Location: MLABCELL_X52_Y8_N3
\gaussian|conv|Add12~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~82_cout\ = CARRY(( !\gaussian|conv|Add0~41_sumout\ $ (!\gaussian|conv|Add5~41_sumout\ $ (\gaussian|conv|Add12~85_sumout\)) ) + ( \gaussian|conv|Add12~91\ ) + ( \gaussian|conv|Add12~90_cout\ ))
-- \gaussian|conv|Add12~83\ = SHARE((!\gaussian|conv|Add0~41_sumout\ & (\gaussian|conv|Add5~41_sumout\ & \gaussian|conv|Add12~85_sumout\)) # (\gaussian|conv|Add0~41_sumout\ & ((\gaussian|conv|Add12~85_sumout\) # (\gaussian|conv|Add5~41_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101110001011100000000000000000110100101101001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|conv|ALT_INV_Add0~41_sumout\,
	datab => \gaussian|conv|ALT_INV_Add5~41_sumout\,
	datac => \gaussian|conv|ALT_INV_Add12~85_sumout\,
	cin => \gaussian|conv|Add12~90_cout\,
	sharein => \gaussian|conv|Add12~91\,
	cout => \gaussian|conv|Add12~82_cout\,
	shareout => \gaussian|conv|Add12~83\);

-- Location: MLABCELL_X52_Y8_N6
\gaussian|conv|Add12~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~74_cout\ = CARRY(( !\gaussian|conv|Add12~77_sumout\ $ (!\gaussian|conv|Add5~37_sumout\ $ (\gaussian|conv|Add0~37_sumout\)) ) + ( \gaussian|conv|Add12~83\ ) + ( \gaussian|conv|Add12~82_cout\ ))
-- \gaussian|conv|Add12~75\ = SHARE((!\gaussian|conv|Add12~77_sumout\ & (\gaussian|conv|Add5~37_sumout\ & \gaussian|conv|Add0~37_sumout\)) # (\gaussian|conv|Add12~77_sumout\ & ((\gaussian|conv|Add0~37_sumout\) # (\gaussian|conv|Add5~37_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|conv|ALT_INV_Add12~77_sumout\,
	datac => \gaussian|conv|ALT_INV_Add5~37_sumout\,
	datad => \gaussian|conv|ALT_INV_Add0~37_sumout\,
	cin => \gaussian|conv|Add12~82_cout\,
	sharein => \gaussian|conv|Add12~83\,
	cout => \gaussian|conv|Add12~74_cout\,
	shareout => \gaussian|conv|Add12~75\);

-- Location: MLABCELL_X52_Y8_N9
\gaussian|conv|Add12~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~38_cout\ = CARRY(( !\gaussian|conv|Add12~69_sumout\ $ (!\gaussian|conv|Add0~33_sumout\ $ (\gaussian|conv|Add5~33_sumout\)) ) + ( \gaussian|conv|Add12~75\ ) + ( \gaussian|conv|Add12~74_cout\ ))
-- \gaussian|conv|Add12~39\ = SHARE((!\gaussian|conv|Add12~69_sumout\ & (\gaussian|conv|Add0~33_sumout\ & \gaussian|conv|Add5~33_sumout\)) # (\gaussian|conv|Add12~69_sumout\ & ((\gaussian|conv|Add5~33_sumout\) # (\gaussian|conv|Add0~33_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|conv|ALT_INV_Add12~69_sumout\,
	datac => \gaussian|conv|ALT_INV_Add0~33_sumout\,
	datad => \gaussian|conv|ALT_INV_Add5~33_sumout\,
	cin => \gaussian|conv|Add12~74_cout\,
	sharein => \gaussian|conv|Add12~75\,
	cout => \gaussian|conv|Add12~38_cout\,
	shareout => \gaussian|conv|Add12~39\);

-- Location: MLABCELL_X52_Y8_N12
\gaussian|conv|Add12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~1_sumout\ = SUM(( !\gaussian|conv|Add12~33_sumout\ $ (!\gaussian|conv|Add5~1_sumout\ $ (\gaussian|conv|Add0~1_sumout\)) ) + ( \gaussian|conv|Add12~39\ ) + ( \gaussian|conv|Add12~38_cout\ ))
-- \gaussian|conv|Add12~2\ = CARRY(( !\gaussian|conv|Add12~33_sumout\ $ (!\gaussian|conv|Add5~1_sumout\ $ (\gaussian|conv|Add0~1_sumout\)) ) + ( \gaussian|conv|Add12~39\ ) + ( \gaussian|conv|Add12~38_cout\ ))
-- \gaussian|conv|Add12~3\ = SHARE((!\gaussian|conv|Add12~33_sumout\ & (\gaussian|conv|Add5~1_sumout\ & \gaussian|conv|Add0~1_sumout\)) # (\gaussian|conv|Add12~33_sumout\ & ((\gaussian|conv|Add0~1_sumout\) # (\gaussian|conv|Add5~1_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|conv|ALT_INV_Add12~33_sumout\,
	datac => \gaussian|conv|ALT_INV_Add5~1_sumout\,
	datad => \gaussian|conv|ALT_INV_Add0~1_sumout\,
	cin => \gaussian|conv|Add12~38_cout\,
	sharein => \gaussian|conv|Add12~39\,
	sumout => \gaussian|conv|Add12~1_sumout\,
	cout => \gaussian|conv|Add12~2\,
	shareout => \gaussian|conv|Add12~3\);

-- Location: MLABCELL_X52_Y8_N15
\gaussian|conv|Add12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~5_sumout\ = SUM(( !\gaussian|conv|Add5~5_sumout\ $ (!\gaussian|conv|Add0~5_sumout\ $ (\gaussian|conv|Add12~41_sumout\)) ) + ( \gaussian|conv|Add12~3\ ) + ( \gaussian|conv|Add12~2\ ))
-- \gaussian|conv|Add12~6\ = CARRY(( !\gaussian|conv|Add5~5_sumout\ $ (!\gaussian|conv|Add0~5_sumout\ $ (\gaussian|conv|Add12~41_sumout\)) ) + ( \gaussian|conv|Add12~3\ ) + ( \gaussian|conv|Add12~2\ ))
-- \gaussian|conv|Add12~7\ = SHARE((!\gaussian|conv|Add5~5_sumout\ & (\gaussian|conv|Add0~5_sumout\ & \gaussian|conv|Add12~41_sumout\)) # (\gaussian|conv|Add5~5_sumout\ & ((\gaussian|conv|Add12~41_sumout\) # (\gaussian|conv|Add0~5_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|conv|ALT_INV_Add5~5_sumout\,
	datac => \gaussian|conv|ALT_INV_Add0~5_sumout\,
	datad => \gaussian|conv|ALT_INV_Add12~41_sumout\,
	cin => \gaussian|conv|Add12~2\,
	sharein => \gaussian|conv|Add12~3\,
	sumout => \gaussian|conv|Add12~5_sumout\,
	cout => \gaussian|conv|Add12~6\,
	shareout => \gaussian|conv|Add12~7\);

-- Location: MLABCELL_X52_Y8_N18
\gaussian|conv|Add12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~9_sumout\ = SUM(( !\gaussian|conv|Add12~45_sumout\ $ (!\gaussian|conv|Add5~9_sumout\ $ (\gaussian|conv|Add0~9_sumout\)) ) + ( \gaussian|conv|Add12~7\ ) + ( \gaussian|conv|Add12~6\ ))
-- \gaussian|conv|Add12~10\ = CARRY(( !\gaussian|conv|Add12~45_sumout\ $ (!\gaussian|conv|Add5~9_sumout\ $ (\gaussian|conv|Add0~9_sumout\)) ) + ( \gaussian|conv|Add12~7\ ) + ( \gaussian|conv|Add12~6\ ))
-- \gaussian|conv|Add12~11\ = SHARE((!\gaussian|conv|Add12~45_sumout\ & (\gaussian|conv|Add5~9_sumout\ & \gaussian|conv|Add0~9_sumout\)) # (\gaussian|conv|Add12~45_sumout\ & ((\gaussian|conv|Add0~9_sumout\) # (\gaussian|conv|Add5~9_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|conv|ALT_INV_Add12~45_sumout\,
	datac => \gaussian|conv|ALT_INV_Add5~9_sumout\,
	datad => \gaussian|conv|ALT_INV_Add0~9_sumout\,
	cin => \gaussian|conv|Add12~6\,
	sharein => \gaussian|conv|Add12~7\,
	sumout => \gaussian|conv|Add12~9_sumout\,
	cout => \gaussian|conv|Add12~10\,
	shareout => \gaussian|conv|Add12~11\);

-- Location: MLABCELL_X52_Y8_N21
\gaussian|conv|Add12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~13_sumout\ = SUM(( !\gaussian|conv|Add5~13_sumout\ $ (!\gaussian|conv|Add12~49_sumout\ $ (\gaussian|conv|Add0~13_sumout\)) ) + ( \gaussian|conv|Add12~11\ ) + ( \gaussian|conv|Add12~10\ ))
-- \gaussian|conv|Add12~14\ = CARRY(( !\gaussian|conv|Add5~13_sumout\ $ (!\gaussian|conv|Add12~49_sumout\ $ (\gaussian|conv|Add0~13_sumout\)) ) + ( \gaussian|conv|Add12~11\ ) + ( \gaussian|conv|Add12~10\ ))
-- \gaussian|conv|Add12~15\ = SHARE((!\gaussian|conv|Add5~13_sumout\ & (\gaussian|conv|Add12~49_sumout\ & \gaussian|conv|Add0~13_sumout\)) # (\gaussian|conv|Add5~13_sumout\ & ((\gaussian|conv|Add0~13_sumout\) # (\gaussian|conv|Add12~49_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|conv|ALT_INV_Add5~13_sumout\,
	datac => \gaussian|conv|ALT_INV_Add12~49_sumout\,
	datad => \gaussian|conv|ALT_INV_Add0~13_sumout\,
	cin => \gaussian|conv|Add12~10\,
	sharein => \gaussian|conv|Add12~11\,
	sumout => \gaussian|conv|Add12~13_sumout\,
	cout => \gaussian|conv|Add12~14\,
	shareout => \gaussian|conv|Add12~15\);

-- Location: MLABCELL_X52_Y8_N24
\gaussian|conv|Add12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~17_sumout\ = SUM(( !\gaussian|conv|Add5~17_sumout\ $ (!\gaussian|conv|Add12~53_sumout\ $ (\gaussian|conv|Add0~17_sumout\)) ) + ( \gaussian|conv|Add12~15\ ) + ( \gaussian|conv|Add12~14\ ))
-- \gaussian|conv|Add12~18\ = CARRY(( !\gaussian|conv|Add5~17_sumout\ $ (!\gaussian|conv|Add12~53_sumout\ $ (\gaussian|conv|Add0~17_sumout\)) ) + ( \gaussian|conv|Add12~15\ ) + ( \gaussian|conv|Add12~14\ ))
-- \gaussian|conv|Add12~19\ = SHARE((!\gaussian|conv|Add5~17_sumout\ & (\gaussian|conv|Add12~53_sumout\ & \gaussian|conv|Add0~17_sumout\)) # (\gaussian|conv|Add5~17_sumout\ & ((\gaussian|conv|Add0~17_sumout\) # (\gaussian|conv|Add12~53_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|conv|ALT_INV_Add5~17_sumout\,
	datac => \gaussian|conv|ALT_INV_Add12~53_sumout\,
	datad => \gaussian|conv|ALT_INV_Add0~17_sumout\,
	cin => \gaussian|conv|Add12~14\,
	sharein => \gaussian|conv|Add12~15\,
	sumout => \gaussian|conv|Add12~17_sumout\,
	cout => \gaussian|conv|Add12~18\,
	shareout => \gaussian|conv|Add12~19\);

-- Location: MLABCELL_X52_Y8_N27
\gaussian|conv|Add12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~21_sumout\ = SUM(( !\gaussian|conv|Add0~21_sumout\ $ (!\gaussian|conv|Add12~57_sumout\ $ (\gaussian|conv|Add5~21_sumout\)) ) + ( \gaussian|conv|Add12~19\ ) + ( \gaussian|conv|Add12~18\ ))
-- \gaussian|conv|Add12~22\ = CARRY(( !\gaussian|conv|Add0~21_sumout\ $ (!\gaussian|conv|Add12~57_sumout\ $ (\gaussian|conv|Add5~21_sumout\)) ) + ( \gaussian|conv|Add12~19\ ) + ( \gaussian|conv|Add12~18\ ))
-- \gaussian|conv|Add12~23\ = SHARE((!\gaussian|conv|Add0~21_sumout\ & (\gaussian|conv|Add12~57_sumout\ & \gaussian|conv|Add5~21_sumout\)) # (\gaussian|conv|Add0~21_sumout\ & ((\gaussian|conv|Add5~21_sumout\) # (\gaussian|conv|Add12~57_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|conv|ALT_INV_Add0~21_sumout\,
	datac => \gaussian|conv|ALT_INV_Add12~57_sumout\,
	datad => \gaussian|conv|ALT_INV_Add5~21_sumout\,
	cin => \gaussian|conv|Add12~18\,
	sharein => \gaussian|conv|Add12~19\,
	sumout => \gaussian|conv|Add12~21_sumout\,
	cout => \gaussian|conv|Add12~22\,
	shareout => \gaussian|conv|Add12~23\);

-- Location: MLABCELL_X52_Y8_N30
\gaussian|conv|Add12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~25_sumout\ = SUM(( !\gaussian|conv|Add0~25_sumout\ $ (!\gaussian|conv|Add5~25_sumout\ $ (\gaussian|conv|Add12~61_sumout\)) ) + ( \gaussian|conv|Add12~23\ ) + ( \gaussian|conv|Add12~22\ ))
-- \gaussian|conv|Add12~26\ = CARRY(( !\gaussian|conv|Add0~25_sumout\ $ (!\gaussian|conv|Add5~25_sumout\ $ (\gaussian|conv|Add12~61_sumout\)) ) + ( \gaussian|conv|Add12~23\ ) + ( \gaussian|conv|Add12~22\ ))
-- \gaussian|conv|Add12~27\ = SHARE((!\gaussian|conv|Add0~25_sumout\ & (\gaussian|conv|Add5~25_sumout\ & \gaussian|conv|Add12~61_sumout\)) # (\gaussian|conv|Add0~25_sumout\ & ((\gaussian|conv|Add12~61_sumout\) # (\gaussian|conv|Add5~25_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \gaussian|conv|ALT_INV_Add0~25_sumout\,
	datac => \gaussian|conv|ALT_INV_Add5~25_sumout\,
	datad => \gaussian|conv|ALT_INV_Add12~61_sumout\,
	cin => \gaussian|conv|Add12~22\,
	sharein => \gaussian|conv|Add12~23\,
	sumout => \gaussian|conv|Add12~25_sumout\,
	cout => \gaussian|conv|Add12~26\,
	shareout => \gaussian|conv|Add12~27\);

-- Location: MLABCELL_X52_Y8_N33
\gaussian|conv|Add12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|conv|Add12~29_sumout\ = SUM(( !\gaussian|conv|Add12~65_sumout\ $ (!\gaussian|conv|Add0~29_sumout\ $ (\gaussian|conv|Add5~29_sumout\)) ) + ( \gaussian|conv|Add12~27\ ) + ( \gaussian|conv|Add12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|conv|ALT_INV_Add12~65_sumout\,
	datac => \gaussian|conv|ALT_INV_Add0~29_sumout\,
	datad => \gaussian|conv|ALT_INV_Add5~29_sumout\,
	cin => \gaussian|conv|Add12~26\,
	sharein => \gaussian|conv|Add12~27\,
	sumout => \gaussian|conv|Add12~29_sumout\);

-- Location: FF_X52_Y8_N35
\gaussian|conv|temp_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|conv|Add12~29_sumout\,
	ena => \gaussian|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|conv|temp_result\(7));

-- Location: LABCELL_X50_Y15_N21
\gaussian|FSM|sel_out\ : cyclonev_lcell_comb
-- Equation(s):
-- \gaussian|FSM|sel_out~combout\ = ( !\gaussian|FSM|state.convolutions_abort~DUPLICATE_q\ & ( !\gaussian|FSM|state.convolutions~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \gaussian|FSM|ALT_INV_state.convolutions_abort~DUPLICATE_q\,
	dataf => \gaussian|FSM|ALT_INV_state.convolutions~q\,
	combout => \gaussian|FSM|sel_out~combout\);

-- Location: FF_X52_Y16_N23
\sobel_y|buff|bot_register|temp_array[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|conv|temp_result\(7),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sclr => \gaussian|FSM|sel_out~combout\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|buff|bot_register|temp_array[0][7]~q\);

-- Location: FF_X52_Y16_N52
\sobel_x|buff|bot_register|temp_array[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|buff|bot_register|temp_array[0][7]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|bot_register|temp_array[1][7]~q\);

-- Location: FF_X50_Y16_N47
\sobel_y|buff|bot_register|temp_array[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|bot_register|temp_array[1][7]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|buff|bot_register|temp_array[2][7]~q\);

-- Location: FF_X52_Y8_N31
\gaussian|conv|temp_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|conv|Add12~25_sumout\,
	ena => \gaussian|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|conv|temp_result\(6));

-- Location: FF_X52_Y16_N20
\sobel_y|buff|bot_register|temp_array[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|conv|temp_result\(6),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sclr => \gaussian|FSM|sel_out~combout\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|buff|bot_register|temp_array[0][6]~q\);

-- Location: FF_X52_Y16_N49
\sobel_x|buff|bot_register|temp_array[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|buff|bot_register|temp_array[0][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|bot_register|temp_array[1][6]~q\);

-- Location: FF_X50_Y16_N5
\sobel_y|buff|bot_register|temp_array[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|bot_register|temp_array[1][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|buff|bot_register|temp_array[2][6]~q\);

-- Location: FF_X52_Y8_N28
\gaussian|conv|temp_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|conv|Add12~21_sumout\,
	ena => \gaussian|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|conv|temp_result\(5));

-- Location: FF_X52_Y16_N16
\sobel_y|buff|bot_register|temp_array[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|conv|temp_result\(5),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sclr => \gaussian|FSM|sel_out~combout\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|buff|bot_register|temp_array[0][5]~q\);

-- Location: FF_X52_Y16_N46
\sobel_x|buff|bot_register|temp_array[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|buff|bot_register|temp_array[0][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|bot_register|temp_array[1][5]~q\);

-- Location: FF_X50_Y16_N2
\sobel_y|buff|bot_register|temp_array[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|bot_register|temp_array[1][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|buff|bot_register|temp_array[2][5]~q\);

-- Location: FF_X52_Y8_N25
\gaussian|conv|temp_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|conv|Add12~17_sumout\,
	ena => \gaussian|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|conv|temp_result\(4));

-- Location: FF_X52_Y16_N14
\sobel_y|buff|bot_register|temp_array[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|conv|temp_result\(4),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sclr => \gaussian|FSM|sel_out~combout\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|buff|bot_register|temp_array[0][4]~q\);

-- Location: FF_X52_Y16_N43
\sobel_x|buff|bot_register|temp_array[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|buff|bot_register|temp_array[0][4]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|bot_register|temp_array[1][4]~q\);

-- Location: FF_X50_Y16_N23
\sobel_y|buff|bot_register|temp_array[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|bot_register|temp_array[1][4]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|buff|bot_register|temp_array[2][4]~q\);

-- Location: FF_X52_Y8_N22
\gaussian|conv|temp_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|conv|Add12~13_sumout\,
	ena => \gaussian|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|conv|temp_result\(3));

-- Location: FF_X52_Y16_N11
\sobel_y|buff|bot_register|temp_array[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|conv|temp_result\(3),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sclr => \gaussian|FSM|sel_out~combout\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|buff|bot_register|temp_array[0][3]~q\);

-- Location: FF_X52_Y16_N40
\sobel_x|buff|bot_register|temp_array[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|buff|bot_register|temp_array[0][3]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|bot_register|temp_array[1][3]~q\);

-- Location: FF_X50_Y16_N38
\sobel_y|buff|bot_register|temp_array[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|bot_register|temp_array[1][3]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|buff|bot_register|temp_array[2][3]~q\);

-- Location: FF_X52_Y8_N19
\gaussian|conv|temp_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|conv|Add12~9_sumout\,
	ena => \gaussian|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|conv|temp_result\(2));

-- Location: FF_X52_Y16_N8
\sobel_y|buff|bot_register|temp_array[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|conv|temp_result\(2),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sclr => \gaussian|FSM|sel_out~combout\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|buff|bot_register|temp_array[0][2]~q\);

-- Location: FF_X52_Y16_N37
\sobel_x|buff|bot_register|temp_array[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|buff|bot_register|temp_array[0][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|bot_register|temp_array[1][2]~q\);

-- Location: LABCELL_X50_Y16_N39
\sobel_y|buff|bot_register|temp_array[2][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|buff|bot_register|temp_array[2][2]~feeder_combout\ = ( \sobel_x|buff|bot_register|temp_array[1][2]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sobel_x|buff|bot_register|ALT_INV_temp_array[1][2]~q\,
	combout => \sobel_y|buff|bot_register|temp_array[2][2]~feeder_combout\);

-- Location: FF_X50_Y16_N41
\sobel_y|buff|bot_register|temp_array[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|buff|bot_register|temp_array[2][2]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|buff|bot_register|temp_array[2][2]~q\);

-- Location: FF_X52_Y8_N16
\gaussian|conv|temp_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|conv|Add12~5_sumout\,
	ena => \gaussian|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|conv|temp_result\(1));

-- Location: FF_X52_Y16_N5
\sobel_y|buff|bot_register|temp_array[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|conv|temp_result\(1),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sclr => \gaussian|FSM|sel_out~combout\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|buff|bot_register|temp_array[0][1]~q\);

-- Location: FF_X52_Y16_N34
\sobel_x|buff|bot_register|temp_array[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|buff|bot_register|temp_array[0][1]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|bot_register|temp_array[1][1]~q\);

-- Location: FF_X50_Y16_N17
\sobel_y|buff|bot_register|temp_array[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|bot_register|temp_array[1][1]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|buff|bot_register|temp_array[2][1]~q\);

-- Location: FF_X52_Y8_N13
\gaussian|conv|temp_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \gaussian|conv|Add12~1_sumout\,
	ena => \gaussian|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gaussian|conv|temp_result\(0));

-- Location: FF_X52_Y16_N2
\sobel_y|buff|bot_register|temp_array[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \gaussian|conv|temp_result\(0),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sclr => \gaussian|FSM|sel_out~combout\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|buff|bot_register|temp_array[0][0]~q\);

-- Location: FF_X52_Y16_N31
\sobel_x|buff|bot_register|temp_array[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|buff|bot_register|temp_array[0][0]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|bot_register|temp_array[1][0]~q\);

-- Location: LABCELL_X50_Y16_N42
\sobel_y|buff|bot_register|temp_array[2][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|buff|bot_register|temp_array[2][0]~feeder_combout\ = ( \sobel_x|buff|bot_register|temp_array[1][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sobel_x|buff|bot_register|ALT_INV_temp_array[1][0]~q\,
	combout => \sobel_y|buff|bot_register|temp_array[2][0]~feeder_combout\);

-- Location: FF_X50_Y16_N44
\sobel_y|buff|bot_register|temp_array[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|buff|bot_register|temp_array[2][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|buff|bot_register|temp_array[2][0]~q\);

-- Location: LABCELL_X50_Y16_N0
\sobel_y|conv|Add14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add14~1_sumout\ = SUM(( !\sobel_y|buff|bot_register|temp_array[2][0]~q\ ) + ( VCC ) + ( !VCC ))
-- \sobel_y|conv|Add14~2\ = CARRY(( !\sobel_y|buff|bot_register|temp_array[2][0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][0]~q\,
	cin => GND,
	sumout => \sobel_y|conv|Add14~1_sumout\,
	cout => \sobel_y|conv|Add14~2\);

-- Location: LABCELL_X50_Y16_N3
\sobel_y|conv|Add14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add14~9_sumout\ = SUM(( !\sobel_y|buff|bot_register|temp_array[2][1]~q\ ) + ( GND ) + ( \sobel_y|conv|Add14~2\ ))
-- \sobel_y|conv|Add14~10\ = CARRY(( !\sobel_y|buff|bot_register|temp_array[2][1]~q\ ) + ( GND ) + ( \sobel_y|conv|Add14~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][1]~q\,
	cin => \sobel_y|conv|Add14~2\,
	sumout => \sobel_y|conv|Add14~9_sumout\,
	cout => \sobel_y|conv|Add14~10\);

-- Location: LABCELL_X50_Y16_N6
\sobel_y|conv|Add14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add14~13_sumout\ = SUM(( !\sobel_y|buff|bot_register|temp_array[2][2]~q\ ) + ( GND ) + ( \sobel_y|conv|Add14~10\ ))
-- \sobel_y|conv|Add14~14\ = CARRY(( !\sobel_y|buff|bot_register|temp_array[2][2]~q\ ) + ( GND ) + ( \sobel_y|conv|Add14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][2]~q\,
	cin => \sobel_y|conv|Add14~10\,
	sumout => \sobel_y|conv|Add14~13_sumout\,
	cout => \sobel_y|conv|Add14~14\);

-- Location: LABCELL_X50_Y16_N9
\sobel_y|conv|Add14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add14~17_sumout\ = SUM(( !\sobel_y|buff|bot_register|temp_array[2][3]~q\ ) + ( GND ) + ( \sobel_y|conv|Add14~14\ ))
-- \sobel_y|conv|Add14~18\ = CARRY(( !\sobel_y|buff|bot_register|temp_array[2][3]~q\ ) + ( GND ) + ( \sobel_y|conv|Add14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][3]~q\,
	cin => \sobel_y|conv|Add14~14\,
	sumout => \sobel_y|conv|Add14~17_sumout\,
	cout => \sobel_y|conv|Add14~18\);

-- Location: LABCELL_X50_Y16_N12
\sobel_y|conv|Add14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add14~21_sumout\ = SUM(( !\sobel_y|buff|bot_register|temp_array[2][4]~q\ ) + ( GND ) + ( \sobel_y|conv|Add14~18\ ))
-- \sobel_y|conv|Add14~22\ = CARRY(( !\sobel_y|buff|bot_register|temp_array[2][4]~q\ ) + ( GND ) + ( \sobel_y|conv|Add14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][4]~q\,
	cin => \sobel_y|conv|Add14~18\,
	sumout => \sobel_y|conv|Add14~21_sumout\,
	cout => \sobel_y|conv|Add14~22\);

-- Location: LABCELL_X50_Y16_N15
\sobel_y|conv|Add14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add14~25_sumout\ = SUM(( !\sobel_y|buff|bot_register|temp_array[2][5]~q\ ) + ( GND ) + ( \sobel_y|conv|Add14~22\ ))
-- \sobel_y|conv|Add14~26\ = CARRY(( !\sobel_y|buff|bot_register|temp_array[2][5]~q\ ) + ( GND ) + ( \sobel_y|conv|Add14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][5]~q\,
	cin => \sobel_y|conv|Add14~22\,
	sumout => \sobel_y|conv|Add14~25_sumout\,
	cout => \sobel_y|conv|Add14~26\);

-- Location: LABCELL_X50_Y16_N18
\sobel_y|conv|Add14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add14~29_sumout\ = SUM(( !\sobel_y|buff|bot_register|temp_array[2][6]~q\ ) + ( GND ) + ( \sobel_y|conv|Add14~26\ ))
-- \sobel_y|conv|Add14~30\ = CARRY(( !\sobel_y|buff|bot_register|temp_array[2][6]~q\ ) + ( GND ) + ( \sobel_y|conv|Add14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][6]~q\,
	cin => \sobel_y|conv|Add14~26\,
	sumout => \sobel_y|conv|Add14~29_sumout\,
	cout => \sobel_y|conv|Add14~30\);

-- Location: LABCELL_X50_Y16_N21
\sobel_y|conv|Add14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add14~33_sumout\ = SUM(( !\sobel_y|buff|bot_register|temp_array[2][7]~q\ ) + ( GND ) + ( \sobel_y|conv|Add14~30\ ))
-- \sobel_y|conv|Add14~34\ = CARRY(( !\sobel_y|buff|bot_register|temp_array[2][7]~q\ ) + ( GND ) + ( \sobel_y|conv|Add14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][7]~q\,
	cin => \sobel_y|conv|Add14~30\,
	sumout => \sobel_y|conv|Add14~33_sumout\,
	cout => \sobel_y|conv|Add14~34\);

-- Location: LABCELL_X50_Y16_N24
\sobel_y|conv|Add14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add14~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \sobel_y|conv|Add14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \sobel_y|conv|Add14~34\,
	sumout => \sobel_y|conv|Add14~5_sumout\);

-- Location: MLABCELL_X52_Y16_N0
\sobel_y|conv|Add17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add17~1_sumout\ = SUM(( !\sobel_y|buff|bot_register|temp_array[0][0]~q\ ) + ( VCC ) + ( !VCC ))
-- \sobel_y|conv|Add17~2\ = CARRY(( !\sobel_y|buff|bot_register|temp_array[0][0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_y|buff|bot_register|ALT_INV_temp_array[0][0]~q\,
	cin => GND,
	sumout => \sobel_y|conv|Add17~1_sumout\,
	cout => \sobel_y|conv|Add17~2\);

-- Location: MLABCELL_X52_Y16_N3
\sobel_y|conv|Add17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add17~9_sumout\ = SUM(( !\sobel_y|buff|bot_register|temp_array[0][1]~q\ ) + ( GND ) + ( \sobel_y|conv|Add17~2\ ))
-- \sobel_y|conv|Add17~10\ = CARRY(( !\sobel_y|buff|bot_register|temp_array[0][1]~q\ ) + ( GND ) + ( \sobel_y|conv|Add17~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_y|buff|bot_register|ALT_INV_temp_array[0][1]~q\,
	cin => \sobel_y|conv|Add17~2\,
	sumout => \sobel_y|conv|Add17~9_sumout\,
	cout => \sobel_y|conv|Add17~10\);

-- Location: MLABCELL_X52_Y16_N6
\sobel_y|conv|Add17~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add17~13_sumout\ = SUM(( !\sobel_y|buff|bot_register|temp_array[0][2]~q\ ) + ( GND ) + ( \sobel_y|conv|Add17~10\ ))
-- \sobel_y|conv|Add17~14\ = CARRY(( !\sobel_y|buff|bot_register|temp_array[0][2]~q\ ) + ( GND ) + ( \sobel_y|conv|Add17~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_y|buff|bot_register|ALT_INV_temp_array[0][2]~q\,
	cin => \sobel_y|conv|Add17~10\,
	sumout => \sobel_y|conv|Add17~13_sumout\,
	cout => \sobel_y|conv|Add17~14\);

-- Location: MLABCELL_X52_Y16_N9
\sobel_y|conv|Add17~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add17~17_sumout\ = SUM(( !\sobel_y|buff|bot_register|temp_array[0][3]~q\ ) + ( GND ) + ( \sobel_y|conv|Add17~14\ ))
-- \sobel_y|conv|Add17~18\ = CARRY(( !\sobel_y|buff|bot_register|temp_array[0][3]~q\ ) + ( GND ) + ( \sobel_y|conv|Add17~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_y|buff|bot_register|ALT_INV_temp_array[0][3]~q\,
	cin => \sobel_y|conv|Add17~14\,
	sumout => \sobel_y|conv|Add17~17_sumout\,
	cout => \sobel_y|conv|Add17~18\);

-- Location: MLABCELL_X52_Y16_N12
\sobel_y|conv|Add17~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add17~21_sumout\ = SUM(( !\sobel_y|buff|bot_register|temp_array[0][4]~q\ ) + ( GND ) + ( \sobel_y|conv|Add17~18\ ))
-- \sobel_y|conv|Add17~22\ = CARRY(( !\sobel_y|buff|bot_register|temp_array[0][4]~q\ ) + ( GND ) + ( \sobel_y|conv|Add17~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_y|buff|bot_register|ALT_INV_temp_array[0][4]~q\,
	cin => \sobel_y|conv|Add17~18\,
	sumout => \sobel_y|conv|Add17~21_sumout\,
	cout => \sobel_y|conv|Add17~22\);

-- Location: MLABCELL_X52_Y16_N15
\sobel_y|conv|Add17~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add17~25_sumout\ = SUM(( !\sobel_y|buff|bot_register|temp_array[0][5]~q\ ) + ( GND ) + ( \sobel_y|conv|Add17~22\ ))
-- \sobel_y|conv|Add17~26\ = CARRY(( !\sobel_y|buff|bot_register|temp_array[0][5]~q\ ) + ( GND ) + ( \sobel_y|conv|Add17~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_y|buff|bot_register|ALT_INV_temp_array[0][5]~q\,
	cin => \sobel_y|conv|Add17~22\,
	sumout => \sobel_y|conv|Add17~25_sumout\,
	cout => \sobel_y|conv|Add17~26\);

-- Location: MLABCELL_X52_Y16_N18
\sobel_y|conv|Add17~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add17~29_sumout\ = SUM(( !\sobel_y|buff|bot_register|temp_array[0][6]~q\ ) + ( GND ) + ( \sobel_y|conv|Add17~26\ ))
-- \sobel_y|conv|Add17~30\ = CARRY(( !\sobel_y|buff|bot_register|temp_array[0][6]~q\ ) + ( GND ) + ( \sobel_y|conv|Add17~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_y|buff|bot_register|ALT_INV_temp_array[0][6]~q\,
	cin => \sobel_y|conv|Add17~26\,
	sumout => \sobel_y|conv|Add17~29_sumout\,
	cout => \sobel_y|conv|Add17~30\);

-- Location: MLABCELL_X52_Y16_N21
\sobel_y|conv|Add17~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add17~33_sumout\ = SUM(( !\sobel_y|buff|bot_register|temp_array[0][7]~q\ ) + ( GND ) + ( \sobel_y|conv|Add17~30\ ))
-- \sobel_y|conv|Add17~34\ = CARRY(( !\sobel_y|buff|bot_register|temp_array[0][7]~q\ ) + ( GND ) + ( \sobel_y|conv|Add17~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_y|buff|bot_register|ALT_INV_temp_array[0][7]~q\,
	cin => \sobel_y|conv|Add17~30\,
	sumout => \sobel_y|conv|Add17~33_sumout\,
	cout => \sobel_y|conv|Add17~34\);

-- Location: MLABCELL_X52_Y16_N24
\sobel_y|conv|Add17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add17~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \sobel_y|conv|Add17~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \sobel_y|conv|Add17~34\,
	sumout => \sobel_y|conv|Add17~5_sumout\);

-- Location: MLABCELL_X52_Y16_N30
\sobel_y|conv|Add26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add26~9_sumout\ = SUM(( !\sobel_x|buff|bot_register|temp_array[1][0]~q\ ) + ( VCC ) + ( !VCC ))
-- \sobel_y|conv|Add26~10\ = CARRY(( !\sobel_x|buff|bot_register|temp_array[1][0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|bot_register|ALT_INV_temp_array[1][0]~q\,
	cin => GND,
	sumout => \sobel_y|conv|Add26~9_sumout\,
	cout => \sobel_y|conv|Add26~10\);

-- Location: MLABCELL_X52_Y16_N33
\sobel_y|conv|Add26~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add26~13_sumout\ = SUM(( !\sobel_x|buff|bot_register|temp_array[1][1]~q\ ) + ( GND ) + ( \sobel_y|conv|Add26~10\ ))
-- \sobel_y|conv|Add26~14\ = CARRY(( !\sobel_x|buff|bot_register|temp_array[1][1]~q\ ) + ( GND ) + ( \sobel_y|conv|Add26~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|bot_register|ALT_INV_temp_array[1][1]~q\,
	cin => \sobel_y|conv|Add26~10\,
	sumout => \sobel_y|conv|Add26~13_sumout\,
	cout => \sobel_y|conv|Add26~14\);

-- Location: MLABCELL_X52_Y16_N36
\sobel_y|conv|Add26~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add26~17_sumout\ = SUM(( !\sobel_x|buff|bot_register|temp_array[1][2]~q\ ) + ( GND ) + ( \sobel_y|conv|Add26~14\ ))
-- \sobel_y|conv|Add26~18\ = CARRY(( !\sobel_x|buff|bot_register|temp_array[1][2]~q\ ) + ( GND ) + ( \sobel_y|conv|Add26~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|bot_register|ALT_INV_temp_array[1][2]~q\,
	cin => \sobel_y|conv|Add26~14\,
	sumout => \sobel_y|conv|Add26~17_sumout\,
	cout => \sobel_y|conv|Add26~18\);

-- Location: MLABCELL_X52_Y16_N39
\sobel_y|conv|Add26~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add26~21_sumout\ = SUM(( !\sobel_x|buff|bot_register|temp_array[1][3]~q\ ) + ( GND ) + ( \sobel_y|conv|Add26~18\ ))
-- \sobel_y|conv|Add26~22\ = CARRY(( !\sobel_x|buff|bot_register|temp_array[1][3]~q\ ) + ( GND ) + ( \sobel_y|conv|Add26~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|bot_register|ALT_INV_temp_array[1][3]~q\,
	cin => \sobel_y|conv|Add26~18\,
	sumout => \sobel_y|conv|Add26~21_sumout\,
	cout => \sobel_y|conv|Add26~22\);

-- Location: MLABCELL_X52_Y16_N42
\sobel_y|conv|Add26~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add26~25_sumout\ = SUM(( !\sobel_x|buff|bot_register|temp_array[1][4]~q\ ) + ( GND ) + ( \sobel_y|conv|Add26~22\ ))
-- \sobel_y|conv|Add26~26\ = CARRY(( !\sobel_x|buff|bot_register|temp_array[1][4]~q\ ) + ( GND ) + ( \sobel_y|conv|Add26~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|bot_register|ALT_INV_temp_array[1][4]~q\,
	cin => \sobel_y|conv|Add26~22\,
	sumout => \sobel_y|conv|Add26~25_sumout\,
	cout => \sobel_y|conv|Add26~26\);

-- Location: MLABCELL_X52_Y16_N45
\sobel_y|conv|Add26~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add26~29_sumout\ = SUM(( !\sobel_x|buff|bot_register|temp_array[1][5]~q\ ) + ( GND ) + ( \sobel_y|conv|Add26~26\ ))
-- \sobel_y|conv|Add26~30\ = CARRY(( !\sobel_x|buff|bot_register|temp_array[1][5]~q\ ) + ( GND ) + ( \sobel_y|conv|Add26~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|bot_register|ALT_INV_temp_array[1][5]~q\,
	cin => \sobel_y|conv|Add26~26\,
	sumout => \sobel_y|conv|Add26~29_sumout\,
	cout => \sobel_y|conv|Add26~30\);

-- Location: MLABCELL_X52_Y16_N48
\sobel_y|conv|Add26~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add26~33_sumout\ = SUM(( !\sobel_x|buff|bot_register|temp_array[1][6]~q\ ) + ( GND ) + ( \sobel_y|conv|Add26~30\ ))
-- \sobel_y|conv|Add26~34\ = CARRY(( !\sobel_x|buff|bot_register|temp_array[1][6]~q\ ) + ( GND ) + ( \sobel_y|conv|Add26~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|bot_register|ALT_INV_temp_array[1][6]~q\,
	cin => \sobel_y|conv|Add26~30\,
	sumout => \sobel_y|conv|Add26~33_sumout\,
	cout => \sobel_y|conv|Add26~34\);

-- Location: MLABCELL_X52_Y16_N51
\sobel_y|conv|Add26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add26~1_sumout\ = SUM(( !\sobel_x|buff|bot_register|temp_array[1][7]~q\ ) + ( GND ) + ( \sobel_y|conv|Add26~34\ ))
-- \sobel_y|conv|Add26~2\ = CARRY(( !\sobel_x|buff|bot_register|temp_array[1][7]~q\ ) + ( GND ) + ( \sobel_y|conv|Add26~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|bot_register|ALT_INV_temp_array[1][7]~q\,
	cin => \sobel_y|conv|Add26~34\,
	sumout => \sobel_y|conv|Add26~1_sumout\,
	cout => \sobel_y|conv|Add26~2\);

-- Location: MLABCELL_X52_Y16_N54
\sobel_y|conv|Add26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add26~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \sobel_y|conv|Add26~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \sobel_y|conv|Add26~2\,
	sumout => \sobel_y|conv|Add26~5_sumout\);

-- Location: LABCELL_X51_Y16_N0
\sobel_y|conv|Add15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add15~1_sumout\ = SUM(( !\sobel_y|conv|Add14~1_sumout\ $ (!\sobel_y|conv|Add17~1_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \sobel_y|conv|Add15~2\ = CARRY(( !\sobel_y|conv|Add14~1_sumout\ $ (!\sobel_y|conv|Add17~1_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \sobel_y|conv|Add15~3\ = SHARE((\sobel_y|conv|Add14~1_sumout\ & \sobel_y|conv|Add17~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \sobel_y|conv|ALT_INV_Add14~1_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add17~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \sobel_y|conv|Add15~1_sumout\,
	cout => \sobel_y|conv|Add15~2\,
	shareout => \sobel_y|conv|Add15~3\);

-- Location: LABCELL_X51_Y16_N3
\sobel_y|conv|Add15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add15~21_sumout\ = SUM(( !\sobel_y|conv|Add26~9_sumout\ $ (!\sobel_y|conv|Add14~9_sumout\ $ (\sobel_y|conv|Add17~9_sumout\)) ) + ( \sobel_y|conv|Add15~3\ ) + ( \sobel_y|conv|Add15~2\ ))
-- \sobel_y|conv|Add15~22\ = CARRY(( !\sobel_y|conv|Add26~9_sumout\ $ (!\sobel_y|conv|Add14~9_sumout\ $ (\sobel_y|conv|Add17~9_sumout\)) ) + ( \sobel_y|conv|Add15~3\ ) + ( \sobel_y|conv|Add15~2\ ))
-- \sobel_y|conv|Add15~23\ = SHARE((!\sobel_y|conv|Add26~9_sumout\ & (\sobel_y|conv|Add14~9_sumout\ & \sobel_y|conv|Add17~9_sumout\)) # (\sobel_y|conv|Add26~9_sumout\ & ((\sobel_y|conv|Add17~9_sumout\) # (\sobel_y|conv|Add14~9_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_Add26~9_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add14~9_sumout\,
	datad => \sobel_y|conv|ALT_INV_Add17~9_sumout\,
	cin => \sobel_y|conv|Add15~2\,
	sharein => \sobel_y|conv|Add15~3\,
	sumout => \sobel_y|conv|Add15~21_sumout\,
	cout => \sobel_y|conv|Add15~22\,
	shareout => \sobel_y|conv|Add15~23\);

-- Location: LABCELL_X51_Y16_N6
\sobel_y|conv|Add15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add15~25_sumout\ = SUM(( !\sobel_y|conv|Add14~13_sumout\ $ (!\sobel_y|conv|Add26~13_sumout\ $ (\sobel_y|conv|Add17~13_sumout\)) ) + ( \sobel_y|conv|Add15~23\ ) + ( \sobel_y|conv|Add15~22\ ))
-- \sobel_y|conv|Add15~26\ = CARRY(( !\sobel_y|conv|Add14~13_sumout\ $ (!\sobel_y|conv|Add26~13_sumout\ $ (\sobel_y|conv|Add17~13_sumout\)) ) + ( \sobel_y|conv|Add15~23\ ) + ( \sobel_y|conv|Add15~22\ ))
-- \sobel_y|conv|Add15~27\ = SHARE((!\sobel_y|conv|Add14~13_sumout\ & (\sobel_y|conv|Add26~13_sumout\ & \sobel_y|conv|Add17~13_sumout\)) # (\sobel_y|conv|Add14~13_sumout\ & ((\sobel_y|conv|Add17~13_sumout\) # (\sobel_y|conv|Add26~13_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_Add14~13_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add26~13_sumout\,
	datad => \sobel_y|conv|ALT_INV_Add17~13_sumout\,
	cin => \sobel_y|conv|Add15~22\,
	sharein => \sobel_y|conv|Add15~23\,
	sumout => \sobel_y|conv|Add15~25_sumout\,
	cout => \sobel_y|conv|Add15~26\,
	shareout => \sobel_y|conv|Add15~27\);

-- Location: LABCELL_X51_Y16_N9
\sobel_y|conv|Add15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add15~29_sumout\ = SUM(( !\sobel_y|conv|Add26~17_sumout\ $ (!\sobel_y|conv|Add14~17_sumout\ $ (\sobel_y|conv|Add17~17_sumout\)) ) + ( \sobel_y|conv|Add15~27\ ) + ( \sobel_y|conv|Add15~26\ ))
-- \sobel_y|conv|Add15~30\ = CARRY(( !\sobel_y|conv|Add26~17_sumout\ $ (!\sobel_y|conv|Add14~17_sumout\ $ (\sobel_y|conv|Add17~17_sumout\)) ) + ( \sobel_y|conv|Add15~27\ ) + ( \sobel_y|conv|Add15~26\ ))
-- \sobel_y|conv|Add15~31\ = SHARE((!\sobel_y|conv|Add26~17_sumout\ & (\sobel_y|conv|Add14~17_sumout\ & \sobel_y|conv|Add17~17_sumout\)) # (\sobel_y|conv|Add26~17_sumout\ & ((\sobel_y|conv|Add17~17_sumout\) # (\sobel_y|conv|Add14~17_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \sobel_y|conv|ALT_INV_Add26~17_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add14~17_sumout\,
	datad => \sobel_y|conv|ALT_INV_Add17~17_sumout\,
	cin => \sobel_y|conv|Add15~26\,
	sharein => \sobel_y|conv|Add15~27\,
	sumout => \sobel_y|conv|Add15~29_sumout\,
	cout => \sobel_y|conv|Add15~30\,
	shareout => \sobel_y|conv|Add15~31\);

-- Location: LABCELL_X51_Y16_N12
\sobel_y|conv|Add15~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add15~33_sumout\ = SUM(( !\sobel_y|conv|Add17~21_sumout\ $ (!\sobel_y|conv|Add26~21_sumout\ $ (\sobel_y|conv|Add14~21_sumout\)) ) + ( \sobel_y|conv|Add15~31\ ) + ( \sobel_y|conv|Add15~30\ ))
-- \sobel_y|conv|Add15~34\ = CARRY(( !\sobel_y|conv|Add17~21_sumout\ $ (!\sobel_y|conv|Add26~21_sumout\ $ (\sobel_y|conv|Add14~21_sumout\)) ) + ( \sobel_y|conv|Add15~31\ ) + ( \sobel_y|conv|Add15~30\ ))
-- \sobel_y|conv|Add15~35\ = SHARE((!\sobel_y|conv|Add17~21_sumout\ & (\sobel_y|conv|Add26~21_sumout\ & \sobel_y|conv|Add14~21_sumout\)) # (\sobel_y|conv|Add17~21_sumout\ & ((\sobel_y|conv|Add14~21_sumout\) # (\sobel_y|conv|Add26~21_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \sobel_y|conv|ALT_INV_Add17~21_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add26~21_sumout\,
	datad => \sobel_y|conv|ALT_INV_Add14~21_sumout\,
	cin => \sobel_y|conv|Add15~30\,
	sharein => \sobel_y|conv|Add15~31\,
	sumout => \sobel_y|conv|Add15~33_sumout\,
	cout => \sobel_y|conv|Add15~34\,
	shareout => \sobel_y|conv|Add15~35\);

-- Location: LABCELL_X51_Y16_N15
\sobel_y|conv|Add15~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add15~37_sumout\ = SUM(( !\sobel_y|conv|Add17~25_sumout\ $ (!\sobel_y|conv|Add14~25_sumout\ $ (\sobel_y|conv|Add26~25_sumout\)) ) + ( \sobel_y|conv|Add15~35\ ) + ( \sobel_y|conv|Add15~34\ ))
-- \sobel_y|conv|Add15~38\ = CARRY(( !\sobel_y|conv|Add17~25_sumout\ $ (!\sobel_y|conv|Add14~25_sumout\ $ (\sobel_y|conv|Add26~25_sumout\)) ) + ( \sobel_y|conv|Add15~35\ ) + ( \sobel_y|conv|Add15~34\ ))
-- \sobel_y|conv|Add15~39\ = SHARE((!\sobel_y|conv|Add17~25_sumout\ & (\sobel_y|conv|Add14~25_sumout\ & \sobel_y|conv|Add26~25_sumout\)) # (\sobel_y|conv|Add17~25_sumout\ & ((\sobel_y|conv|Add26~25_sumout\) # (\sobel_y|conv|Add14~25_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_Add17~25_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add14~25_sumout\,
	datad => \sobel_y|conv|ALT_INV_Add26~25_sumout\,
	cin => \sobel_y|conv|Add15~34\,
	sharein => \sobel_y|conv|Add15~35\,
	sumout => \sobel_y|conv|Add15~37_sumout\,
	cout => \sobel_y|conv|Add15~38\,
	shareout => \sobel_y|conv|Add15~39\);

-- Location: LABCELL_X51_Y16_N18
\sobel_y|conv|Add15~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add15~41_sumout\ = SUM(( !\sobel_y|conv|Add14~29_sumout\ $ (!\sobel_y|conv|Add26~29_sumout\ $ (\sobel_y|conv|Add17~29_sumout\)) ) + ( \sobel_y|conv|Add15~39\ ) + ( \sobel_y|conv|Add15~38\ ))
-- \sobel_y|conv|Add15~42\ = CARRY(( !\sobel_y|conv|Add14~29_sumout\ $ (!\sobel_y|conv|Add26~29_sumout\ $ (\sobel_y|conv|Add17~29_sumout\)) ) + ( \sobel_y|conv|Add15~39\ ) + ( \sobel_y|conv|Add15~38\ ))
-- \sobel_y|conv|Add15~43\ = SHARE((!\sobel_y|conv|Add14~29_sumout\ & (\sobel_y|conv|Add26~29_sumout\ & \sobel_y|conv|Add17~29_sumout\)) # (\sobel_y|conv|Add14~29_sumout\ & ((\sobel_y|conv|Add17~29_sumout\) # (\sobel_y|conv|Add26~29_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \sobel_y|conv|ALT_INV_Add14~29_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add26~29_sumout\,
	datad => \sobel_y|conv|ALT_INV_Add17~29_sumout\,
	cin => \sobel_y|conv|Add15~38\,
	sharein => \sobel_y|conv|Add15~39\,
	sumout => \sobel_y|conv|Add15~41_sumout\,
	cout => \sobel_y|conv|Add15~42\,
	shareout => \sobel_y|conv|Add15~43\);

-- Location: LABCELL_X51_Y16_N21
\sobel_y|conv|Add15~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add15~45_sumout\ = SUM(( !\sobel_y|conv|Add17~33_sumout\ $ (!\sobel_y|conv|Add26~33_sumout\ $ (\sobel_y|conv|Add14~33_sumout\)) ) + ( \sobel_y|conv|Add15~43\ ) + ( \sobel_y|conv|Add15~42\ ))
-- \sobel_y|conv|Add15~46\ = CARRY(( !\sobel_y|conv|Add17~33_sumout\ $ (!\sobel_y|conv|Add26~33_sumout\ $ (\sobel_y|conv|Add14~33_sumout\)) ) + ( \sobel_y|conv|Add15~43\ ) + ( \sobel_y|conv|Add15~42\ ))
-- \sobel_y|conv|Add15~47\ = SHARE((!\sobel_y|conv|Add17~33_sumout\ & (\sobel_y|conv|Add26~33_sumout\ & \sobel_y|conv|Add14~33_sumout\)) # (\sobel_y|conv|Add17~33_sumout\ & ((\sobel_y|conv|Add14~33_sumout\) # (\sobel_y|conv|Add26~33_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_Add17~33_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add26~33_sumout\,
	datad => \sobel_y|conv|ALT_INV_Add14~33_sumout\,
	cin => \sobel_y|conv|Add15~42\,
	sharein => \sobel_y|conv|Add15~43\,
	sumout => \sobel_y|conv|Add15~45_sumout\,
	cout => \sobel_y|conv|Add15~46\,
	shareout => \sobel_y|conv|Add15~47\);

-- Location: LABCELL_X51_Y16_N24
\sobel_y|conv|Add15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add15~5_sumout\ = SUM(( !\sobel_y|conv|Add14~5_sumout\ $ (!\sobel_y|conv|Add17~5_sumout\ $ (\sobel_y|conv|Add26~1_sumout\)) ) + ( \sobel_y|conv|Add15~47\ ) + ( \sobel_y|conv|Add15~46\ ))
-- \sobel_y|conv|Add15~6\ = CARRY(( !\sobel_y|conv|Add14~5_sumout\ $ (!\sobel_y|conv|Add17~5_sumout\ $ (\sobel_y|conv|Add26~1_sumout\)) ) + ( \sobel_y|conv|Add15~47\ ) + ( \sobel_y|conv|Add15~46\ ))
-- \sobel_y|conv|Add15~7\ = SHARE((!\sobel_y|conv|Add14~5_sumout\ & (\sobel_y|conv|Add17~5_sumout\ & \sobel_y|conv|Add26~1_sumout\)) # (\sobel_y|conv|Add14~5_sumout\ & ((\sobel_y|conv|Add26~1_sumout\) # (\sobel_y|conv|Add17~5_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101110001011100000000000000000110100101101001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_Add14~5_sumout\,
	datab => \sobel_y|conv|ALT_INV_Add17~5_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add26~1_sumout\,
	cin => \sobel_y|conv|Add15~46\,
	sharein => \sobel_y|conv|Add15~47\,
	sumout => \sobel_y|conv|Add15~5_sumout\,
	cout => \sobel_y|conv|Add15~6\,
	shareout => \sobel_y|conv|Add15~7\);

-- Location: LABCELL_X51_Y16_N27
\sobel_y|conv|Add15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add15~9_sumout\ = SUM(( !\sobel_y|conv|Add14~5_sumout\ $ (!\sobel_y|conv|Add17~5_sumout\ $ (\sobel_y|conv|Add26~5_sumout\)) ) + ( \sobel_y|conv|Add15~7\ ) + ( \sobel_y|conv|Add15~6\ ))
-- \sobel_y|conv|Add15~10\ = CARRY(( !\sobel_y|conv|Add14~5_sumout\ $ (!\sobel_y|conv|Add17~5_sumout\ $ (\sobel_y|conv|Add26~5_sumout\)) ) + ( \sobel_y|conv|Add15~7\ ) + ( \sobel_y|conv|Add15~6\ ))
-- \sobel_y|conv|Add15~11\ = SHARE((!\sobel_y|conv|Add14~5_sumout\ & (\sobel_y|conv|Add17~5_sumout\ & \sobel_y|conv|Add26~5_sumout\)) # (\sobel_y|conv|Add14~5_sumout\ & ((\sobel_y|conv|Add26~5_sumout\) # (\sobel_y|conv|Add17~5_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101110001011100000000000000000110100101101001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_Add14~5_sumout\,
	datab => \sobel_y|conv|ALT_INV_Add17~5_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add26~5_sumout\,
	cin => \sobel_y|conv|Add15~6\,
	sharein => \sobel_y|conv|Add15~7\,
	sumout => \sobel_y|conv|Add15~9_sumout\,
	cout => \sobel_y|conv|Add15~10\,
	shareout => \sobel_y|conv|Add15~11\);

-- Location: LABCELL_X51_Y16_N30
\sobel_y|conv|Add15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add15~13_sumout\ = SUM(( !\sobel_y|conv|Add14~5_sumout\ $ (!\sobel_y|conv|Add17~5_sumout\ $ (\sobel_y|conv|Add26~5_sumout\)) ) + ( \sobel_y|conv|Add15~11\ ) + ( \sobel_y|conv|Add15~10\ ))
-- \sobel_y|conv|Add15~14\ = CARRY(( !\sobel_y|conv|Add14~5_sumout\ $ (!\sobel_y|conv|Add17~5_sumout\ $ (\sobel_y|conv|Add26~5_sumout\)) ) + ( \sobel_y|conv|Add15~11\ ) + ( \sobel_y|conv|Add15~10\ ))
-- \sobel_y|conv|Add15~15\ = SHARE((!\sobel_y|conv|Add14~5_sumout\ & (\sobel_y|conv|Add17~5_sumout\ & \sobel_y|conv|Add26~5_sumout\)) # (\sobel_y|conv|Add14~5_sumout\ & ((\sobel_y|conv|Add26~5_sumout\) # (\sobel_y|conv|Add17~5_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010111011100000000000000000110011010011001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_Add14~5_sumout\,
	datab => \sobel_y|conv|ALT_INV_Add17~5_sumout\,
	datad => \sobel_y|conv|ALT_INV_Add26~5_sumout\,
	cin => \sobel_y|conv|Add15~10\,
	sharein => \sobel_y|conv|Add15~11\,
	sumout => \sobel_y|conv|Add15~13_sumout\,
	cout => \sobel_y|conv|Add15~14\,
	shareout => \sobel_y|conv|Add15~15\);

-- Location: LABCELL_X51_Y16_N33
\sobel_y|conv|Add15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add15~17_sumout\ = SUM(( !\sobel_y|conv|Add14~5_sumout\ $ (!\sobel_y|conv|Add17~5_sumout\ $ (\sobel_y|conv|Add26~5_sumout\)) ) + ( \sobel_y|conv|Add15~15\ ) + ( \sobel_y|conv|Add15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000110100101101001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_Add14~5_sumout\,
	datab => \sobel_y|conv|ALT_INV_Add17~5_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add26~5_sumout\,
	cin => \sobel_y|conv|Add15~14\,
	sharein => \sobel_y|conv|Add15~15\,
	sumout => \sobel_y|conv|Add15~17_sumout\);

-- Location: LABCELL_X50_Y15_N30
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\ = ( \gaussian|FSM|state.final_pixels~q\ & ( !\reset~input_o\ & ( ((!\gaussian|FSM|state.convolutions~q\ & !\gaussian|FSM|state.convolutions_abort~DUPLICATE_q\)) # (\gaussian|conv|conv_done~q\) ) ) 
-- ) # ( !\gaussian|FSM|state.final_pixels~q\ & ( !\reset~input_o\ & ( (!\gaussian|FSM|state.convolutions~q\ & ((!\gaussian|FSM|state.convolutions_abort~DUPLICATE_q\ & (\gaussian|FSM|state.init_pixels~q\)) # 
-- (\gaussian|FSM|state.convolutions_abort~DUPLICATE_q\ & ((\gaussian|conv|conv_done~q\))))) # (\gaussian|FSM|state.convolutions~q\ & (((\gaussian|conv|conv_done~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001111111101000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|FSM|ALT_INV_state.convolutions~q\,
	datab => \gaussian|FSM|ALT_INV_state.init_pixels~q\,
	datac => \gaussian|FSM|ALT_INV_state.convolutions_abort~DUPLICATE_q\,
	datad => \gaussian|conv|ALT_INV_conv_done~q\,
	datae => \gaussian|FSM|ALT_INV_state.final_pixels~q\,
	dataf => \ALT_INV_reset~input_o\,
	combout => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\);

-- Location: FF_X50_Y16_N55
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|buff|bot_register|temp_array[2][7]~q\,
	sload => VCC,
	ena => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][7]~q\);

-- Location: FF_X46_Y18_N55
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][7]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][7]~q\);

-- Location: FF_X46_Y18_N52
\sobel_x|buff|middle_register|temp_array[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][7]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[0][7]~q\);

-- Location: FF_X47_Y18_N37
\sobel_x|buff|middle_register|temp_array[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[0][7]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[1][7]~q\);

-- Location: LABCELL_X48_Y18_N54
\sobel_x|buff|middle_register|temp_array[2][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|buff|middle_register|temp_array[2][7]~feeder_combout\ = \sobel_x|buff|middle_register|temp_array[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|buff|middle_register|ALT_INV_temp_array[1][7]~q\,
	combout => \sobel_x|buff|middle_register|temp_array[2][7]~feeder_combout\);

-- Location: FF_X48_Y18_N55
\sobel_x|buff|middle_register|temp_array[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|middle_register|temp_array[2][7]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[2][7]~q\);

-- Location: FF_X48_Y18_N44
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[2][7]~q\,
	sload => VCC,
	ena => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][7]~q\);

-- Location: LABCELL_X48_Y18_N57
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][7]~feeder_combout\ = \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][7]~q\,
	combout => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][7]~feeder_combout\);

-- Location: FF_X48_Y18_N59
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][7]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][7]~q\);

-- Location: FF_X48_Y18_N23
\sobel_x|buff|top_register|temp_array[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][7]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[0][7]~q\);

-- Location: FF_X50_Y18_N25
\sobel_x|buff|top_register|temp_array[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|top_register|temp_array[0][7]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[1][7]~q\);

-- Location: LABCELL_X50_Y18_N51
\sobel_x|buff|top_register|temp_array[2][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|buff|top_register|temp_array[2][7]~feeder_combout\ = \sobel_x|buff|top_register|temp_array[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|buff|top_register|ALT_INV_temp_array[1][7]~q\,
	combout => \sobel_x|buff|top_register|temp_array[2][7]~feeder_combout\);

-- Location: FF_X50_Y18_N53
\sobel_x|buff|top_register|temp_array[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|top_register|temp_array[2][7]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[2][7]~q\);

-- Location: FF_X50_Y16_N31
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|buff|bot_register|temp_array[2][6]~q\,
	sload => VCC,
	ena => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][6]~q\);

-- Location: FF_X46_Y18_N22
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][6]~q\);

-- Location: FF_X46_Y18_N50
\sobel_x|buff|middle_register|temp_array[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[0][6]~q\);

-- Location: FF_X46_Y18_N2
\sobel_x|buff|middle_register|temp_array[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[0][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[1][6]~q\);

-- Location: FF_X51_Y18_N5
\sobel_x|buff|middle_register|temp_array[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[1][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[2][6]~q\);

-- Location: FF_X51_Y18_N32
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[2][6]~q\,
	sload => VCC,
	ena => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][6]~q\);

-- Location: FF_X51_Y18_N25
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][6]~q\);

-- Location: FF_X48_Y18_N20
\sobel_x|buff|top_register|temp_array[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[0][6]~q\);

-- Location: FF_X50_Y18_N23
\sobel_x|buff|top_register|temp_array[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|top_register|temp_array[0][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[1][6]~q\);

-- Location: FF_X50_Y18_N29
\sobel_x|buff|top_register|temp_array[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|top_register|temp_array[1][6]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[2][6]~q\);

-- Location: FF_X50_Y16_N34
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|buff|bot_register|temp_array[2][5]~q\,
	sload => VCC,
	ena => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][5]~q\);

-- Location: FF_X46_Y18_N20
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][5]~q\);

-- Location: FF_X46_Y18_N47
\sobel_x|buff|middle_register|temp_array[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[0][5]~q\);

-- Location: FF_X51_Y18_N2
\sobel_x|buff|middle_register|temp_array[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[0][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[1][5]~q\);

-- Location: FF_X51_Y18_N59
\sobel_x|buff|middle_register|temp_array[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[1][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[2][5]~q\);

-- Location: FF_X51_Y18_N52
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[2][5]~q\,
	sload => VCC,
	ena => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][5]~q\);

-- Location: FF_X48_Y18_N28
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][5]~q\);

-- Location: FF_X48_Y18_N17
\sobel_x|buff|top_register|temp_array[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[0][5]~q\);

-- Location: FF_X50_Y18_N19
\sobel_x|buff|top_register|temp_array[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|top_register|temp_array[0][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[1][5]~q\);

-- Location: FF_X51_Y18_N8
\sobel_x|buff|top_register|temp_array[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|top_register|temp_array[1][5]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[2][5]~q\);

-- Location: MLABCELL_X47_Y18_N42
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~feeder_combout\ = ( \sobel_y|buff|bot_register|temp_array[2][4]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][4]~q\,
	combout => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~feeder_combout\);

-- Location: FF_X47_Y18_N44
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~feeder_combout\,
	ena => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~q\);

-- Location: FF_X46_Y18_N11
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][4]~q\);

-- Location: FF_X46_Y18_N44
\sobel_x|buff|middle_register|temp_array[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][4]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[0][4]~q\);

-- Location: LABCELL_X46_Y18_N21
\sobel_x|buff|middle_register|temp_array[1][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|buff|middle_register|temp_array[1][4]~feeder_combout\ = \sobel_x|buff|middle_register|temp_array[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|buff|middle_register|ALT_INV_temp_array[0][4]~q\,
	combout => \sobel_x|buff|middle_register|temp_array[1][4]~feeder_combout\);

-- Location: FF_X46_Y18_N23
\sobel_x|buff|middle_register|temp_array[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|middle_register|temp_array[1][4]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[1][4]~q\);

-- Location: FF_X46_Y18_N16
\sobel_x|buff|middle_register|temp_array[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[1][4]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[2][4]~q\);

-- Location: FF_X48_Y18_N47
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[2][4]~q\,
	sload => VCC,
	ena => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][4]~q\);

-- Location: FF_X48_Y18_N35
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][4]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][4]~q\);

-- Location: FF_X48_Y18_N14
\sobel_x|buff|top_register|temp_array[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][4]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[0][4]~q\);

-- Location: FF_X50_Y18_N16
\sobel_x|buff|top_register|temp_array[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|top_register|temp_array[0][4]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[1][4]~q\);

-- Location: LABCELL_X51_Y18_N57
\sobel_x|buff|top_register|temp_array[2][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|buff|top_register|temp_array[2][4]~feeder_combout\ = \sobel_x|buff|top_register|temp_array[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|buff|top_register|ALT_INV_temp_array[1][4]~q\,
	combout => \sobel_x|buff|top_register|temp_array[2][4]~feeder_combout\);

-- Location: FF_X51_Y18_N58
\sobel_x|buff|top_register|temp_array[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|top_register|temp_array[2][4]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[2][4]~q\);

-- Location: FF_X47_Y18_N53
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|buff|bot_register|temp_array[2][3]~q\,
	sload => VCC,
	ena => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][3]~q\);

-- Location: LABCELL_X46_Y18_N15
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][3]~feeder_combout\ = \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][3]~q\,
	combout => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][3]~feeder_combout\);

-- Location: FF_X46_Y18_N17
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][3]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][3]~q\);

-- Location: FF_X46_Y18_N41
\sobel_x|buff|middle_register|temp_array[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][3]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[0][3]~q\);

-- Location: FF_X47_Y18_N58
\sobel_x|buff|middle_register|temp_array[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[0][3]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[1][3]~q\);

-- Location: FF_X48_Y18_N52
\sobel_x|buff|middle_register|temp_array[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[1][3]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[2][3]~q\);

-- Location: FF_X48_Y18_N41
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[2][3]~q\,
	sload => VCC,
	ena => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][3]~q\);

-- Location: LABCELL_X48_Y18_N51
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][3]~feeder_combout\ = \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][3]~q\,
	combout => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][3]~feeder_combout\);

-- Location: FF_X48_Y18_N53
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][3]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][3]~q\);

-- Location: FF_X48_Y18_N11
\sobel_x|buff|top_register|temp_array[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][3]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[0][3]~q\);

-- Location: FF_X50_Y18_N14
\sobel_x|buff|top_register|temp_array[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|top_register|temp_array[0][3]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[1][3]~q\);

-- Location: LABCELL_X50_Y18_N57
\sobel_x|buff|top_register|temp_array[2][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|buff|top_register|temp_array[2][3]~feeder_combout\ = \sobel_x|buff|top_register|temp_array[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|buff|top_register|ALT_INV_temp_array[1][3]~q\,
	combout => \sobel_x|buff|top_register|temp_array[2][3]~feeder_combout\);

-- Location: FF_X50_Y18_N59
\sobel_x|buff|top_register|temp_array[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|top_register|temp_array[2][3]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[2][3]~q\);

-- Location: FF_X50_Y16_N49
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|buff|bot_register|temp_array[2][2]~q\,
	sload => VCC,
	ena => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][2]~q\);

-- Location: FF_X46_Y18_N29
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][2]~q\);

-- Location: FF_X46_Y18_N38
\sobel_x|buff|middle_register|temp_array[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[0][2]~q\);

-- Location: FF_X46_Y18_N5
\sobel_x|buff|middle_register|temp_array[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[0][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[1][2]~q\);

-- Location: FF_X46_Y18_N58
\sobel_x|buff|middle_register|temp_array[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[1][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[2][2]~q\);

-- Location: LABCELL_X48_Y18_N36
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][2]~feeder_combout\ = ( \sobel_x|buff|middle_register|temp_array[2][2]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sobel_x|buff|middle_register|ALT_INV_temp_array[2][2]~q\,
	combout => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][2]~feeder_combout\);

-- Location: FF_X48_Y18_N38
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][2]~feeder_combout\,
	ena => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][2]~q\);

-- Location: FF_X48_Y18_N32
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][2]~q\);

-- Location: FF_X48_Y18_N8
\sobel_x|buff|top_register|temp_array[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[0][2]~q\);

-- Location: FF_X50_Y18_N11
\sobel_x|buff|top_register|temp_array[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|top_register|temp_array[0][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[1][2]~q\);

-- Location: FF_X50_Y18_N56
\sobel_x|buff|top_register|temp_array[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|top_register|temp_array[1][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[2][2]~q\);

-- Location: FF_X50_Y16_N28
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|buff|bot_register|temp_array[2][1]~q\,
	sload => VCC,
	ena => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][1]~q\);

-- Location: FF_X46_Y18_N13
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][1]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][1]~q\);

-- Location: FF_X46_Y18_N35
\sobel_x|buff|middle_register|temp_array[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][1]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[0][1]~q\);

-- Location: LABCELL_X46_Y18_N18
\sobel_x|buff|middle_register|temp_array[1][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|buff|middle_register|temp_array[1][1]~feeder_combout\ = \sobel_x|buff|middle_register|temp_array[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|buff|middle_register|ALT_INV_temp_array[0][1]~q\,
	combout => \sobel_x|buff|middle_register|temp_array[1][1]~feeder_combout\);

-- Location: FF_X46_Y18_N19
\sobel_x|buff|middle_register|temp_array[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|middle_register|temp_array[1][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[1][1]~q\);

-- Location: FF_X50_Y18_N41
\sobel_x|buff|middle_register|temp_array[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[1][1]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[2][1]~q\);

-- Location: LABCELL_X50_Y18_N45
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][1]~feeder_combout\ = \sobel_x|buff|middle_register|temp_array[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|buff|middle_register|ALT_INV_temp_array[2][1]~q\,
	combout => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][1]~feeder_combout\);

-- Location: FF_X50_Y18_N46
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][1]~feeder_combout\,
	ena => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][1]~q\);

-- Location: LABCELL_X48_Y18_N48
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][1]~feeder_combout\ = ( \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][1]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sobel_x|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[0][1]~q\,
	combout => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][1]~feeder_combout\);

-- Location: FF_X48_Y18_N50
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][1]~q\);

-- Location: FF_X48_Y18_N5
\sobel_x|buff|top_register|temp_array[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][1]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[0][1]~q\);

-- Location: FF_X50_Y18_N8
\sobel_x|buff|top_register|temp_array[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|top_register|temp_array[0][1]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[1][1]~q\);

-- Location: FF_X50_Y18_N49
\sobel_x|buff|top_register|temp_array[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|top_register|temp_array[1][1]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[2][1]~q\);

-- Location: FF_X51_Y18_N49
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|buff|bot_register|temp_array[2][0]~q\,
	sload => VCC,
	ena => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][0]~q\);

-- Location: LABCELL_X46_Y18_N6
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][0]~feeder_combout\ = ( \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sobel_x|buff|BOT_TO_MID_BUFF|ALT_INV_temp_array[0][0]~q\,
	combout => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][0]~feeder_combout\);

-- Location: FF_X46_Y18_N8
\sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][0]~q\);

-- Location: FF_X46_Y18_N31
\sobel_x|buff|middle_register|temp_array[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[1][0]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[0][0]~q\);

-- Location: FF_X50_Y18_N35
\sobel_x|buff|middle_register|temp_array[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[0][0]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[1][0]~q\);

-- Location: FF_X50_Y18_N37
\sobel_x|buff|middle_register|temp_array[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[1][0]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|middle_register|temp_array[2][0]~q\);

-- Location: FF_X50_Y18_N44
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|middle_register|temp_array[2][0]~q\,
	sload => VCC,
	ena => \sobel_x|buff|BOT_TO_MID_BUFF|temp_array[0][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][0]~q\);

-- Location: FF_X50_Y18_N32
\sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[0][0]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][0]~q\);

-- Location: LABCELL_X50_Y18_N33
\sobel_x|buff|top_register|temp_array[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|buff|top_register|temp_array[0][0]~feeder_combout\ = \sobel_x|buff|MID_TO_TOP_BUFF|temp_array[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|buff|MID_TO_TOP_BUFF|ALT_INV_temp_array[1][0]~q\,
	combout => \sobel_x|buff|top_register|temp_array[0][0]~feeder_combout\);

-- Location: FF_X50_Y18_N34
\sobel_x|buff|top_register|temp_array[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|top_register|temp_array[0][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[0][0]~q\);

-- Location: FF_X50_Y18_N5
\sobel_x|buff|top_register|temp_array[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|top_register|temp_array[0][0]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[1][0]~q\);

-- Location: FF_X50_Y18_N1
\sobel_x|buff|top_register|temp_array[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|top_register|temp_array[1][0]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[2][0]~q\);

-- Location: LABCELL_X50_Y18_N0
\sobel_y|conv|Add12~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~53_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[0][0]~q\ $ (!\sobel_x|buff|top_register|temp_array[2][0]~q\) ) + ( !VCC ) + ( !VCC ))
-- \sobel_y|conv|Add12~54\ = CARRY(( !\sobel_x|buff|top_register|temp_array[0][0]~q\ $ (!\sobel_x|buff|top_register|temp_array[2][0]~q\) ) + ( !VCC ) + ( !VCC ))
-- \sobel_y|conv|Add12~55\ = SHARE((\sobel_x|buff|top_register|temp_array[0][0]~q\ & \sobel_x|buff|top_register|temp_array[2][0]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|buff|top_register|ALT_INV_temp_array[0][0]~q\,
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[2][0]~q\,
	cin => GND,
	sharein => GND,
	sumout => \sobel_y|conv|Add12~53_sumout\,
	cout => \sobel_y|conv|Add12~54\,
	shareout => \sobel_y|conv|Add12~55\);

-- Location: LABCELL_X50_Y18_N3
\sobel_y|conv|Add12~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~65_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[0][1]~q\ $ (!\sobel_x|buff|top_register|temp_array[2][1]~q\ $ (\sobel_x|buff|top_register|temp_array[1][0]~q\)) ) + ( \sobel_y|conv|Add12~55\ ) + ( \sobel_y|conv|Add12~54\ ))
-- \sobel_y|conv|Add12~66\ = CARRY(( !\sobel_x|buff|top_register|temp_array[0][1]~q\ $ (!\sobel_x|buff|top_register|temp_array[2][1]~q\ $ (\sobel_x|buff|top_register|temp_array[1][0]~q\)) ) + ( \sobel_y|conv|Add12~55\ ) + ( \sobel_y|conv|Add12~54\ ))
-- \sobel_y|conv|Add12~67\ = SHARE((!\sobel_x|buff|top_register|temp_array[0][1]~q\ & (\sobel_x|buff|top_register|temp_array[2][1]~q\ & \sobel_x|buff|top_register|temp_array[1][0]~q\)) # (\sobel_x|buff|top_register|temp_array[0][1]~q\ & 
-- ((\sobel_x|buff|top_register|temp_array[1][0]~q\) # (\sobel_x|buff|top_register|temp_array[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|buff|top_register|ALT_INV_temp_array[0][1]~q\,
	datac => \sobel_x|buff|top_register|ALT_INV_temp_array[2][1]~q\,
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[1][0]~q\,
	cin => \sobel_y|conv|Add12~54\,
	sharein => \sobel_y|conv|Add12~55\,
	sumout => \sobel_y|conv|Add12~65_sumout\,
	cout => \sobel_y|conv|Add12~66\,
	shareout => \sobel_y|conv|Add12~67\);

-- Location: LABCELL_X50_Y18_N6
\sobel_y|conv|Add12~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~69_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[0][2]~q\ $ (!\sobel_x|buff|top_register|temp_array[2][2]~q\ $ (\sobel_x|buff|top_register|temp_array[1][1]~q\)) ) + ( \sobel_y|conv|Add12~67\ ) + ( \sobel_y|conv|Add12~66\ ))
-- \sobel_y|conv|Add12~70\ = CARRY(( !\sobel_x|buff|top_register|temp_array[0][2]~q\ $ (!\sobel_x|buff|top_register|temp_array[2][2]~q\ $ (\sobel_x|buff|top_register|temp_array[1][1]~q\)) ) + ( \sobel_y|conv|Add12~67\ ) + ( \sobel_y|conv|Add12~66\ ))
-- \sobel_y|conv|Add12~71\ = SHARE((!\sobel_x|buff|top_register|temp_array[0][2]~q\ & (\sobel_x|buff|top_register|temp_array[2][2]~q\ & \sobel_x|buff|top_register|temp_array[1][1]~q\)) # (\sobel_x|buff|top_register|temp_array[0][2]~q\ & 
-- ((\sobel_x|buff|top_register|temp_array[1][1]~q\) # (\sobel_x|buff|top_register|temp_array[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|buff|top_register|ALT_INV_temp_array[0][2]~q\,
	datac => \sobel_x|buff|top_register|ALT_INV_temp_array[2][2]~q\,
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[1][1]~q\,
	cin => \sobel_y|conv|Add12~66\,
	sharein => \sobel_y|conv|Add12~67\,
	sumout => \sobel_y|conv|Add12~69_sumout\,
	cout => \sobel_y|conv|Add12~70\,
	shareout => \sobel_y|conv|Add12~71\);

-- Location: LABCELL_X50_Y18_N9
\sobel_y|conv|Add12~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~73_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[0][3]~q\ $ (!\sobel_x|buff|top_register|temp_array[2][3]~q\ $ (\sobel_x|buff|top_register|temp_array[1][2]~q\)) ) + ( \sobel_y|conv|Add12~71\ ) + ( \sobel_y|conv|Add12~70\ ))
-- \sobel_y|conv|Add12~74\ = CARRY(( !\sobel_x|buff|top_register|temp_array[0][3]~q\ $ (!\sobel_x|buff|top_register|temp_array[2][3]~q\ $ (\sobel_x|buff|top_register|temp_array[1][2]~q\)) ) + ( \sobel_y|conv|Add12~71\ ) + ( \sobel_y|conv|Add12~70\ ))
-- \sobel_y|conv|Add12~75\ = SHARE((!\sobel_x|buff|top_register|temp_array[0][3]~q\ & (\sobel_x|buff|top_register|temp_array[2][3]~q\ & \sobel_x|buff|top_register|temp_array[1][2]~q\)) # (\sobel_x|buff|top_register|temp_array[0][3]~q\ & 
-- ((\sobel_x|buff|top_register|temp_array[1][2]~q\) # (\sobel_x|buff|top_register|temp_array[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|buff|top_register|ALT_INV_temp_array[0][3]~q\,
	datac => \sobel_x|buff|top_register|ALT_INV_temp_array[2][3]~q\,
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[1][2]~q\,
	cin => \sobel_y|conv|Add12~70\,
	sharein => \sobel_y|conv|Add12~71\,
	sumout => \sobel_y|conv|Add12~73_sumout\,
	cout => \sobel_y|conv|Add12~74\,
	shareout => \sobel_y|conv|Add12~75\);

-- Location: LABCELL_X50_Y18_N12
\sobel_y|conv|Add12~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~77_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[0][4]~q\ $ (!\sobel_x|buff|top_register|temp_array[2][4]~q\ $ (\sobel_x|buff|top_register|temp_array[1][3]~q\)) ) + ( \sobel_y|conv|Add12~75\ ) + ( \sobel_y|conv|Add12~74\ ))
-- \sobel_y|conv|Add12~78\ = CARRY(( !\sobel_x|buff|top_register|temp_array[0][4]~q\ $ (!\sobel_x|buff|top_register|temp_array[2][4]~q\ $ (\sobel_x|buff|top_register|temp_array[1][3]~q\)) ) + ( \sobel_y|conv|Add12~75\ ) + ( \sobel_y|conv|Add12~74\ ))
-- \sobel_y|conv|Add12~79\ = SHARE((!\sobel_x|buff|top_register|temp_array[0][4]~q\ & (\sobel_x|buff|top_register|temp_array[2][4]~q\ & \sobel_x|buff|top_register|temp_array[1][3]~q\)) # (\sobel_x|buff|top_register|temp_array[0][4]~q\ & 
-- ((\sobel_x|buff|top_register|temp_array[1][3]~q\) # (\sobel_x|buff|top_register|temp_array[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|buff|top_register|ALT_INV_temp_array[0][4]~q\,
	datac => \sobel_x|buff|top_register|ALT_INV_temp_array[2][4]~q\,
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[1][3]~q\,
	cin => \sobel_y|conv|Add12~74\,
	sharein => \sobel_y|conv|Add12~75\,
	sumout => \sobel_y|conv|Add12~77_sumout\,
	cout => \sobel_y|conv|Add12~78\,
	shareout => \sobel_y|conv|Add12~79\);

-- Location: LABCELL_X50_Y18_N15
\sobel_y|conv|Add12~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~81_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[2][5]~q\ $ (!\sobel_x|buff|top_register|temp_array[0][5]~q\ $ (\sobel_x|buff|top_register|temp_array[1][4]~q\)) ) + ( \sobel_y|conv|Add12~79\ ) + ( \sobel_y|conv|Add12~78\ ))
-- \sobel_y|conv|Add12~82\ = CARRY(( !\sobel_x|buff|top_register|temp_array[2][5]~q\ $ (!\sobel_x|buff|top_register|temp_array[0][5]~q\ $ (\sobel_x|buff|top_register|temp_array[1][4]~q\)) ) + ( \sobel_y|conv|Add12~79\ ) + ( \sobel_y|conv|Add12~78\ ))
-- \sobel_y|conv|Add12~83\ = SHARE((!\sobel_x|buff|top_register|temp_array[2][5]~q\ & (\sobel_x|buff|top_register|temp_array[0][5]~q\ & \sobel_x|buff|top_register|temp_array[1][4]~q\)) # (\sobel_x|buff|top_register|temp_array[2][5]~q\ & 
-- ((\sobel_x|buff|top_register|temp_array[1][4]~q\) # (\sobel_x|buff|top_register|temp_array[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|buff|top_register|ALT_INV_temp_array[2][5]~q\,
	datac => \sobel_x|buff|top_register|ALT_INV_temp_array[0][5]~q\,
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[1][4]~q\,
	cin => \sobel_y|conv|Add12~78\,
	sharein => \sobel_y|conv|Add12~79\,
	sumout => \sobel_y|conv|Add12~81_sumout\,
	cout => \sobel_y|conv|Add12~82\,
	shareout => \sobel_y|conv|Add12~83\);

-- Location: LABCELL_X50_Y18_N18
\sobel_y|conv|Add12~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~85_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[0][6]~q\ $ (!\sobel_x|buff|top_register|temp_array[2][6]~q\ $ (\sobel_x|buff|top_register|temp_array[1][5]~q\)) ) + ( \sobel_y|conv|Add12~83\ ) + ( \sobel_y|conv|Add12~82\ ))
-- \sobel_y|conv|Add12~86\ = CARRY(( !\sobel_x|buff|top_register|temp_array[0][6]~q\ $ (!\sobel_x|buff|top_register|temp_array[2][6]~q\ $ (\sobel_x|buff|top_register|temp_array[1][5]~q\)) ) + ( \sobel_y|conv|Add12~83\ ) + ( \sobel_y|conv|Add12~82\ ))
-- \sobel_y|conv|Add12~87\ = SHARE((!\sobel_x|buff|top_register|temp_array[0][6]~q\ & (\sobel_x|buff|top_register|temp_array[2][6]~q\ & \sobel_x|buff|top_register|temp_array[1][5]~q\)) # (\sobel_x|buff|top_register|temp_array[0][6]~q\ & 
-- ((\sobel_x|buff|top_register|temp_array[1][5]~q\) # (\sobel_x|buff|top_register|temp_array[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|buff|top_register|ALT_INV_temp_array[0][6]~q\,
	datac => \sobel_x|buff|top_register|ALT_INV_temp_array[2][6]~q\,
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[1][5]~q\,
	cin => \sobel_y|conv|Add12~82\,
	sharein => \sobel_y|conv|Add12~83\,
	sumout => \sobel_y|conv|Add12~85_sumout\,
	cout => \sobel_y|conv|Add12~86\,
	shareout => \sobel_y|conv|Add12~87\);

-- Location: LABCELL_X50_Y18_N21
\sobel_y|conv|Add12~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~89_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[2][7]~q\ $ (!\sobel_x|buff|top_register|temp_array[0][7]~q\ $ (\sobel_x|buff|top_register|temp_array[1][6]~q\)) ) + ( \sobel_y|conv|Add12~87\ ) + ( \sobel_y|conv|Add12~86\ ))
-- \sobel_y|conv|Add12~90\ = CARRY(( !\sobel_x|buff|top_register|temp_array[2][7]~q\ $ (!\sobel_x|buff|top_register|temp_array[0][7]~q\ $ (\sobel_x|buff|top_register|temp_array[1][6]~q\)) ) + ( \sobel_y|conv|Add12~87\ ) + ( \sobel_y|conv|Add12~86\ ))
-- \sobel_y|conv|Add12~91\ = SHARE((!\sobel_x|buff|top_register|temp_array[2][7]~q\ & (\sobel_x|buff|top_register|temp_array[0][7]~q\ & \sobel_x|buff|top_register|temp_array[1][6]~q\)) # (\sobel_x|buff|top_register|temp_array[2][7]~q\ & 
-- ((\sobel_x|buff|top_register|temp_array[1][6]~q\) # (\sobel_x|buff|top_register|temp_array[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|buff|top_register|ALT_INV_temp_array[2][7]~q\,
	datac => \sobel_x|buff|top_register|ALT_INV_temp_array[0][7]~q\,
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[1][6]~q\,
	cin => \sobel_y|conv|Add12~86\,
	sharein => \sobel_y|conv|Add12~87\,
	sumout => \sobel_y|conv|Add12~89_sumout\,
	cout => \sobel_y|conv|Add12~90\,
	shareout => \sobel_y|conv|Add12~91\);

-- Location: LABCELL_X50_Y18_N24
\sobel_y|conv|Add12~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~57_sumout\ = SUM(( \sobel_x|buff|top_register|temp_array[1][7]~q\ ) + ( \sobel_y|conv|Add12~91\ ) + ( \sobel_y|conv|Add12~90\ ))
-- \sobel_y|conv|Add12~58\ = CARRY(( \sobel_x|buff|top_register|temp_array[1][7]~q\ ) + ( \sobel_y|conv|Add12~91\ ) + ( \sobel_y|conv|Add12~90\ ))
-- \sobel_y|conv|Add12~59\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[1][7]~q\,
	cin => \sobel_y|conv|Add12~90\,
	sharein => \sobel_y|conv|Add12~91\,
	sumout => \sobel_y|conv|Add12~57_sumout\,
	cout => \sobel_y|conv|Add12~58\,
	shareout => \sobel_y|conv|Add12~59\);

-- Location: LABCELL_X50_Y18_N27
\sobel_y|conv|Add12~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~61_sumout\ = SUM(( GND ) + ( \sobel_y|conv|Add12~59\ ) + ( \sobel_y|conv|Add12~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \sobel_y|conv|Add12~58\,
	sharein => \sobel_y|conv|Add12~59\,
	sumout => \sobel_y|conv|Add12~61_sumout\);

-- Location: LABCELL_X56_Y18_N0
\sobel_y|conv|Add12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~1_sumout\ = SUM(( \sobel_y|conv|Add15~1_sumout\ ) + ( \sobel_y|conv|Add12~53_sumout\ ) + ( !VCC ))
-- \sobel_y|conv|Add12~2\ = CARRY(( \sobel_y|conv|Add15~1_sumout\ ) + ( \sobel_y|conv|Add12~53_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_y|conv|ALT_INV_Add15~1_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add12~53_sumout\,
	cin => GND,
	sumout => \sobel_y|conv|Add12~1_sumout\,
	cout => \sobel_y|conv|Add12~2\);

-- Location: LABCELL_X56_Y18_N3
\sobel_y|conv|Add12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~25_sumout\ = SUM(( \sobel_y|conv|Add12~65_sumout\ ) + ( \sobel_y|conv|Add15~21_sumout\ ) + ( \sobel_y|conv|Add12~2\ ))
-- \sobel_y|conv|Add12~26\ = CARRY(( \sobel_y|conv|Add12~65_sumout\ ) + ( \sobel_y|conv|Add15~21_sumout\ ) + ( \sobel_y|conv|Add12~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_Add15~21_sumout\,
	datad => \sobel_y|conv|ALT_INV_Add12~65_sumout\,
	cin => \sobel_y|conv|Add12~2\,
	sumout => \sobel_y|conv|Add12~25_sumout\,
	cout => \sobel_y|conv|Add12~26\);

-- Location: LABCELL_X56_Y18_N6
\sobel_y|conv|Add12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~29_sumout\ = SUM(( \sobel_y|conv|Add15~25_sumout\ ) + ( \sobel_y|conv|Add12~69_sumout\ ) + ( \sobel_y|conv|Add12~26\ ))
-- \sobel_y|conv|Add12~30\ = CARRY(( \sobel_y|conv|Add15~25_sumout\ ) + ( \sobel_y|conv|Add12~69_sumout\ ) + ( \sobel_y|conv|Add12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_y|conv|ALT_INV_Add12~69_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add15~25_sumout\,
	cin => \sobel_y|conv|Add12~26\,
	sumout => \sobel_y|conv|Add12~29_sumout\,
	cout => \sobel_y|conv|Add12~30\);

-- Location: LABCELL_X56_Y18_N9
\sobel_y|conv|Add12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~33_sumout\ = SUM(( \sobel_y|conv|Add15~29_sumout\ ) + ( \sobel_y|conv|Add12~73_sumout\ ) + ( \sobel_y|conv|Add12~30\ ))
-- \sobel_y|conv|Add12~34\ = CARRY(( \sobel_y|conv|Add15~29_sumout\ ) + ( \sobel_y|conv|Add12~73_sumout\ ) + ( \sobel_y|conv|Add12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_Add12~73_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add15~29_sumout\,
	cin => \sobel_y|conv|Add12~30\,
	sumout => \sobel_y|conv|Add12~33_sumout\,
	cout => \sobel_y|conv|Add12~34\);

-- Location: LABCELL_X56_Y18_N12
\sobel_y|conv|Add12~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~37_sumout\ = SUM(( \sobel_y|conv|Add12~77_sumout\ ) + ( \sobel_y|conv|Add15~33_sumout\ ) + ( \sobel_y|conv|Add12~34\ ))
-- \sobel_y|conv|Add12~38\ = CARRY(( \sobel_y|conv|Add12~77_sumout\ ) + ( \sobel_y|conv|Add15~33_sumout\ ) + ( \sobel_y|conv|Add12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|conv|ALT_INV_Add12~77_sumout\,
	dataf => \sobel_y|conv|ALT_INV_Add15~33_sumout\,
	cin => \sobel_y|conv|Add12~34\,
	sumout => \sobel_y|conv|Add12~37_sumout\,
	cout => \sobel_y|conv|Add12~38\);

-- Location: LABCELL_X56_Y18_N15
\sobel_y|conv|Add12~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~41_sumout\ = SUM(( \sobel_y|conv|Add15~37_sumout\ ) + ( \sobel_y|conv|Add12~81_sumout\ ) + ( \sobel_y|conv|Add12~38\ ))
-- \sobel_y|conv|Add12~42\ = CARRY(( \sobel_y|conv|Add15~37_sumout\ ) + ( \sobel_y|conv|Add12~81_sumout\ ) + ( \sobel_y|conv|Add12~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_Add12~81_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add15~37_sumout\,
	cin => \sobel_y|conv|Add12~38\,
	sumout => \sobel_y|conv|Add12~41_sumout\,
	cout => \sobel_y|conv|Add12~42\);

-- Location: LABCELL_X56_Y18_N18
\sobel_y|conv|Add12~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~45_sumout\ = SUM(( \sobel_y|conv|Add15~41_sumout\ ) + ( \sobel_y|conv|Add12~85_sumout\ ) + ( \sobel_y|conv|Add12~42\ ))
-- \sobel_y|conv|Add12~46\ = CARRY(( \sobel_y|conv|Add15~41_sumout\ ) + ( \sobel_y|conv|Add12~85_sumout\ ) + ( \sobel_y|conv|Add12~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_y|conv|ALT_INV_Add15~41_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add12~85_sumout\,
	cin => \sobel_y|conv|Add12~42\,
	sumout => \sobel_y|conv|Add12~45_sumout\,
	cout => \sobel_y|conv|Add12~46\);

-- Location: LABCELL_X56_Y18_N21
\sobel_y|conv|Add12~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~49_sumout\ = SUM(( \sobel_y|conv|Add15~45_sumout\ ) + ( \sobel_y|conv|Add12~89_sumout\ ) + ( \sobel_y|conv|Add12~46\ ))
-- \sobel_y|conv|Add12~50\ = CARRY(( \sobel_y|conv|Add15~45_sumout\ ) + ( \sobel_y|conv|Add12~89_sumout\ ) + ( \sobel_y|conv|Add12~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_Add15~45_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add12~89_sumout\,
	cin => \sobel_y|conv|Add12~46\,
	sumout => \sobel_y|conv|Add12~49_sumout\,
	cout => \sobel_y|conv|Add12~50\);

-- Location: LABCELL_X56_Y18_N24
\sobel_y|conv|Add12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~5_sumout\ = SUM(( \sobel_y|conv|Add15~5_sumout\ ) + ( \sobel_y|conv|Add12~57_sumout\ ) + ( \sobel_y|conv|Add12~50\ ))
-- \sobel_y|conv|Add12~6\ = CARRY(( \sobel_y|conv|Add15~5_sumout\ ) + ( \sobel_y|conv|Add12~57_sumout\ ) + ( \sobel_y|conv|Add12~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_y|conv|ALT_INV_Add12~57_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add15~5_sumout\,
	cin => \sobel_y|conv|Add12~50\,
	sumout => \sobel_y|conv|Add12~5_sumout\,
	cout => \sobel_y|conv|Add12~6\);

-- Location: LABCELL_X56_Y18_N27
\sobel_y|conv|Add12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~9_sumout\ = SUM(( \sobel_y|conv|Add15~9_sumout\ ) + ( \sobel_y|conv|Add12~61_sumout\ ) + ( \sobel_y|conv|Add12~6\ ))
-- \sobel_y|conv|Add12~10\ = CARRY(( \sobel_y|conv|Add15~9_sumout\ ) + ( \sobel_y|conv|Add12~61_sumout\ ) + ( \sobel_y|conv|Add12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_Add15~9_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add12~61_sumout\,
	cin => \sobel_y|conv|Add12~6\,
	sumout => \sobel_y|conv|Add12~9_sumout\,
	cout => \sobel_y|conv|Add12~10\);

-- Location: LABCELL_X56_Y18_N30
\sobel_y|conv|Add12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~13_sumout\ = SUM(( \sobel_y|conv|Add15~13_sumout\ ) + ( GND ) + ( \sobel_y|conv|Add12~10\ ))
-- \sobel_y|conv|Add12~14\ = CARRY(( \sobel_y|conv|Add15~13_sumout\ ) + ( GND ) + ( \sobel_y|conv|Add12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|conv|ALT_INV_Add15~13_sumout\,
	cin => \sobel_y|conv|Add12~10\,
	sumout => \sobel_y|conv|Add12~13_sumout\,
	cout => \sobel_y|conv|Add12~14\);

-- Location: LABCELL_X56_Y18_N33
\sobel_y|conv|Add12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~17_sumout\ = SUM(( \sobel_y|conv|Add15~17_sumout\ ) + ( GND ) + ( \sobel_y|conv|Add12~14\ ))
-- \sobel_y|conv|Add12~18\ = CARRY(( \sobel_y|conv|Add15~17_sumout\ ) + ( GND ) + ( \sobel_y|conv|Add12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_Add15~17_sumout\,
	cin => \sobel_y|conv|Add12~14\,
	sumout => \sobel_y|conv|Add12~17_sumout\,
	cout => \sobel_y|conv|Add12~18\);

-- Location: LABCELL_X56_Y18_N36
\sobel_y|conv|Add12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|Add12~21_sumout\ = SUM(( \sobel_y|conv|Add15~17_sumout\ ) + ( GND ) + ( \sobel_y|conv|Add12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|conv|ALT_INV_Add15~17_sumout\,
	cin => \sobel_y|conv|Add12~18\,
	sumout => \sobel_y|conv|Add12~21_sumout\);

-- Location: LABCELL_X55_Y17_N12
\sobel_y|px_count|pixel_count[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|px_count|pixel_count[1]~3_combout\ = ( \sobel_y|px_count|pixel_count[0]~DUPLICATE_q\ & ( !\sobel_y|FSM|cnt_en~0_combout\ $ (!\sobel_y|px_count|pixel_count\(1)) ) ) # ( !\sobel_y|px_count|pixel_count[0]~DUPLICATE_q\ & ( 
-- \sobel_y|px_count|pixel_count\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|FSM|ALT_INV_cnt_en~0_combout\,
	datad => \sobel_y|px_count|ALT_INV_pixel_count\(1),
	dataf => \sobel_y|px_count|ALT_INV_pixel_count[0]~DUPLICATE_q\,
	combout => \sobel_y|px_count|pixel_count[1]~3_combout\);

-- Location: FF_X55_Y17_N14
\sobel_y|px_count|pixel_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|px_count|pixel_count[1]~3_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count|pixel_count\(1));

-- Location: LABCELL_X55_Y17_N42
\sobel_y|px_count|pixel_count[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|px_count|pixel_count[2]~2_combout\ = ( \sobel_y|px_count|pixel_count\(2) & ( \sobel_y|px_count|pixel_count[0]~DUPLICATE_q\ & ( (!\sobel_y|px_count|pixel_count\(1)) # (!\sobel_y|FSM|cnt_en~0_combout\) ) ) ) # ( !\sobel_y|px_count|pixel_count\(2) & 
-- ( \sobel_y|px_count|pixel_count[0]~DUPLICATE_q\ & ( (\sobel_y|px_count|pixel_count\(1) & \sobel_y|FSM|cnt_en~0_combout\) ) ) ) # ( \sobel_y|px_count|pixel_count\(2) & ( !\sobel_y|px_count|pixel_count[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000011000000111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_y|px_count|ALT_INV_pixel_count\(1),
	datac => \sobel_y|FSM|ALT_INV_cnt_en~0_combout\,
	datae => \sobel_y|px_count|ALT_INV_pixel_count\(2),
	dataf => \sobel_y|px_count|ALT_INV_pixel_count[0]~DUPLICATE_q\,
	combout => \sobel_y|px_count|pixel_count[2]~2_combout\);

-- Location: FF_X55_Y17_N44
\sobel_y|px_count|pixel_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|px_count|pixel_count[2]~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count|pixel_count\(2));

-- Location: LABCELL_X55_Y17_N15
\sobel_y|px_count|pixel_count[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|px_count|pixel_count[3]~1_combout\ = ( \sobel_y|px_count|pixel_count\(2) & ( !\sobel_y|px_count|pixel_count\(3) $ (((!\sobel_y|FSM|cnt_en~0_combout\) # ((!\sobel_y|px_count|pixel_count\(0)) # (!\sobel_y|px_count|pixel_count\(1))))) ) ) # ( 
-- !\sobel_y|px_count|pixel_count\(2) & ( \sobel_y|px_count|pixel_count\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111111100000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|FSM|ALT_INV_cnt_en~0_combout\,
	datab => \sobel_y|px_count|ALT_INV_pixel_count\(0),
	datac => \sobel_y|px_count|ALT_INV_pixel_count\(1),
	datad => \sobel_y|px_count|ALT_INV_pixel_count\(3),
	dataf => \sobel_y|px_count|ALT_INV_pixel_count\(2),
	combout => \sobel_y|px_count|pixel_count[3]~1_combout\);

-- Location: FF_X55_Y17_N17
\sobel_y|px_count|pixel_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|px_count|pixel_count[3]~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count|pixel_count\(3));

-- Location: FF_X55_Y17_N55
\sobel_y|px_count|pixel_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|px_count|pixel_count[4]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count|pixel_count\(4));

-- Location: LABCELL_X55_Y17_N33
\sobel_y|px_count|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|px_count|Equal1~0_combout\ = ( !\sobel_y|px_count|pixel_count\(2) & ( (!\sobel_y|px_count|pixel_count[0]~DUPLICATE_q\ & (\sobel_y|px_count|pixel_count\(1) & (\sobel_y|px_count|pixel_count\(3) & \sobel_y|px_count|pixel_count\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|px_count|ALT_INV_pixel_count[0]~DUPLICATE_q\,
	datab => \sobel_y|px_count|ALT_INV_pixel_count\(1),
	datac => \sobel_y|px_count|ALT_INV_pixel_count\(3),
	datad => \sobel_y|px_count|ALT_INV_pixel_count\(4),
	dataf => \sobel_y|px_count|ALT_INV_pixel_count\(2),
	combout => \sobel_y|px_count|Equal1~0_combout\);

-- Location: FF_X55_Y17_N35
\sobel_y|px_count|last_pixels\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|px_count|Equal1~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_y|FSM|cnt_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count|last_pixels~q\);

-- Location: LABCELL_X55_Y18_N45
\sobel_y|FSM|state~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|FSM|state~11_combout\ = ( !\gaussian|data_ready_s~0_combout\ & ( (\sobel_y|FSM|state.convolutions~q\ & !\sobel_y|px_count|last_pixels~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|FSM|ALT_INV_state.convolutions~q\,
	datac => \sobel_y|px_count|ALT_INV_last_pixels~q\,
	dataf => \gaussian|ALT_INV_data_ready_s~0_combout\,
	combout => \sobel_y|FSM|state~11_combout\);

-- Location: FF_X56_Y18_N50
\sobel_y|FSM|state.convolutions_abort\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|FSM|state~11_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|FSM|state.convolutions_abort~q\);

-- Location: LABCELL_X55_Y17_N27
\sobel_y|px_count|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|px_count|LessThan0~0_combout\ = ( \sobel_y|px_count|pixel_count\(2) ) # ( !\sobel_y|px_count|pixel_count\(2) & ( (\sobel_y|px_count|pixel_count\(4)) # (\sobel_y|px_count|pixel_count\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|px_count|ALT_INV_pixel_count\(3),
	datad => \sobel_y|px_count|ALT_INV_pixel_count\(4),
	dataf => \sobel_y|px_count|ALT_INV_pixel_count\(2),
	combout => \sobel_y|px_count|LessThan0~0_combout\);

-- Location: FF_X55_Y17_N28
\sobel_y|px_count|first_pixels_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|px_count|LessThan0~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_y|FSM|cnt_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count|first_pixels_done~q\);

-- Location: LABCELL_X55_Y18_N48
\sobel_y|FSM|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|FSM|Selector0~0_combout\ = (!\sobel_y|px_count|conv_ready~q\ & (!\sobel_y|px_count|first_pixels_done~q\ & \sobel_y|px_count|last_pixels~q\)) # (\sobel_y|px_count|conv_ready~q\ & ((!\sobel_y|px_count|first_pixels_done~q\) # 
-- (\sobel_y|px_count|last_pixels~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110101010100001111010101010000111101010101000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|px_count|ALT_INV_conv_ready~q\,
	datac => \sobel_y|px_count|ALT_INV_first_pixels_done~q\,
	datad => \sobel_y|px_count|ALT_INV_last_pixels~q\,
	combout => \sobel_y|FSM|Selector0~0_combout\);

-- Location: LABCELL_X55_Y18_N36
\sobel_y|FSM|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|FSM|Selector2~0_combout\ = ( !\sobel_y|FSM|state.load_pixels~q\ & ( ((!\sobel_y|px_count|first_pixels_done~q\) # (\sobel_y|px_count|last_pixels~q\)) # (\sobel_y|FSM|state.idle~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111011111110111111101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|FSM|ALT_INV_state.idle~q\,
	datab => \sobel_y|px_count|ALT_INV_first_pixels_done~q\,
	datac => \sobel_y|px_count|ALT_INV_last_pixels~q\,
	dataf => \sobel_y|FSM|ALT_INV_state.load_pixels~q\,
	combout => \sobel_y|FSM|Selector2~0_combout\);

-- Location: LABCELL_X55_Y18_N30
\sobel_y|FSM|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|FSM|Selector1~0_combout\ = ( \sobel_y|FSM|state.init_pixels~q\ & ( \gaussian|data_ready_s~0_combout\ & ( !\sobel_y|px_count|first_pixels_done~q\ ) ) ) # ( !\sobel_y|FSM|state.init_pixels~q\ & ( \gaussian|data_ready_s~0_combout\ & ( 
-- (!\sobel_y|px_count|conv_ready~q\ & (!\sobel_y|px_count|last_pixels~q\ & (!\sobel_y|FSM|state.idle~q\ & !\sobel_y|px_count|first_pixels_done~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|px_count|ALT_INV_conv_ready~q\,
	datab => \sobel_y|px_count|ALT_INV_last_pixels~q\,
	datac => \sobel_y|FSM|ALT_INV_state.idle~q\,
	datad => \sobel_y|px_count|ALT_INV_first_pixels_done~q\,
	datae => \sobel_y|FSM|ALT_INV_state.init_pixels~q\,
	dataf => \gaussian|ALT_INV_data_ready_s~0_combout\,
	combout => \sobel_y|FSM|Selector1~0_combout\);

-- Location: FF_X55_Y18_N31
\sobel_y|FSM|state.init_pixels\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|FSM|Selector1~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|FSM|state.init_pixels~q\);

-- Location: LABCELL_X55_Y18_N18
\sobel_y|FSM|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|FSM|Selector2~1_combout\ = ( \sobel_y|FSM|state.init_pixels~q\ & ( (\gaussian|data_ready_s~0_combout\ & (((!\sobel_y|FSM|Selector2~0_combout\ & !\sobel_y|px_count|conv_ready~q\)) # (\sobel_y|px_count|first_pixels_done~q\))) ) ) # ( 
-- !\sobel_y|FSM|state.init_pixels~q\ & ( (\gaussian|data_ready_s~0_combout\ & (!\sobel_y|FSM|Selector2~0_combout\ & !\sobel_y|px_count|conv_ready~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001010001000100010101000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \gaussian|ALT_INV_data_ready_s~0_combout\,
	datab => \sobel_y|px_count|ALT_INV_first_pixels_done~q\,
	datac => \sobel_y|FSM|ALT_INV_Selector2~0_combout\,
	datad => \sobel_y|px_count|ALT_INV_conv_ready~q\,
	dataf => \sobel_y|FSM|ALT_INV_state.init_pixels~q\,
	combout => \sobel_y|FSM|Selector2~1_combout\);

-- Location: FF_X55_Y18_N20
\sobel_y|FSM|state.load_pixels\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|FSM|Selector2~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|FSM|state.load_pixels~q\);

-- Location: LABCELL_X55_Y18_N42
\sobel_y|FSM|Selector0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|FSM|Selector0~1_combout\ = ( !\sobel_y|FSM|state.init_pixels~q\ & ( !\sobel_y|FSM|state.load_pixels~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|FSM|ALT_INV_state.load_pixels~q\,
	dataf => \sobel_y|FSM|ALT_INV_state.init_pixels~q\,
	combout => \sobel_y|FSM|Selector0~1_combout\);

-- Location: LABCELL_X55_Y18_N6
\sobel_y|FSM|Selector0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|FSM|Selector0~2_combout\ = ( \gaussian|data_ready_s~0_combout\ & ( \sobel_y|FSM|Selector0~1_combout\ & ( (!\sobel_y|FSM|state.convolutions_abort~q\ & ((!\sobel_y|FSM|Selector0~0_combout\) # (\sobel_y|FSM|state.idle~q\))) ) ) ) # ( 
-- !\gaussian|data_ready_s~0_combout\ & ( \sobel_y|FSM|Selector0~1_combout\ & ( (!\sobel_y|FSM|state.convolutions_abort~q\ & (((!\sobel_y|FSM|Selector0~0_combout\ & \sobel_y|px_count|last_pixels~q\)) # (\sobel_y|FSM|state.idle~q\))) ) ) ) # ( 
-- \gaussian|data_ready_s~0_combout\ & ( !\sobel_y|FSM|Selector0~1_combout\ & ( (!\sobel_y|FSM|state.convolutions_abort~q\ & ((!\sobel_y|FSM|Selector0~0_combout\) # (\sobel_y|FSM|state.idle~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110001001100010001000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|FSM|ALT_INV_state.idle~q\,
	datab => \sobel_y|FSM|ALT_INV_state.convolutions_abort~q\,
	datac => \sobel_y|FSM|ALT_INV_Selector0~0_combout\,
	datad => \sobel_y|px_count|ALT_INV_last_pixels~q\,
	datae => \gaussian|ALT_INV_data_ready_s~0_combout\,
	dataf => \sobel_y|FSM|ALT_INV_Selector0~1_combout\,
	combout => \sobel_y|FSM|Selector0~2_combout\);

-- Location: FF_X55_Y18_N26
\sobel_y|FSM|state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|FSM|Selector0~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|FSM|state.idle~q\);

-- Location: LABCELL_X55_Y18_N39
\sobel_y|FSM|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|FSM|Selector4~0_combout\ = ( !\sobel_y|FSM|state.convolutions~q\ & ( ((!\sobel_y|px_count|first_pixels_done~q\) # (\sobel_y|px_count|conv_ready~q\)) # (\sobel_y|FSM|state.idle~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111011111110111111101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|FSM|ALT_INV_state.idle~q\,
	datab => \sobel_y|px_count|ALT_INV_first_pixels_done~q\,
	datac => \sobel_y|px_count|ALT_INV_conv_ready~q\,
	dataf => \sobel_y|FSM|ALT_INV_state.convolutions~q\,
	combout => \sobel_y|FSM|Selector4~0_combout\);

-- Location: LABCELL_X55_Y17_N6
\sobel_y|px_count_out|count~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|px_count_out|count~3_combout\ = ( \sobel_y|px_count_out|counter:count[0]~q\ & ( \sobel_y|px_count_out|Equal0~0_combout\ ) ) # ( !\sobel_y|px_count_out|counter:count[0]~q\ & ( \sobel_y|px_count_out|Equal0~0_combout\ ) ) # ( 
-- !\sobel_y|px_count_out|counter:count[0]~q\ & ( !\sobel_y|px_count_out|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \sobel_y|px_count_out|ALT_INV_counter:count[0]~q\,
	dataf => \sobel_y|px_count_out|ALT_INV_Equal0~0_combout\,
	combout => \sobel_y|px_count_out|count~3_combout\);

-- Location: FF_X55_Y18_N13
\sobel_y|conv|conv_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|FSM|state.convolutions~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|conv|conv_done~q\);

-- Location: LABCELL_X55_Y18_N12
\sobel_y|data_ready_s~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|data_ready_s~0_combout\ = ( \sobel_y|FSM|state.init_pixels~q\ & ( ((!\sobel_y|FSM|state.convolutions_abort~q\ & !\sobel_y|FSM|state.convolutions~q\)) # (\sobel_y|conv|conv_done~q\) ) ) # ( !\sobel_y|FSM|state.init_pixels~q\ & ( 
-- (!\sobel_y|FSM|state.convolutions_abort~q\ & ((!\sobel_y|FSM|state.convolutions~q\ & ((\sobel_y|FSM|state.final_pixels~q\))) # (\sobel_y|FSM|state.convolutions~q\ & (\sobel_y|conv|conv_done~q\)))) # (\sobel_y|FSM|state.convolutions_abort~q\ & 
-- (\sobel_y|conv|conv_done~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110101010101000111010101010111011101010101011101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_conv_done~q\,
	datab => \sobel_y|FSM|ALT_INV_state.convolutions_abort~q\,
	datac => \sobel_y|FSM|ALT_INV_state.final_pixels~q\,
	datad => \sobel_y|FSM|ALT_INV_state.convolutions~q\,
	dataf => \sobel_y|FSM|ALT_INV_state.init_pixels~q\,
	combout => \sobel_y|data_ready_s~0_combout\);

-- Location: FF_X55_Y17_N8
\sobel_y|px_count_out|counter:count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|px_count_out|count~3_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_y|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count_out|counter:count[0]~q\);

-- Location: LABCELL_X55_Y17_N51
\sobel_y|px_count_out|count~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|px_count_out|count~2_combout\ = (!\sobel_y|px_count_out|counter:count[0]~q\ $ (!\sobel_y|px_count_out|counter:count[1]~q\)) # (\sobel_y|px_count_out|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111110101010111111111010101011111111101010101111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|px_count_out|ALT_INV_Equal0~0_combout\,
	datac => \sobel_y|px_count_out|ALT_INV_counter:count[0]~q\,
	datad => \sobel_y|px_count_out|ALT_INV_counter:count[1]~q\,
	combout => \sobel_y|px_count_out|count~2_combout\);

-- Location: FF_X55_Y17_N53
\sobel_y|px_count_out|counter:count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|px_count_out|count~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_y|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count_out|counter:count[1]~q\);

-- Location: LABCELL_X55_Y17_N48
\sobel_y|px_count_out|count~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|px_count_out|count~1_combout\ = ( \sobel_y|px_count_out|counter:count[0]~q\ & ( (!\sobel_y|px_count_out|counter:count[1]~q\ $ (!\sobel_y|px_count_out|counter:count[2]~q\)) # (\sobel_y|px_count_out|Equal0~0_combout\) ) ) # ( 
-- !\sobel_y|px_count_out|counter:count[0]~q\ & ( (\sobel_y|px_count_out|counter:count[2]~q\) # (\sobel_y|px_count_out|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101011111111101010101111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|px_count_out|ALT_INV_Equal0~0_combout\,
	datac => \sobel_y|px_count_out|ALT_INV_counter:count[1]~q\,
	datad => \sobel_y|px_count_out|ALT_INV_counter:count[2]~q\,
	dataf => \sobel_y|px_count_out|ALT_INV_counter:count[0]~q\,
	combout => \sobel_y|px_count_out|count~1_combout\);

-- Location: FF_X55_Y17_N50
\sobel_y|px_count_out|counter:count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|px_count_out|count~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_y|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count_out|counter:count[2]~q\);

-- Location: FF_X55_Y17_N19
\sobel_y|px_count_out|counter:count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|px_count_out|count~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_y|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count_out|counter:count[3]~q\);

-- Location: LABCELL_X55_Y17_N18
\sobel_y|px_count_out|count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|px_count_out|count~0_combout\ = ( \sobel_y|px_count_out|counter:count[3]~q\ & ( \sobel_y|px_count_out|counter:count[4]~q\ & ( (!\sobel_y|px_count_out|counter:count[2]~q\) # ((!\sobel_y|px_count_out|counter:count[0]~q\) # 
-- (!\sobel_y|px_count_out|counter:count[1]~q\)) ) ) ) # ( \sobel_y|px_count_out|counter:count[3]~q\ & ( !\sobel_y|px_count_out|counter:count[4]~q\ & ( (!\sobel_y|px_count_out|counter:count[2]~q\) # ((!\sobel_y|px_count_out|counter:count[0]~q\) # 
-- (!\sobel_y|px_count_out|counter:count[1]~q\)) ) ) ) # ( !\sobel_y|px_count_out|counter:count[3]~q\ & ( !\sobel_y|px_count_out|counter:count[4]~q\ & ( (\sobel_y|px_count_out|counter:count[2]~q\ & (\sobel_y|px_count_out|counter:count[0]~q\ & 
-- \sobel_y|px_count_out|counter:count[1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001111111101111111000000000000000001111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|px_count_out|ALT_INV_counter:count[2]~q\,
	datab => \sobel_y|px_count_out|ALT_INV_counter:count[0]~q\,
	datac => \sobel_y|px_count_out|ALT_INV_counter:count[1]~q\,
	datae => \sobel_y|px_count_out|ALT_INV_counter:count[3]~q\,
	dataf => \sobel_y|px_count_out|ALT_INV_counter:count[4]~q\,
	combout => \sobel_y|px_count_out|count~0_combout\);

-- Location: FF_X55_Y17_N20
\sobel_y|px_count_out|counter:count[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|px_count_out|count~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_y|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count_out|counter:count[3]~DUPLICATE_q\);

-- Location: LABCELL_X55_Y17_N36
\sobel_y|px_count_out|counter:count[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|px_count_out|counter:count[4]~0_combout\ = ( \sobel_y|px_count_out|counter:count[4]~q\ & ( \sobel_y|px_count_out|counter:count[3]~DUPLICATE_q\ & ( (!\sobel_y|px_count_out|counter:count[2]~q\) # ((!\sobel_y|px_count_out|counter:count[0]~q\) # 
-- ((!\sobel_y|px_count_out|counter:count[1]~q\) # (!\sobel_y|data_ready_s~0_combout\))) ) ) ) # ( !\sobel_y|px_count_out|counter:count[4]~q\ & ( \sobel_y|px_count_out|counter:count[3]~DUPLICATE_q\ & ( (\sobel_y|px_count_out|counter:count[2]~q\ & 
-- (\sobel_y|px_count_out|counter:count[0]~q\ & (\sobel_y|px_count_out|counter:count[1]~q\ & \sobel_y|data_ready_s~0_combout\))) ) ) ) # ( \sobel_y|px_count_out|counter:count[4]~q\ & ( !\sobel_y|px_count_out|counter:count[3]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|px_count_out|ALT_INV_counter:count[2]~q\,
	datab => \sobel_y|px_count_out|ALT_INV_counter:count[0]~q\,
	datac => \sobel_y|px_count_out|ALT_INV_counter:count[1]~q\,
	datad => \sobel_y|ALT_INV_data_ready_s~0_combout\,
	datae => \sobel_y|px_count_out|ALT_INV_counter:count[4]~q\,
	dataf => \sobel_y|px_count_out|ALT_INV_counter:count[3]~DUPLICATE_q\,
	combout => \sobel_y|px_count_out|counter:count[4]~0_combout\);

-- Location: FF_X55_Y17_N38
\sobel_y|px_count_out|counter:count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|px_count_out|counter:count[4]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count_out|counter:count[4]~q\);

-- Location: LABCELL_X55_Y17_N24
\sobel_y|px_count_out|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|px_count_out|Equal0~0_combout\ = ( !\sobel_y|px_count_out|counter:count[3]~q\ & ( (\sobel_y|px_count_out|counter:count[1]~q\ & (\sobel_y|px_count_out|counter:count[0]~q\ & (\sobel_y|px_count_out|counter:count[2]~q\ & 
-- \sobel_y|px_count_out|counter:count[4]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|px_count_out|ALT_INV_counter:count[1]~q\,
	datab => \sobel_y|px_count_out|ALT_INV_counter:count[0]~q\,
	datac => \sobel_y|px_count_out|ALT_INV_counter:count[2]~q\,
	datad => \sobel_y|px_count_out|ALT_INV_counter:count[4]~q\,
	dataf => \sobel_y|px_count_out|ALT_INV_counter:count[3]~q\,
	combout => \sobel_y|px_count_out|Equal0~0_combout\);

-- Location: FF_X55_Y18_N59
\sobel_y|px_count_out|count_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|px_count_out|Equal0~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \sobel_y|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count_out|count_done~q\);

-- Location: LABCELL_X55_Y18_N0
\sobel_y|FSM|Selector4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|FSM|Selector4~1_combout\ = ( \sobel_y|px_count_out|count_done~q\ & ( (!\sobel_y|FSM|Selector4~0_combout\ & \sobel_y|px_count|last_pixels~q\) ) ) # ( !\sobel_y|px_count_out|count_done~q\ & ( ((!\sobel_y|FSM|Selector4~0_combout\ & 
-- \sobel_y|px_count|last_pixels~q\)) # (\sobel_y|FSM|state.final_pixels~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|FSM|ALT_INV_Selector4~0_combout\,
	datac => \sobel_y|px_count|ALT_INV_last_pixels~q\,
	datad => \sobel_y|FSM|ALT_INV_state.final_pixels~q\,
	dataf => \sobel_y|px_count_out|ALT_INV_count_done~q\,
	combout => \sobel_y|FSM|Selector4~1_combout\);

-- Location: FF_X55_Y18_N1
\sobel_y|FSM|state.final_pixels\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|FSM|Selector4~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|FSM|state.final_pixels~q\);

-- Location: LABCELL_X45_Y18_N12
\sobel_y|FSM|state.image_finished~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|FSM|state.image_finished~0_combout\ = ( \sobel_y|FSM|state.image_finished~q\ & ( \sobel_y|px_count_out|count_done~q\ ) ) # ( !\sobel_y|FSM|state.image_finished~q\ & ( \sobel_y|px_count_out|count_done~q\ & ( \sobel_y|FSM|state.final_pixels~q\ ) ) 
-- ) # ( \sobel_y|FSM|state.image_finished~q\ & ( !\sobel_y|px_count_out|count_done~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|FSM|ALT_INV_state.final_pixels~q\,
	datae => \sobel_y|FSM|ALT_INV_state.image_finished~q\,
	dataf => \sobel_y|px_count_out|ALT_INV_count_done~q\,
	combout => \sobel_y|FSM|state.image_finished~0_combout\);

-- Location: FF_X45_Y18_N13
\sobel_y|FSM|state.image_finished\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|FSM|state.image_finished~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|FSM|state.image_finished~q\);

-- Location: MLABCELL_X52_Y18_N54
\sobel_y|FSM|cnt_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|FSM|cnt_en~0_combout\ = (!\sobel_y|FSM|state.final_pixels~q\ & (!\sobel_y|FSM|state.image_finished~q\ & \sobel_y|FSM|state.idle~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|FSM|ALT_INV_state.final_pixels~q\,
	datab => \sobel_y|FSM|ALT_INV_state.image_finished~q\,
	datac => \sobel_y|FSM|ALT_INV_state.idle~q\,
	combout => \sobel_y|FSM|cnt_en~0_combout\);

-- Location: FF_X55_Y17_N32
\sobel_y|px_count|pixel_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|px_count|pixel_count~4_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_y|FSM|cnt_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count|pixel_count\(0));

-- Location: LABCELL_X55_Y17_N30
\sobel_y|px_count|pixel_count~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|px_count|pixel_count~4_combout\ = ( !\sobel_y|px_count|Equal1~0_combout\ & ( !\sobel_y|px_count|pixel_count\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_y|px_count|ALT_INV_pixel_count\(0),
	dataf => \sobel_y|px_count|ALT_INV_Equal1~0_combout\,
	combout => \sobel_y|px_count|pixel_count~4_combout\);

-- Location: FF_X55_Y17_N31
\sobel_y|px_count|pixel_count[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|px_count|pixel_count~4_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_y|FSM|cnt_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count|pixel_count[0]~DUPLICATE_q\);

-- Location: LABCELL_X55_Y17_N54
\sobel_y|px_count|pixel_count[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|px_count|pixel_count[4]~0_combout\ = ( \sobel_y|px_count|pixel_count\(4) & ( \sobel_y|px_count|pixel_count\(2) & ( (!\sobel_y|px_count|pixel_count[0]~DUPLICATE_q\) # ((!\sobel_y|px_count|pixel_count\(3)) # ((!\sobel_y|FSM|cnt_en~0_combout\) # 
-- (!\sobel_y|px_count|pixel_count\(1)))) ) ) ) # ( !\sobel_y|px_count|pixel_count\(4) & ( \sobel_y|px_count|pixel_count\(2) & ( (\sobel_y|px_count|pixel_count[0]~DUPLICATE_q\ & (\sobel_y|px_count|pixel_count\(3) & (\sobel_y|FSM|cnt_en~0_combout\ & 
-- \sobel_y|px_count|pixel_count\(1)))) ) ) ) # ( \sobel_y|px_count|pixel_count\(4) & ( !\sobel_y|px_count|pixel_count\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|px_count|ALT_INV_pixel_count[0]~DUPLICATE_q\,
	datab => \sobel_y|px_count|ALT_INV_pixel_count\(3),
	datac => \sobel_y|FSM|ALT_INV_cnt_en~0_combout\,
	datad => \sobel_y|px_count|ALT_INV_pixel_count\(1),
	datae => \sobel_y|px_count|ALT_INV_pixel_count\(4),
	dataf => \sobel_y|px_count|ALT_INV_pixel_count\(2),
	combout => \sobel_y|px_count|pixel_count[4]~0_combout\);

-- Location: FF_X55_Y17_N56
\sobel_y|px_count|pixel_count[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|px_count|pixel_count[4]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count|pixel_count[4]~DUPLICATE_q\);

-- Location: LABCELL_X55_Y17_N0
\sobel_y|px_count|conv_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|px_count|conv_ready~0_combout\ = ( \sobel_y|px_count|conv_ready~q\ & ( \sobel_y|px_count|pixel_count\(2) ) ) # ( \sobel_y|px_count|conv_ready~q\ & ( !\sobel_y|px_count|pixel_count\(2) & ( (!\sobel_y|px_count|pixel_count[4]~DUPLICATE_q\) # 
-- ((!\sobel_y|px_count|pixel_count\(1)) # ((!\sobel_y|px_count|pixel_count\(3)) # (\sobel_y|px_count|pixel_count[0]~DUPLICATE_q\))) ) ) ) # ( !\sobel_y|px_count|conv_ready~q\ & ( !\sobel_y|px_count|pixel_count\(2) & ( 
-- (!\sobel_y|px_count|pixel_count[4]~DUPLICATE_q\ & (\sobel_y|px_count|pixel_count\(1) & (!\sobel_y|px_count|pixel_count[0]~DUPLICATE_q\ & \sobel_y|px_count|pixel_count\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000111111111110111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|px_count|ALT_INV_pixel_count[4]~DUPLICATE_q\,
	datab => \sobel_y|px_count|ALT_INV_pixel_count\(1),
	datac => \sobel_y|px_count|ALT_INV_pixel_count[0]~DUPLICATE_q\,
	datad => \sobel_y|px_count|ALT_INV_pixel_count\(3),
	datae => \sobel_y|px_count|ALT_INV_conv_ready~q\,
	dataf => \sobel_y|px_count|ALT_INV_pixel_count\(2),
	combout => \sobel_y|px_count|conv_ready~0_combout\);

-- Location: FF_X55_Y17_N1
\sobel_y|px_count|conv_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|px_count|conv_ready~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_y|FSM|cnt_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|px_count|conv_ready~q\);

-- Location: LABCELL_X55_Y18_N51
\sobel_y|FSM|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|FSM|Selector3~0_combout\ = ( \sobel_y|FSM|state.idle~q\ & ( !\sobel_y|FSM|state.convolutions~q\ ) ) # ( !\sobel_y|FSM|state.idle~q\ & ( (!\sobel_y|FSM|state.convolutions~q\ & ((!\sobel_y|px_count|conv_ready~q\) # 
-- (!\sobel_y|px_count|first_pixels_done~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|px_count|ALT_INV_conv_ready~q\,
	datab => \sobel_y|px_count|ALT_INV_first_pixels_done~q\,
	datac => \sobel_y|FSM|ALT_INV_state.convolutions~q\,
	dataf => \sobel_y|FSM|ALT_INV_state.idle~q\,
	combout => \sobel_y|FSM|Selector3~0_combout\);

-- Location: FF_X55_Y18_N19
\sobel_y|FSM|state.load_pixels~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|FSM|Selector2~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|FSM|state.load_pixels~DUPLICATE_q\);

-- Location: LABCELL_X56_Y18_N45
\sobel_y|FSM|Selector3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|FSM|Selector3~1_combout\ = ( \sobel_y|FSM|state.load_pixels~DUPLICATE_q\ & ( (\gaussian|data_ready_s~0_combout\ & (((!\sobel_y|FSM|Selector3~0_combout\ & !\sobel_y|px_count|last_pixels~q\)) # (\sobel_y|px_count|conv_ready~q\))) ) ) # ( 
-- !\sobel_y|FSM|state.load_pixels~DUPLICATE_q\ & ( (!\sobel_y|FSM|Selector3~0_combout\ & (!\sobel_y|px_count|last_pixels~q\ & \gaussian|data_ready_s~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000011110000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|FSM|ALT_INV_Selector3~0_combout\,
	datab => \sobel_y|px_count|ALT_INV_last_pixels~q\,
	datac => \gaussian|ALT_INV_data_ready_s~0_combout\,
	datad => \sobel_y|px_count|ALT_INV_conv_ready~q\,
	dataf => \sobel_y|FSM|ALT_INV_state.load_pixels~DUPLICATE_q\,
	combout => \sobel_y|FSM|Selector3~1_combout\);

-- Location: FF_X56_Y18_N47
\sobel_y|FSM|state.convolutions\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|FSM|Selector3~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|FSM|state.convolutions~q\);

-- Location: FF_X56_Y18_N38
\sobel_y|conv|temp_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|conv|Add12~21_sumout\,
	ena => \sobel_y|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|conv|temp_result\(13));

-- Location: FF_X56_Y18_N32
\sobel_y|conv|temp_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|conv|Add12~13_sumout\,
	ena => \sobel_y|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|conv|temp_result\(10));

-- Location: FF_X56_Y18_N26
\sobel_y|conv|temp_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|conv|Add12~5_sumout\,
	ena => \sobel_y|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|conv|temp_result\(8));

-- Location: FF_X56_Y18_N29
\sobel_y|conv|temp_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|conv|Add12~9_sumout\,
	ena => \sobel_y|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|conv|temp_result\(9));

-- Location: FF_X56_Y18_N35
\sobel_y|conv|temp_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|conv|Add12~17_sumout\,
	ena => \sobel_y|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|conv|temp_result\(11));

-- Location: LABCELL_X56_Y18_N54
\sobel_y|conv|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|conv|LessThan1~0_combout\ = ( !\sobel_y|conv|temp_result\(11) & ( (!\sobel_y|conv|temp_result\(13) & (!\sobel_y|conv|temp_result\(10) & (!\sobel_y|conv|temp_result\(8) & !\sobel_y|conv|temp_result\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_temp_result\(13),
	datab => \sobel_y|conv|ALT_INV_temp_result\(10),
	datac => \sobel_y|conv|ALT_INV_temp_result\(8),
	datad => \sobel_y|conv|ALT_INV_temp_result\(9),
	dataf => \sobel_y|conv|ALT_INV_temp_result\(11),
	combout => \sobel_y|conv|LessThan1~0_combout\);

-- Location: FF_X56_Y18_N59
\sobel_y|conv|temp_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|conv|Add12~1_sumout\,
	sload => VCC,
	ena => \sobel_y|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|conv|temp_result\(0));

-- Location: FF_X56_Y18_N37
\sobel_y|conv|temp_result[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|conv|Add12~21_sumout\,
	ena => \sobel_y|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|conv|temp_result[13]~DUPLICATE_q\);

-- Location: LABCELL_X56_Y18_N48
\sobel_y|pixel_out[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|pixel_out[0]~0_combout\ = ( !\sobel_y|conv|temp_result[13]~DUPLICATE_q\ & ( (\sobel_y|FSM|state.convolutions_abort~q\) # (\sobel_y|FSM|state.convolutions~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_y|FSM|ALT_INV_state.convolutions~q\,
	datad => \sobel_y|FSM|ALT_INV_state.convolutions_abort~q\,
	dataf => \sobel_y|conv|ALT_INV_temp_result[13]~DUPLICATE_q\,
	combout => \sobel_y|pixel_out[0]~0_combout\);

-- Location: LABCELL_X56_Y18_N57
\sobel_y|pixel_out[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|pixel_out[0]~1_combout\ = ( \sobel_y|pixel_out[0]~0_combout\ & ( (!\sobel_y|conv|LessThan1~0_combout\) # (\sobel_y|conv|temp_result\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|conv|ALT_INV_LessThan1~0_combout\,
	datad => \sobel_y|conv|ALT_INV_temp_result\(0),
	dataf => \sobel_y|ALT_INV_pixel_out[0]~0_combout\,
	combout => \sobel_y|pixel_out[0]~1_combout\);

-- Location: FF_X55_Y18_N38
\sobel_y|conv|temp_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|conv|Add12~25_sumout\,
	sload => VCC,
	ena => \sobel_y|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|conv|temp_result\(1));

-- Location: LABCELL_X55_Y18_N24
\sobel_y|pixel_out[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|pixel_out[1]~2_combout\ = ( \sobel_y|conv|LessThan1~0_combout\ & ( \sobel_y|pixel_out[0]~0_combout\ & ( \sobel_y|conv|temp_result\(1) ) ) ) # ( !\sobel_y|conv|LessThan1~0_combout\ & ( \sobel_y|pixel_out[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|conv|ALT_INV_temp_result\(1),
	datae => \sobel_y|conv|ALT_INV_LessThan1~0_combout\,
	dataf => \sobel_y|ALT_INV_pixel_out[0]~0_combout\,
	combout => \sobel_y|pixel_out[1]~2_combout\);

-- Location: FF_X55_Y18_N47
\sobel_y|conv|temp_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|conv|Add12~29_sumout\,
	sload => VCC,
	ena => \sobel_y|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|conv|temp_result\(2));

-- Location: LABCELL_X55_Y18_N3
\sobel_y|pixel_out[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|pixel_out[2]~3_combout\ = ( \sobel_y|pixel_out[0]~0_combout\ & ( (!\sobel_y|conv|LessThan1~0_combout\) # (\sobel_y|conv|temp_result\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|conv|ALT_INV_temp_result\(2),
	datad => \sobel_y|conv|ALT_INV_LessThan1~0_combout\,
	dataf => \sobel_y|ALT_INV_pixel_out[0]~0_combout\,
	combout => \sobel_y|pixel_out[2]~3_combout\);

-- Location: FF_X55_Y18_N53
\sobel_y|conv|temp_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|conv|Add12~33_sumout\,
	sload => VCC,
	ena => \sobel_y|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|conv|temp_result\(3));

-- Location: LABCELL_X55_Y18_N54
\sobel_y|pixel_out[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|pixel_out[3]~4_combout\ = ( \sobel_y|conv|LessThan1~0_combout\ & ( \sobel_y|pixel_out[0]~0_combout\ & ( \sobel_y|conv|temp_result\(3) ) ) ) # ( !\sobel_y|conv|LessThan1~0_combout\ & ( \sobel_y|pixel_out[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|conv|ALT_INV_temp_result\(3),
	datae => \sobel_y|conv|ALT_INV_LessThan1~0_combout\,
	dataf => \sobel_y|ALT_INV_pixel_out[0]~0_combout\,
	combout => \sobel_y|pixel_out[3]~4_combout\);

-- Location: FF_X55_Y18_N8
\sobel_y|conv|temp_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|conv|Add12~37_sumout\,
	sload => VCC,
	ena => \sobel_y|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|conv|temp_result\(4));

-- Location: LABCELL_X55_Y18_N21
\sobel_y|pixel_out[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|pixel_out[4]~5_combout\ = ( \sobel_y|pixel_out[0]~0_combout\ & ( (!\sobel_y|conv|LessThan1~0_combout\) # (\sobel_y|conv|temp_result\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|conv|ALT_INV_temp_result\(4),
	datad => \sobel_y|conv|ALT_INV_LessThan1~0_combout\,
	dataf => \sobel_y|ALT_INV_pixel_out[0]~0_combout\,
	combout => \sobel_y|pixel_out[4]~5_combout\);

-- Location: FF_X55_Y18_N41
\sobel_y|conv|temp_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_y|conv|Add12~41_sumout\,
	sload => VCC,
	ena => \sobel_y|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|conv|temp_result\(5));

-- Location: LABCELL_X55_Y18_N15
\sobel_y|pixel_out[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|pixel_out[5]~6_combout\ = ( \sobel_y|pixel_out[0]~0_combout\ & ( (!\sobel_y|conv|LessThan1~0_combout\) # (\sobel_y|conv|temp_result\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|conv|ALT_INV_temp_result\(5),
	datad => \sobel_y|conv|ALT_INV_LessThan1~0_combout\,
	dataf => \sobel_y|ALT_INV_pixel_out[0]~0_combout\,
	combout => \sobel_y|pixel_out[5]~6_combout\);

-- Location: FF_X56_Y18_N20
\sobel_y|conv|temp_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|conv|Add12~45_sumout\,
	ena => \sobel_y|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|conv|temp_result\(6));

-- Location: LABCELL_X56_Y18_N42
\sobel_y|pixel_out[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|pixel_out[6]~7_combout\ = ( \sobel_y|pixel_out[0]~0_combout\ & ( (!\sobel_y|conv|LessThan1~0_combout\) # (\sobel_y|conv|temp_result\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_y|conv|ALT_INV_temp_result\(6),
	datad => \sobel_y|conv|ALT_INV_LessThan1~0_combout\,
	dataf => \sobel_y|ALT_INV_pixel_out[0]~0_combout\,
	combout => \sobel_y|pixel_out[6]~7_combout\);

-- Location: FF_X56_Y18_N23
\sobel_y|conv|temp_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_y|conv|Add12~49_sumout\,
	ena => \sobel_y|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_y|conv|temp_result\(7));

-- Location: LABCELL_X56_Y18_N51
\sobel_y|pixel_out[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_y|pixel_out[7]~8_combout\ = ( \sobel_y|pixel_out[0]~0_combout\ & ( (!\sobel_y|conv|LessThan1~0_combout\) # (\sobel_y|conv|temp_result\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_y|conv|ALT_INV_temp_result\(7),
	datad => \sobel_y|conv|ALT_INV_LessThan1~0_combout\,
	dataf => \sobel_y|ALT_INV_pixel_out[0]~0_combout\,
	combout => \sobel_y|pixel_out[7]~8_combout\);

-- Location: LABCELL_X48_Y18_N0
\sobel_x|conv|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add6~1_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[0][0]~q\ ) + ( VCC ) + ( !VCC ))
-- \sobel_x|conv|Add6~2\ = CARRY(( !\sobel_x|buff|top_register|temp_array[0][0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|buff|top_register|ALT_INV_temp_array[0][0]~q\,
	cin => GND,
	sumout => \sobel_x|conv|Add6~1_sumout\,
	cout => \sobel_x|conv|Add6~2\);

-- Location: MLABCELL_X47_Y18_N0
\sobel_x|conv|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add7~1_sumout\ = SUM(( !\sobel_x|conv|Add6~1_sumout\ $ (!\sobel_y|conv|Add17~1_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \sobel_x|conv|Add7~2\ = CARRY(( !\sobel_x|conv|Add6~1_sumout\ $ (!\sobel_y|conv|Add17~1_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \sobel_x|conv|Add7~3\ = SHARE((\sobel_x|conv|Add6~1_sumout\ & \sobel_y|conv|Add17~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|conv|ALT_INV_Add6~1_sumout\,
	datad => \sobel_y|conv|ALT_INV_Add17~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \sobel_x|conv|Add7~1_sumout\,
	cout => \sobel_x|conv|Add7~2\,
	shareout => \sobel_x|conv|Add7~3\);

-- Location: LABCELL_X51_Y18_N0
\sobel_x|conv|Add8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~57_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[2][0]~q\ $ (!\sobel_y|buff|bot_register|temp_array[2][0]~q\) ) + ( !VCC ) + ( !VCC ))
-- \sobel_x|conv|Add8~58\ = CARRY(( !\sobel_x|buff|top_register|temp_array[2][0]~q\ $ (!\sobel_y|buff|bot_register|temp_array[2][0]~q\) ) + ( !VCC ) + ( !VCC ))
-- \sobel_x|conv|Add8~59\ = SHARE((\sobel_x|buff|top_register|temp_array[2][0]~q\ & \sobel_y|buff|bot_register|temp_array[2][0]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|buff|top_register|ALT_INV_temp_array[2][0]~q\,
	datad => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][0]~q\,
	cin => GND,
	sharein => GND,
	sumout => \sobel_x|conv|Add8~57_sumout\,
	cout => \sobel_x|conv|Add8~58\,
	shareout => \sobel_x|conv|Add8~59\);

-- Location: LABCELL_X53_Y18_N0
\sobel_x|conv|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~1_sumout\ = SUM(( \sobel_x|conv|Add7~1_sumout\ ) + ( \sobel_x|conv|Add8~57_sumout\ ) + ( !VCC ))
-- \sobel_x|conv|Add8~2\ = CARRY(( \sobel_x|conv|Add7~1_sumout\ ) + ( \sobel_x|conv|Add8~57_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|conv|ALT_INV_Add7~1_sumout\,
	datac => \sobel_x|conv|ALT_INV_Add8~57_sumout\,
	cin => GND,
	sumout => \sobel_x|conv|Add8~1_sumout\,
	cout => \sobel_x|conv|Add8~2\);

-- Location: FF_X53_Y18_N55
\sobel_x|conv|temp_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|conv|Add8~1_sumout\,
	sload => VCC,
	ena => \sobel_x|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|conv|temp_result\(0));

-- Location: LABCELL_X48_Y18_N3
\sobel_x|conv|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add6~9_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[0][1]~q\ ) + ( GND ) + ( \sobel_x|conv|Add6~2\ ))
-- \sobel_x|conv|Add6~10\ = CARRY(( !\sobel_x|buff|top_register|temp_array[0][1]~q\ ) + ( GND ) + ( \sobel_x|conv|Add6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[0][1]~q\,
	cin => \sobel_x|conv|Add6~2\,
	sumout => \sobel_x|conv|Add6~9_sumout\,
	cout => \sobel_x|conv|Add6~10\);

-- Location: LABCELL_X48_Y18_N6
\sobel_x|conv|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add6~13_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[0][2]~q\ ) + ( GND ) + ( \sobel_x|conv|Add6~10\ ))
-- \sobel_x|conv|Add6~14\ = CARRY(( !\sobel_x|buff|top_register|temp_array[0][2]~q\ ) + ( GND ) + ( \sobel_x|conv|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[0][2]~q\,
	cin => \sobel_x|conv|Add6~10\,
	sumout => \sobel_x|conv|Add6~13_sumout\,
	cout => \sobel_x|conv|Add6~14\);

-- Location: LABCELL_X48_Y18_N9
\sobel_x|conv|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add6~17_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[0][3]~q\ ) + ( GND ) + ( \sobel_x|conv|Add6~14\ ))
-- \sobel_x|conv|Add6~18\ = CARRY(( !\sobel_x|buff|top_register|temp_array[0][3]~q\ ) + ( GND ) + ( \sobel_x|conv|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[0][3]~q\,
	cin => \sobel_x|conv|Add6~14\,
	sumout => \sobel_x|conv|Add6~17_sumout\,
	cout => \sobel_x|conv|Add6~18\);

-- Location: LABCELL_X48_Y18_N12
\sobel_x|conv|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add6~21_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[0][4]~q\ ) + ( GND ) + ( \sobel_x|conv|Add6~18\ ))
-- \sobel_x|conv|Add6~22\ = CARRY(( !\sobel_x|buff|top_register|temp_array[0][4]~q\ ) + ( GND ) + ( \sobel_x|conv|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[0][4]~q\,
	cin => \sobel_x|conv|Add6~18\,
	sumout => \sobel_x|conv|Add6~21_sumout\,
	cout => \sobel_x|conv|Add6~22\);

-- Location: LABCELL_X48_Y18_N15
\sobel_x|conv|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add6~25_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[0][5]~q\ ) + ( GND ) + ( \sobel_x|conv|Add6~22\ ))
-- \sobel_x|conv|Add6~26\ = CARRY(( !\sobel_x|buff|top_register|temp_array[0][5]~q\ ) + ( GND ) + ( \sobel_x|conv|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[0][5]~q\,
	cin => \sobel_x|conv|Add6~22\,
	sumout => \sobel_x|conv|Add6~25_sumout\,
	cout => \sobel_x|conv|Add6~26\);

-- Location: LABCELL_X48_Y18_N18
\sobel_x|conv|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add6~29_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[0][6]~q\ ) + ( GND ) + ( \sobel_x|conv|Add6~26\ ))
-- \sobel_x|conv|Add6~30\ = CARRY(( !\sobel_x|buff|top_register|temp_array[0][6]~q\ ) + ( GND ) + ( \sobel_x|conv|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[0][6]~q\,
	cin => \sobel_x|conv|Add6~26\,
	sumout => \sobel_x|conv|Add6~29_sumout\,
	cout => \sobel_x|conv|Add6~30\);

-- Location: LABCELL_X48_Y18_N21
\sobel_x|conv|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add6~33_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[0][7]~q\ ) + ( GND ) + ( \sobel_x|conv|Add6~30\ ))
-- \sobel_x|conv|Add6~34\ = CARRY(( !\sobel_x|buff|top_register|temp_array[0][7]~q\ ) + ( GND ) + ( \sobel_x|conv|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[0][7]~q\,
	cin => \sobel_x|conv|Add6~30\,
	sumout => \sobel_x|conv|Add6~33_sumout\,
	cout => \sobel_x|conv|Add6~34\);

-- Location: LABCELL_X48_Y18_N24
\sobel_x|conv|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add6~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \sobel_x|conv|Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \sobel_x|conv|Add6~34\,
	sumout => \sobel_x|conv|Add6~5_sumout\);

-- Location: LABCELL_X46_Y18_N30
\sobel_x|conv|Add24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add24~9_sumout\ = SUM(( !\sobel_x|buff|middle_register|temp_array[0][0]~q\ ) + ( VCC ) + ( !VCC ))
-- \sobel_x|conv|Add24~10\ = CARRY(( !\sobel_x|buff|middle_register|temp_array[0][0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|middle_register|ALT_INV_temp_array[0][0]~q\,
	cin => GND,
	sumout => \sobel_x|conv|Add24~9_sumout\,
	cout => \sobel_x|conv|Add24~10\);

-- Location: LABCELL_X46_Y18_N33
\sobel_x|conv|Add24~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add24~13_sumout\ = SUM(( !\sobel_x|buff|middle_register|temp_array[0][1]~q\ ) + ( GND ) + ( \sobel_x|conv|Add24~10\ ))
-- \sobel_x|conv|Add24~14\ = CARRY(( !\sobel_x|buff|middle_register|temp_array[0][1]~q\ ) + ( GND ) + ( \sobel_x|conv|Add24~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|middle_register|ALT_INV_temp_array[0][1]~q\,
	cin => \sobel_x|conv|Add24~10\,
	sumout => \sobel_x|conv|Add24~13_sumout\,
	cout => \sobel_x|conv|Add24~14\);

-- Location: LABCELL_X46_Y18_N36
\sobel_x|conv|Add24~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add24~17_sumout\ = SUM(( !\sobel_x|buff|middle_register|temp_array[0][2]~q\ ) + ( GND ) + ( \sobel_x|conv|Add24~14\ ))
-- \sobel_x|conv|Add24~18\ = CARRY(( !\sobel_x|buff|middle_register|temp_array[0][2]~q\ ) + ( GND ) + ( \sobel_x|conv|Add24~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|middle_register|ALT_INV_temp_array[0][2]~q\,
	cin => \sobel_x|conv|Add24~14\,
	sumout => \sobel_x|conv|Add24~17_sumout\,
	cout => \sobel_x|conv|Add24~18\);

-- Location: LABCELL_X46_Y18_N39
\sobel_x|conv|Add24~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add24~21_sumout\ = SUM(( !\sobel_x|buff|middle_register|temp_array[0][3]~q\ ) + ( GND ) + ( \sobel_x|conv|Add24~18\ ))
-- \sobel_x|conv|Add24~22\ = CARRY(( !\sobel_x|buff|middle_register|temp_array[0][3]~q\ ) + ( GND ) + ( \sobel_x|conv|Add24~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|middle_register|ALT_INV_temp_array[0][3]~q\,
	cin => \sobel_x|conv|Add24~18\,
	sumout => \sobel_x|conv|Add24~21_sumout\,
	cout => \sobel_x|conv|Add24~22\);

-- Location: LABCELL_X46_Y18_N42
\sobel_x|conv|Add24~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add24~25_sumout\ = SUM(( !\sobel_x|buff|middle_register|temp_array[0][4]~q\ ) + ( GND ) + ( \sobel_x|conv|Add24~22\ ))
-- \sobel_x|conv|Add24~26\ = CARRY(( !\sobel_x|buff|middle_register|temp_array[0][4]~q\ ) + ( GND ) + ( \sobel_x|conv|Add24~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|middle_register|ALT_INV_temp_array[0][4]~q\,
	cin => \sobel_x|conv|Add24~22\,
	sumout => \sobel_x|conv|Add24~25_sumout\,
	cout => \sobel_x|conv|Add24~26\);

-- Location: LABCELL_X46_Y18_N45
\sobel_x|conv|Add24~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add24~29_sumout\ = SUM(( !\sobel_x|buff|middle_register|temp_array[0][5]~q\ ) + ( GND ) + ( \sobel_x|conv|Add24~26\ ))
-- \sobel_x|conv|Add24~30\ = CARRY(( !\sobel_x|buff|middle_register|temp_array[0][5]~q\ ) + ( GND ) + ( \sobel_x|conv|Add24~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|middle_register|ALT_INV_temp_array[0][5]~q\,
	cin => \sobel_x|conv|Add24~26\,
	sumout => \sobel_x|conv|Add24~29_sumout\,
	cout => \sobel_x|conv|Add24~30\);

-- Location: LABCELL_X46_Y18_N48
\sobel_x|conv|Add24~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add24~33_sumout\ = SUM(( !\sobel_x|buff|middle_register|temp_array[0][6]~q\ ) + ( GND ) + ( \sobel_x|conv|Add24~30\ ))
-- \sobel_x|conv|Add24~34\ = CARRY(( !\sobel_x|buff|middle_register|temp_array[0][6]~q\ ) + ( GND ) + ( \sobel_x|conv|Add24~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|middle_register|ALT_INV_temp_array[0][6]~q\,
	cin => \sobel_x|conv|Add24~30\,
	sumout => \sobel_x|conv|Add24~33_sumout\,
	cout => \sobel_x|conv|Add24~34\);

-- Location: LABCELL_X46_Y18_N51
\sobel_x|conv|Add24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add24~1_sumout\ = SUM(( !\sobel_x|buff|middle_register|temp_array[0][7]~q\ ) + ( GND ) + ( \sobel_x|conv|Add24~34\ ))
-- \sobel_x|conv|Add24~2\ = CARRY(( !\sobel_x|buff|middle_register|temp_array[0][7]~q\ ) + ( GND ) + ( \sobel_x|conv|Add24~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|buff|middle_register|ALT_INV_temp_array[0][7]~q\,
	cin => \sobel_x|conv|Add24~34\,
	sumout => \sobel_x|conv|Add24~1_sumout\,
	cout => \sobel_x|conv|Add24~2\);

-- Location: LABCELL_X46_Y18_N54
\sobel_x|conv|Add24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add24~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \sobel_x|conv|Add24~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \sobel_x|conv|Add24~2\,
	sumout => \sobel_x|conv|Add24~5_sumout\);

-- Location: MLABCELL_X47_Y18_N3
\sobel_x|conv|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add7~21_sumout\ = SUM(( !\sobel_x|conv|Add24~9_sumout\ $ (!\sobel_x|conv|Add6~9_sumout\ $ (\sobel_y|conv|Add17~9_sumout\)) ) + ( \sobel_x|conv|Add7~3\ ) + ( \sobel_x|conv|Add7~2\ ))
-- \sobel_x|conv|Add7~22\ = CARRY(( !\sobel_x|conv|Add24~9_sumout\ $ (!\sobel_x|conv|Add6~9_sumout\ $ (\sobel_y|conv|Add17~9_sumout\)) ) + ( \sobel_x|conv|Add7~3\ ) + ( \sobel_x|conv|Add7~2\ ))
-- \sobel_x|conv|Add7~23\ = SHARE((!\sobel_x|conv|Add24~9_sumout\ & (\sobel_x|conv|Add6~9_sumout\ & \sobel_y|conv|Add17~9_sumout\)) # (\sobel_x|conv|Add24~9_sumout\ & ((\sobel_y|conv|Add17~9_sumout\) # (\sobel_x|conv|Add6~9_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101110001011100000000000000000110100101101001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|conv|ALT_INV_Add24~9_sumout\,
	datab => \sobel_x|conv|ALT_INV_Add6~9_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add17~9_sumout\,
	cin => \sobel_x|conv|Add7~2\,
	sharein => \sobel_x|conv|Add7~3\,
	sumout => \sobel_x|conv|Add7~21_sumout\,
	cout => \sobel_x|conv|Add7~22\,
	shareout => \sobel_x|conv|Add7~23\);

-- Location: MLABCELL_X47_Y18_N6
\sobel_x|conv|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add7~25_sumout\ = SUM(( !\sobel_x|conv|Add24~13_sumout\ $ (!\sobel_y|conv|Add17~13_sumout\ $ (\sobel_x|conv|Add6~13_sumout\)) ) + ( \sobel_x|conv|Add7~23\ ) + ( \sobel_x|conv|Add7~22\ ))
-- \sobel_x|conv|Add7~26\ = CARRY(( !\sobel_x|conv|Add24~13_sumout\ $ (!\sobel_y|conv|Add17~13_sumout\ $ (\sobel_x|conv|Add6~13_sumout\)) ) + ( \sobel_x|conv|Add7~23\ ) + ( \sobel_x|conv|Add7~22\ ))
-- \sobel_x|conv|Add7~27\ = SHARE((!\sobel_x|conv|Add24~13_sumout\ & (\sobel_y|conv|Add17~13_sumout\ & \sobel_x|conv|Add6~13_sumout\)) # (\sobel_x|conv|Add24~13_sumout\ & ((\sobel_x|conv|Add6~13_sumout\) # (\sobel_y|conv|Add17~13_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|conv|ALT_INV_Add24~13_sumout\,
	datac => \sobel_y|conv|ALT_INV_Add17~13_sumout\,
	datad => \sobel_x|conv|ALT_INV_Add6~13_sumout\,
	cin => \sobel_x|conv|Add7~22\,
	sharein => \sobel_x|conv|Add7~23\,
	sumout => \sobel_x|conv|Add7~25_sumout\,
	cout => \sobel_x|conv|Add7~26\,
	shareout => \sobel_x|conv|Add7~27\);

-- Location: MLABCELL_X47_Y18_N9
\sobel_x|conv|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add7~29_sumout\ = SUM(( !\sobel_x|conv|Add24~17_sumout\ $ (!\sobel_x|conv|Add6~17_sumout\ $ (\sobel_y|conv|Add17~17_sumout\)) ) + ( \sobel_x|conv|Add7~27\ ) + ( \sobel_x|conv|Add7~26\ ))
-- \sobel_x|conv|Add7~30\ = CARRY(( !\sobel_x|conv|Add24~17_sumout\ $ (!\sobel_x|conv|Add6~17_sumout\ $ (\sobel_y|conv|Add17~17_sumout\)) ) + ( \sobel_x|conv|Add7~27\ ) + ( \sobel_x|conv|Add7~26\ ))
-- \sobel_x|conv|Add7~31\ = SHARE((!\sobel_x|conv|Add24~17_sumout\ & (\sobel_x|conv|Add6~17_sumout\ & \sobel_y|conv|Add17~17_sumout\)) # (\sobel_x|conv|Add24~17_sumout\ & ((\sobel_y|conv|Add17~17_sumout\) # (\sobel_x|conv|Add6~17_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|conv|ALT_INV_Add24~17_sumout\,
	datac => \sobel_x|conv|ALT_INV_Add6~17_sumout\,
	datad => \sobel_y|conv|ALT_INV_Add17~17_sumout\,
	cin => \sobel_x|conv|Add7~26\,
	sharein => \sobel_x|conv|Add7~27\,
	sumout => \sobel_x|conv|Add7~29_sumout\,
	cout => \sobel_x|conv|Add7~30\,
	shareout => \sobel_x|conv|Add7~31\);

-- Location: MLABCELL_X47_Y18_N12
\sobel_x|conv|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add7~33_sumout\ = SUM(( !\sobel_x|conv|Add6~21_sumout\ $ (!\sobel_x|conv|Add24~21_sumout\ $ (\sobel_y|conv|Add17~21_sumout\)) ) + ( \sobel_x|conv|Add7~31\ ) + ( \sobel_x|conv|Add7~30\ ))
-- \sobel_x|conv|Add7~34\ = CARRY(( !\sobel_x|conv|Add6~21_sumout\ $ (!\sobel_x|conv|Add24~21_sumout\ $ (\sobel_y|conv|Add17~21_sumout\)) ) + ( \sobel_x|conv|Add7~31\ ) + ( \sobel_x|conv|Add7~30\ ))
-- \sobel_x|conv|Add7~35\ = SHARE((!\sobel_x|conv|Add6~21_sumout\ & (\sobel_x|conv|Add24~21_sumout\ & \sobel_y|conv|Add17~21_sumout\)) # (\sobel_x|conv|Add6~21_sumout\ & ((\sobel_y|conv|Add17~21_sumout\) # (\sobel_x|conv|Add24~21_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|conv|ALT_INV_Add6~21_sumout\,
	datac => \sobel_x|conv|ALT_INV_Add24~21_sumout\,
	datad => \sobel_y|conv|ALT_INV_Add17~21_sumout\,
	cin => \sobel_x|conv|Add7~30\,
	sharein => \sobel_x|conv|Add7~31\,
	sumout => \sobel_x|conv|Add7~33_sumout\,
	cout => \sobel_x|conv|Add7~34\,
	shareout => \sobel_x|conv|Add7~35\);

-- Location: MLABCELL_X47_Y18_N15
\sobel_x|conv|Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add7~37_sumout\ = SUM(( !\sobel_x|conv|Add6~25_sumout\ $ (!\sobel_x|conv|Add24~25_sumout\ $ (\sobel_y|conv|Add17~25_sumout\)) ) + ( \sobel_x|conv|Add7~35\ ) + ( \sobel_x|conv|Add7~34\ ))
-- \sobel_x|conv|Add7~38\ = CARRY(( !\sobel_x|conv|Add6~25_sumout\ $ (!\sobel_x|conv|Add24~25_sumout\ $ (\sobel_y|conv|Add17~25_sumout\)) ) + ( \sobel_x|conv|Add7~35\ ) + ( \sobel_x|conv|Add7~34\ ))
-- \sobel_x|conv|Add7~39\ = SHARE((!\sobel_x|conv|Add6~25_sumout\ & (\sobel_x|conv|Add24~25_sumout\ & \sobel_y|conv|Add17~25_sumout\)) # (\sobel_x|conv|Add6~25_sumout\ & ((\sobel_y|conv|Add17~25_sumout\) # (\sobel_x|conv|Add24~25_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|conv|ALT_INV_Add6~25_sumout\,
	datac => \sobel_x|conv|ALT_INV_Add24~25_sumout\,
	datad => \sobel_y|conv|ALT_INV_Add17~25_sumout\,
	cin => \sobel_x|conv|Add7~34\,
	sharein => \sobel_x|conv|Add7~35\,
	sumout => \sobel_x|conv|Add7~37_sumout\,
	cout => \sobel_x|conv|Add7~38\,
	shareout => \sobel_x|conv|Add7~39\);

-- Location: MLABCELL_X47_Y18_N18
\sobel_x|conv|Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add7~41_sumout\ = SUM(( !\sobel_y|conv|Add17~29_sumout\ $ (!\sobel_x|conv|Add24~29_sumout\ $ (\sobel_x|conv|Add6~29_sumout\)) ) + ( \sobel_x|conv|Add7~39\ ) + ( \sobel_x|conv|Add7~38\ ))
-- \sobel_x|conv|Add7~42\ = CARRY(( !\sobel_y|conv|Add17~29_sumout\ $ (!\sobel_x|conv|Add24~29_sumout\ $ (\sobel_x|conv|Add6~29_sumout\)) ) + ( \sobel_x|conv|Add7~39\ ) + ( \sobel_x|conv|Add7~38\ ))
-- \sobel_x|conv|Add7~43\ = SHARE((!\sobel_y|conv|Add17~29_sumout\ & (\sobel_x|conv|Add24~29_sumout\ & \sobel_x|conv|Add6~29_sumout\)) # (\sobel_y|conv|Add17~29_sumout\ & ((\sobel_x|conv|Add6~29_sumout\) # (\sobel_x|conv|Add24~29_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \sobel_y|conv|ALT_INV_Add17~29_sumout\,
	datac => \sobel_x|conv|ALT_INV_Add24~29_sumout\,
	datad => \sobel_x|conv|ALT_INV_Add6~29_sumout\,
	cin => \sobel_x|conv|Add7~38\,
	sharein => \sobel_x|conv|Add7~39\,
	sumout => \sobel_x|conv|Add7~41_sumout\,
	cout => \sobel_x|conv|Add7~42\,
	shareout => \sobel_x|conv|Add7~43\);

-- Location: MLABCELL_X47_Y18_N21
\sobel_x|conv|Add7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add7~45_sumout\ = SUM(( !\sobel_x|conv|Add6~33_sumout\ $ (!\sobel_x|conv|Add24~33_sumout\ $ (\sobel_y|conv|Add17~33_sumout\)) ) + ( \sobel_x|conv|Add7~43\ ) + ( \sobel_x|conv|Add7~42\ ))
-- \sobel_x|conv|Add7~46\ = CARRY(( !\sobel_x|conv|Add6~33_sumout\ $ (!\sobel_x|conv|Add24~33_sumout\ $ (\sobel_y|conv|Add17~33_sumout\)) ) + ( \sobel_x|conv|Add7~43\ ) + ( \sobel_x|conv|Add7~42\ ))
-- \sobel_x|conv|Add7~47\ = SHARE((!\sobel_x|conv|Add6~33_sumout\ & (\sobel_x|conv|Add24~33_sumout\ & \sobel_y|conv|Add17~33_sumout\)) # (\sobel_x|conv|Add6~33_sumout\ & ((\sobel_y|conv|Add17~33_sumout\) # (\sobel_x|conv|Add24~33_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|conv|ALT_INV_Add6~33_sumout\,
	datac => \sobel_x|conv|ALT_INV_Add24~33_sumout\,
	datad => \sobel_y|conv|ALT_INV_Add17~33_sumout\,
	cin => \sobel_x|conv|Add7~42\,
	sharein => \sobel_x|conv|Add7~43\,
	sumout => \sobel_x|conv|Add7~45_sumout\,
	cout => \sobel_x|conv|Add7~46\,
	shareout => \sobel_x|conv|Add7~47\);

-- Location: MLABCELL_X47_Y18_N24
\sobel_x|conv|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add7~5_sumout\ = SUM(( !\sobel_x|conv|Add6~5_sumout\ $ (!\sobel_y|conv|Add17~5_sumout\ $ (\sobel_x|conv|Add24~1_sumout\)) ) + ( \sobel_x|conv|Add7~47\ ) + ( \sobel_x|conv|Add7~46\ ))
-- \sobel_x|conv|Add7~6\ = CARRY(( !\sobel_x|conv|Add6~5_sumout\ $ (!\sobel_y|conv|Add17~5_sumout\ $ (\sobel_x|conv|Add24~1_sumout\)) ) + ( \sobel_x|conv|Add7~47\ ) + ( \sobel_x|conv|Add7~46\ ))
-- \sobel_x|conv|Add7~7\ = SHARE((!\sobel_x|conv|Add6~5_sumout\ & (\sobel_y|conv|Add17~5_sumout\ & \sobel_x|conv|Add24~1_sumout\)) # (\sobel_x|conv|Add6~5_sumout\ & ((\sobel_x|conv|Add24~1_sumout\) # (\sobel_y|conv|Add17~5_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101110001011100000000000000000110100101101001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|conv|ALT_INV_Add6~5_sumout\,
	datab => \sobel_y|conv|ALT_INV_Add17~5_sumout\,
	datac => \sobel_x|conv|ALT_INV_Add24~1_sumout\,
	cin => \sobel_x|conv|Add7~46\,
	sharein => \sobel_x|conv|Add7~47\,
	sumout => \sobel_x|conv|Add7~5_sumout\,
	cout => \sobel_x|conv|Add7~6\,
	shareout => \sobel_x|conv|Add7~7\);

-- Location: MLABCELL_X47_Y18_N27
\sobel_x|conv|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add7~9_sumout\ = SUM(( !\sobel_x|conv|Add6~5_sumout\ $ (!\sobel_y|conv|Add17~5_sumout\ $ (\sobel_x|conv|Add24~5_sumout\)) ) + ( \sobel_x|conv|Add7~7\ ) + ( \sobel_x|conv|Add7~6\ ))
-- \sobel_x|conv|Add7~10\ = CARRY(( !\sobel_x|conv|Add6~5_sumout\ $ (!\sobel_y|conv|Add17~5_sumout\ $ (\sobel_x|conv|Add24~5_sumout\)) ) + ( \sobel_x|conv|Add7~7\ ) + ( \sobel_x|conv|Add7~6\ ))
-- \sobel_x|conv|Add7~11\ = SHARE((!\sobel_x|conv|Add6~5_sumout\ & (\sobel_y|conv|Add17~5_sumout\ & \sobel_x|conv|Add24~5_sumout\)) # (\sobel_x|conv|Add6~5_sumout\ & ((\sobel_x|conv|Add24~5_sumout\) # (\sobel_y|conv|Add17~5_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101110001011100000000000000000110100101101001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|conv|ALT_INV_Add6~5_sumout\,
	datab => \sobel_y|conv|ALT_INV_Add17~5_sumout\,
	datac => \sobel_x|conv|ALT_INV_Add24~5_sumout\,
	cin => \sobel_x|conv|Add7~6\,
	sharein => \sobel_x|conv|Add7~7\,
	sumout => \sobel_x|conv|Add7~9_sumout\,
	cout => \sobel_x|conv|Add7~10\,
	shareout => \sobel_x|conv|Add7~11\);

-- Location: MLABCELL_X47_Y18_N30
\sobel_x|conv|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add7~13_sumout\ = SUM(( !\sobel_x|conv|Add6~5_sumout\ $ (!\sobel_y|conv|Add17~5_sumout\ $ (\sobel_x|conv|Add24~5_sumout\)) ) + ( \sobel_x|conv|Add7~11\ ) + ( \sobel_x|conv|Add7~10\ ))
-- \sobel_x|conv|Add7~14\ = CARRY(( !\sobel_x|conv|Add6~5_sumout\ $ (!\sobel_y|conv|Add17~5_sumout\ $ (\sobel_x|conv|Add24~5_sumout\)) ) + ( \sobel_x|conv|Add7~11\ ) + ( \sobel_x|conv|Add7~10\ ))
-- \sobel_x|conv|Add7~15\ = SHARE((!\sobel_x|conv|Add6~5_sumout\ & (\sobel_y|conv|Add17~5_sumout\ & \sobel_x|conv|Add24~5_sumout\)) # (\sobel_x|conv|Add6~5_sumout\ & ((\sobel_x|conv|Add24~5_sumout\) # (\sobel_y|conv|Add17~5_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101110001011100000000000000000110100101101001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|conv|ALT_INV_Add6~5_sumout\,
	datab => \sobel_y|conv|ALT_INV_Add17~5_sumout\,
	datac => \sobel_x|conv|ALT_INV_Add24~5_sumout\,
	cin => \sobel_x|conv|Add7~10\,
	sharein => \sobel_x|conv|Add7~11\,
	sumout => \sobel_x|conv|Add7~13_sumout\,
	cout => \sobel_x|conv|Add7~14\,
	shareout => \sobel_x|conv|Add7~15\);

-- Location: MLABCELL_X47_Y18_N33
\sobel_x|conv|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add7~17_sumout\ = SUM(( !\sobel_x|conv|Add6~5_sumout\ $ (!\sobel_y|conv|Add17~5_sumout\ $ (\sobel_x|conv|Add24~5_sumout\)) ) + ( \sobel_x|conv|Add7~15\ ) + ( \sobel_x|conv|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000110100101101001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|conv|ALT_INV_Add6~5_sumout\,
	datab => \sobel_y|conv|ALT_INV_Add17~5_sumout\,
	datac => \sobel_x|conv|ALT_INV_Add24~5_sumout\,
	cin => \sobel_x|conv|Add7~14\,
	sharein => \sobel_x|conv|Add7~15\,
	sumout => \sobel_x|conv|Add7~17_sumout\);

-- Location: FF_X50_Y18_N52
\sobel_x|buff|top_register|temp_array[2][7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|top_register|temp_array[2][7]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[2][7]~DUPLICATE_q\);

-- Location: FF_X50_Y18_N58
\sobel_x|buff|top_register|temp_array[2][3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|buff|top_register|temp_array[2][3]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[2][3]~DUPLICATE_q\);

-- Location: FF_X50_Y18_N55
\sobel_x|buff|top_register|temp_array[2][2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|buff|top_register|temp_array[1][2]~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \gaussian|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|buff|top_register|temp_array[2][2]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y18_N3
\sobel_x|conv|Add8~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~85_sumout\ = SUM(( !\sobel_x|buff|middle_register|temp_array[2][0]~q\ $ (!\sobel_y|buff|bot_register|temp_array[2][1]~q\ $ (\sobel_x|buff|top_register|temp_array[2][1]~q\)) ) + ( \sobel_x|conv|Add8~59\ ) + ( \sobel_x|conv|Add8~58\ ))
-- \sobel_x|conv|Add8~86\ = CARRY(( !\sobel_x|buff|middle_register|temp_array[2][0]~q\ $ (!\sobel_y|buff|bot_register|temp_array[2][1]~q\ $ (\sobel_x|buff|top_register|temp_array[2][1]~q\)) ) + ( \sobel_x|conv|Add8~59\ ) + ( \sobel_x|conv|Add8~58\ ))
-- \sobel_x|conv|Add8~87\ = SHARE((!\sobel_x|buff|middle_register|temp_array[2][0]~q\ & (\sobel_y|buff|bot_register|temp_array[2][1]~q\ & \sobel_x|buff|top_register|temp_array[2][1]~q\)) # (\sobel_x|buff|middle_register|temp_array[2][0]~q\ & 
-- ((\sobel_x|buff|top_register|temp_array[2][1]~q\) # (\sobel_y|buff|bot_register|temp_array[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|buff|middle_register|ALT_INV_temp_array[2][0]~q\,
	datac => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][1]~q\,
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[2][1]~q\,
	cin => \sobel_x|conv|Add8~58\,
	sharein => \sobel_x|conv|Add8~59\,
	sumout => \sobel_x|conv|Add8~85_sumout\,
	cout => \sobel_x|conv|Add8~86\,
	shareout => \sobel_x|conv|Add8~87\);

-- Location: LABCELL_X51_Y18_N6
\sobel_x|conv|Add8~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~89_sumout\ = SUM(( !\sobel_x|buff|middle_register|temp_array[2][1]~q\ $ (!\sobel_x|buff|top_register|temp_array[2][2]~DUPLICATE_q\ $ (\sobel_y|buff|bot_register|temp_array[2][2]~q\)) ) + ( \sobel_x|conv|Add8~87\ ) + ( 
-- \sobel_x|conv|Add8~86\ ))
-- \sobel_x|conv|Add8~90\ = CARRY(( !\sobel_x|buff|middle_register|temp_array[2][1]~q\ $ (!\sobel_x|buff|top_register|temp_array[2][2]~DUPLICATE_q\ $ (\sobel_y|buff|bot_register|temp_array[2][2]~q\)) ) + ( \sobel_x|conv|Add8~87\ ) + ( \sobel_x|conv|Add8~86\ 
-- ))
-- \sobel_x|conv|Add8~91\ = SHARE((!\sobel_x|buff|middle_register|temp_array[2][1]~q\ & (\sobel_x|buff|top_register|temp_array[2][2]~DUPLICATE_q\ & \sobel_y|buff|bot_register|temp_array[2][2]~q\)) # (\sobel_x|buff|middle_register|temp_array[2][1]~q\ & 
-- ((\sobel_y|buff|bot_register|temp_array[2][2]~q\) # (\sobel_x|buff|top_register|temp_array[2][2]~DUPLICATE_q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|buff|middle_register|ALT_INV_temp_array[2][1]~q\,
	datac => \sobel_x|buff|top_register|ALT_INV_temp_array[2][2]~DUPLICATE_q\,
	datad => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][2]~q\,
	cin => \sobel_x|conv|Add8~86\,
	sharein => \sobel_x|conv|Add8~87\,
	sumout => \sobel_x|conv|Add8~89_sumout\,
	cout => \sobel_x|conv|Add8~90\,
	shareout => \sobel_x|conv|Add8~91\);

-- Location: LABCELL_X51_Y18_N9
\sobel_x|conv|Add8~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~93_sumout\ = SUM(( !\sobel_x|buff|middle_register|temp_array[2][2]~q\ $ (!\sobel_y|buff|bot_register|temp_array[2][3]~q\ $ (\sobel_x|buff|top_register|temp_array[2][3]~DUPLICATE_q\)) ) + ( \sobel_x|conv|Add8~91\ ) + ( 
-- \sobel_x|conv|Add8~90\ ))
-- \sobel_x|conv|Add8~94\ = CARRY(( !\sobel_x|buff|middle_register|temp_array[2][2]~q\ $ (!\sobel_y|buff|bot_register|temp_array[2][3]~q\ $ (\sobel_x|buff|top_register|temp_array[2][3]~DUPLICATE_q\)) ) + ( \sobel_x|conv|Add8~91\ ) + ( \sobel_x|conv|Add8~90\ 
-- ))
-- \sobel_x|conv|Add8~95\ = SHARE((!\sobel_x|buff|middle_register|temp_array[2][2]~q\ & (\sobel_y|buff|bot_register|temp_array[2][3]~q\ & \sobel_x|buff|top_register|temp_array[2][3]~DUPLICATE_q\)) # (\sobel_x|buff|middle_register|temp_array[2][2]~q\ & 
-- ((\sobel_x|buff|top_register|temp_array[2][3]~DUPLICATE_q\) # (\sobel_y|buff|bot_register|temp_array[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|buff|middle_register|ALT_INV_temp_array[2][2]~q\,
	datac => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][3]~q\,
	datad => \sobel_x|buff|top_register|ALT_INV_temp_array[2][3]~DUPLICATE_q\,
	cin => \sobel_x|conv|Add8~90\,
	sharein => \sobel_x|conv|Add8~91\,
	sumout => \sobel_x|conv|Add8~93_sumout\,
	cout => \sobel_x|conv|Add8~94\,
	shareout => \sobel_x|conv|Add8~95\);

-- Location: LABCELL_X51_Y18_N12
\sobel_x|conv|Add8~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~97_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[2][4]~q\ $ (!\sobel_y|buff|bot_register|temp_array[2][4]~q\ $ (\sobel_x|buff|middle_register|temp_array[2][3]~q\)) ) + ( \sobel_x|conv|Add8~95\ ) + ( \sobel_x|conv|Add8~94\ ))
-- \sobel_x|conv|Add8~98\ = CARRY(( !\sobel_x|buff|top_register|temp_array[2][4]~q\ $ (!\sobel_y|buff|bot_register|temp_array[2][4]~q\ $ (\sobel_x|buff|middle_register|temp_array[2][3]~q\)) ) + ( \sobel_x|conv|Add8~95\ ) + ( \sobel_x|conv|Add8~94\ ))
-- \sobel_x|conv|Add8~99\ = SHARE((!\sobel_x|buff|top_register|temp_array[2][4]~q\ & (\sobel_y|buff|bot_register|temp_array[2][4]~q\ & \sobel_x|buff|middle_register|temp_array[2][3]~q\)) # (\sobel_x|buff|top_register|temp_array[2][4]~q\ & 
-- ((\sobel_x|buff|middle_register|temp_array[2][3]~q\) # (\sobel_y|buff|bot_register|temp_array[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|buff|top_register|ALT_INV_temp_array[2][4]~q\,
	datac => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][4]~q\,
	datad => \sobel_x|buff|middle_register|ALT_INV_temp_array[2][3]~q\,
	cin => \sobel_x|conv|Add8~94\,
	sharein => \sobel_x|conv|Add8~95\,
	sumout => \sobel_x|conv|Add8~97_sumout\,
	cout => \sobel_x|conv|Add8~98\,
	shareout => \sobel_x|conv|Add8~99\);

-- Location: LABCELL_X51_Y18_N15
\sobel_x|conv|Add8~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~101_sumout\ = SUM(( !\sobel_x|buff|middle_register|temp_array[2][4]~q\ $ (!\sobel_x|buff|top_register|temp_array[2][5]~q\ $ (\sobel_y|buff|bot_register|temp_array[2][5]~q\)) ) + ( \sobel_x|conv|Add8~99\ ) + ( \sobel_x|conv|Add8~98\ ))
-- \sobel_x|conv|Add8~102\ = CARRY(( !\sobel_x|buff|middle_register|temp_array[2][4]~q\ $ (!\sobel_x|buff|top_register|temp_array[2][5]~q\ $ (\sobel_y|buff|bot_register|temp_array[2][5]~q\)) ) + ( \sobel_x|conv|Add8~99\ ) + ( \sobel_x|conv|Add8~98\ ))
-- \sobel_x|conv|Add8~103\ = SHARE((!\sobel_x|buff|middle_register|temp_array[2][4]~q\ & (\sobel_x|buff|top_register|temp_array[2][5]~q\ & \sobel_y|buff|bot_register|temp_array[2][5]~q\)) # (\sobel_x|buff|middle_register|temp_array[2][4]~q\ & 
-- ((\sobel_y|buff|bot_register|temp_array[2][5]~q\) # (\sobel_x|buff|top_register|temp_array[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|buff|middle_register|ALT_INV_temp_array[2][4]~q\,
	datac => \sobel_x|buff|top_register|ALT_INV_temp_array[2][5]~q\,
	datad => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][5]~q\,
	cin => \sobel_x|conv|Add8~98\,
	sharein => \sobel_x|conv|Add8~99\,
	sumout => \sobel_x|conv|Add8~101_sumout\,
	cout => \sobel_x|conv|Add8~102\,
	shareout => \sobel_x|conv|Add8~103\);

-- Location: LABCELL_X51_Y18_N18
\sobel_x|conv|Add8~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~105_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[2][6]~q\ $ (!\sobel_y|buff|bot_register|temp_array[2][6]~q\ $ (\sobel_x|buff|middle_register|temp_array[2][5]~q\)) ) + ( \sobel_x|conv|Add8~103\ ) + ( \sobel_x|conv|Add8~102\ ))
-- \sobel_x|conv|Add8~106\ = CARRY(( !\sobel_x|buff|top_register|temp_array[2][6]~q\ $ (!\sobel_y|buff|bot_register|temp_array[2][6]~q\ $ (\sobel_x|buff|middle_register|temp_array[2][5]~q\)) ) + ( \sobel_x|conv|Add8~103\ ) + ( \sobel_x|conv|Add8~102\ ))
-- \sobel_x|conv|Add8~107\ = SHARE((!\sobel_x|buff|top_register|temp_array[2][6]~q\ & (\sobel_y|buff|bot_register|temp_array[2][6]~q\ & \sobel_x|buff|middle_register|temp_array[2][5]~q\)) # (\sobel_x|buff|top_register|temp_array[2][6]~q\ & 
-- ((\sobel_x|buff|middle_register|temp_array[2][5]~q\) # (\sobel_y|buff|bot_register|temp_array[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|buff|top_register|ALT_INV_temp_array[2][6]~q\,
	datac => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][6]~q\,
	datad => \sobel_x|buff|middle_register|ALT_INV_temp_array[2][5]~q\,
	cin => \sobel_x|conv|Add8~102\,
	sharein => \sobel_x|conv|Add8~103\,
	sumout => \sobel_x|conv|Add8~105_sumout\,
	cout => \sobel_x|conv|Add8~106\,
	shareout => \sobel_x|conv|Add8~107\);

-- Location: LABCELL_X51_Y18_N21
\sobel_x|conv|Add8~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~109_sumout\ = SUM(( !\sobel_x|buff|top_register|temp_array[2][7]~DUPLICATE_q\ $ (!\sobel_y|buff|bot_register|temp_array[2][7]~q\ $ (\sobel_x|buff|middle_register|temp_array[2][6]~q\)) ) + ( \sobel_x|conv|Add8~107\ ) + ( 
-- \sobel_x|conv|Add8~106\ ))
-- \sobel_x|conv|Add8~110\ = CARRY(( !\sobel_x|buff|top_register|temp_array[2][7]~DUPLICATE_q\ $ (!\sobel_y|buff|bot_register|temp_array[2][7]~q\ $ (\sobel_x|buff|middle_register|temp_array[2][6]~q\)) ) + ( \sobel_x|conv|Add8~107\ ) + ( 
-- \sobel_x|conv|Add8~106\ ))
-- \sobel_x|conv|Add8~111\ = SHARE((!\sobel_x|buff|top_register|temp_array[2][7]~DUPLICATE_q\ & (\sobel_y|buff|bot_register|temp_array[2][7]~q\ & \sobel_x|buff|middle_register|temp_array[2][6]~q\)) # (\sobel_x|buff|top_register|temp_array[2][7]~DUPLICATE_q\ 
-- & ((\sobel_x|buff|middle_register|temp_array[2][6]~q\) # (\sobel_y|buff|bot_register|temp_array[2][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|buff|top_register|ALT_INV_temp_array[2][7]~DUPLICATE_q\,
	datac => \sobel_y|buff|bot_register|ALT_INV_temp_array[2][7]~q\,
	datad => \sobel_x|buff|middle_register|ALT_INV_temp_array[2][6]~q\,
	cin => \sobel_x|conv|Add8~106\,
	sharein => \sobel_x|conv|Add8~107\,
	sumout => \sobel_x|conv|Add8~109_sumout\,
	cout => \sobel_x|conv|Add8~110\,
	shareout => \sobel_x|conv|Add8~111\);

-- Location: LABCELL_X51_Y18_N24
\sobel_x|conv|Add8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~61_sumout\ = SUM(( \sobel_x|buff|middle_register|temp_array[2][7]~q\ ) + ( \sobel_x|conv|Add8~111\ ) + ( \sobel_x|conv|Add8~110\ ))
-- \sobel_x|conv|Add8~62\ = CARRY(( \sobel_x|buff|middle_register|temp_array[2][7]~q\ ) + ( \sobel_x|conv|Add8~111\ ) + ( \sobel_x|conv|Add8~110\ ))
-- \sobel_x|conv|Add8~63\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|buff|middle_register|ALT_INV_temp_array[2][7]~q\,
	cin => \sobel_x|conv|Add8~110\,
	sharein => \sobel_x|conv|Add8~111\,
	sumout => \sobel_x|conv|Add8~61_sumout\,
	cout => \sobel_x|conv|Add8~62\,
	shareout => \sobel_x|conv|Add8~63\);

-- Location: LABCELL_X51_Y18_N27
\sobel_x|conv|Add8~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~65_sumout\ = SUM(( GND ) + ( \sobel_x|conv|Add8~63\ ) + ( \sobel_x|conv|Add8~62\ ))
-- \sobel_x|conv|Add8~66\ = CARRY(( GND ) + ( \sobel_x|conv|Add8~63\ ) + ( \sobel_x|conv|Add8~62\ ))
-- \sobel_x|conv|Add8~67\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \sobel_x|conv|Add8~62\,
	sharein => \sobel_x|conv|Add8~63\,
	sumout => \sobel_x|conv|Add8~65_sumout\,
	cout => \sobel_x|conv|Add8~66\,
	shareout => \sobel_x|conv|Add8~67\);

-- Location: LABCELL_X51_Y18_N30
\sobel_x|conv|Add8~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~69_sumout\ = SUM(( GND ) + ( \sobel_x|conv|Add8~67\ ) + ( \sobel_x|conv|Add8~66\ ))
-- \sobel_x|conv|Add8~70\ = CARRY(( GND ) + ( \sobel_x|conv|Add8~67\ ) + ( \sobel_x|conv|Add8~66\ ))
-- \sobel_x|conv|Add8~71\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \sobel_x|conv|Add8~66\,
	sharein => \sobel_x|conv|Add8~67\,
	sumout => \sobel_x|conv|Add8~69_sumout\,
	cout => \sobel_x|conv|Add8~70\,
	shareout => \sobel_x|conv|Add8~71\);

-- Location: LABCELL_X51_Y18_N33
\sobel_x|conv|Add8~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~73_sumout\ = SUM(( GND ) + ( \sobel_x|conv|Add8~71\ ) + ( \sobel_x|conv|Add8~70\ ))
-- \sobel_x|conv|Add8~74\ = CARRY(( GND ) + ( \sobel_x|conv|Add8~71\ ) + ( \sobel_x|conv|Add8~70\ ))
-- \sobel_x|conv|Add8~75\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \sobel_x|conv|Add8~70\,
	sharein => \sobel_x|conv|Add8~71\,
	sumout => \sobel_x|conv|Add8~73_sumout\,
	cout => \sobel_x|conv|Add8~74\,
	shareout => \sobel_x|conv|Add8~75\);

-- Location: LABCELL_X51_Y18_N36
\sobel_x|conv|Add8~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~77_sumout\ = SUM(( GND ) + ( \sobel_x|conv|Add8~75\ ) + ( \sobel_x|conv|Add8~74\ ))
-- \sobel_x|conv|Add8~78\ = CARRY(( GND ) + ( \sobel_x|conv|Add8~75\ ) + ( \sobel_x|conv|Add8~74\ ))
-- \sobel_x|conv|Add8~79\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \sobel_x|conv|Add8~74\,
	sharein => \sobel_x|conv|Add8~75\,
	sumout => \sobel_x|conv|Add8~77_sumout\,
	cout => \sobel_x|conv|Add8~78\,
	shareout => \sobel_x|conv|Add8~79\);

-- Location: LABCELL_X51_Y18_N39
\sobel_x|conv|Add8~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~81_sumout\ = SUM(( GND ) + ( \sobel_x|conv|Add8~79\ ) + ( \sobel_x|conv|Add8~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \sobel_x|conv|Add8~78\,
	sharein => \sobel_x|conv|Add8~79\,
	sumout => \sobel_x|conv|Add8~81_sumout\);

-- Location: LABCELL_X53_Y18_N3
\sobel_x|conv|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~29_sumout\ = SUM(( \sobel_x|conv|Add7~21_sumout\ ) + ( \sobel_x|conv|Add8~85_sumout\ ) + ( \sobel_x|conv|Add8~2\ ))
-- \sobel_x|conv|Add8~30\ = CARRY(( \sobel_x|conv|Add7~21_sumout\ ) + ( \sobel_x|conv|Add8~85_sumout\ ) + ( \sobel_x|conv|Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|conv|ALT_INV_Add7~21_sumout\,
	dataf => \sobel_x|conv|ALT_INV_Add8~85_sumout\,
	cin => \sobel_x|conv|Add8~2\,
	sumout => \sobel_x|conv|Add8~29_sumout\,
	cout => \sobel_x|conv|Add8~30\);

-- Location: LABCELL_X53_Y18_N6
\sobel_x|conv|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~33_sumout\ = SUM(( \sobel_x|conv|Add7~25_sumout\ ) + ( \sobel_x|conv|Add8~89_sumout\ ) + ( \sobel_x|conv|Add8~30\ ))
-- \sobel_x|conv|Add8~34\ = CARRY(( \sobel_x|conv|Add7~25_sumout\ ) + ( \sobel_x|conv|Add8~89_sumout\ ) + ( \sobel_x|conv|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|conv|ALT_INV_Add7~25_sumout\,
	datac => \sobel_x|conv|ALT_INV_Add8~89_sumout\,
	cin => \sobel_x|conv|Add8~30\,
	sumout => \sobel_x|conv|Add8~33_sumout\,
	cout => \sobel_x|conv|Add8~34\);

-- Location: LABCELL_X53_Y18_N9
\sobel_x|conv|Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~37_sumout\ = SUM(( \sobel_x|conv|Add7~29_sumout\ ) + ( \sobel_x|conv|Add8~93_sumout\ ) + ( \sobel_x|conv|Add8~34\ ))
-- \sobel_x|conv|Add8~38\ = CARRY(( \sobel_x|conv|Add7~29_sumout\ ) + ( \sobel_x|conv|Add8~93_sumout\ ) + ( \sobel_x|conv|Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|conv|ALT_INV_Add8~93_sumout\,
	datad => \sobel_x|conv|ALT_INV_Add7~29_sumout\,
	cin => \sobel_x|conv|Add8~34\,
	sumout => \sobel_x|conv|Add8~37_sumout\,
	cout => \sobel_x|conv|Add8~38\);

-- Location: LABCELL_X53_Y18_N12
\sobel_x|conv|Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~41_sumout\ = SUM(( \sobel_x|conv|Add8~97_sumout\ ) + ( \sobel_x|conv|Add7~33_sumout\ ) + ( \sobel_x|conv|Add8~38\ ))
-- \sobel_x|conv|Add8~42\ = CARRY(( \sobel_x|conv|Add8~97_sumout\ ) + ( \sobel_x|conv|Add7~33_sumout\ ) + ( \sobel_x|conv|Add8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|conv|ALT_INV_Add8~97_sumout\,
	dataf => \sobel_x|conv|ALT_INV_Add7~33_sumout\,
	cin => \sobel_x|conv|Add8~38\,
	sumout => \sobel_x|conv|Add8~41_sumout\,
	cout => \sobel_x|conv|Add8~42\);

-- Location: LABCELL_X53_Y18_N15
\sobel_x|conv|Add8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~45_sumout\ = SUM(( \sobel_x|conv|Add8~101_sumout\ ) + ( \sobel_x|conv|Add7~37_sumout\ ) + ( \sobel_x|conv|Add8~42\ ))
-- \sobel_x|conv|Add8~46\ = CARRY(( \sobel_x|conv|Add8~101_sumout\ ) + ( \sobel_x|conv|Add7~37_sumout\ ) + ( \sobel_x|conv|Add8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|conv|ALT_INV_Add8~101_sumout\,
	dataf => \sobel_x|conv|ALT_INV_Add7~37_sumout\,
	cin => \sobel_x|conv|Add8~42\,
	sumout => \sobel_x|conv|Add8~45_sumout\,
	cout => \sobel_x|conv|Add8~46\);

-- Location: LABCELL_X53_Y18_N18
\sobel_x|conv|Add8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~49_sumout\ = SUM(( \sobel_x|conv|Add8~105_sumout\ ) + ( \sobel_x|conv|Add7~41_sumout\ ) + ( \sobel_x|conv|Add8~46\ ))
-- \sobel_x|conv|Add8~50\ = CARRY(( \sobel_x|conv|Add8~105_sumout\ ) + ( \sobel_x|conv|Add7~41_sumout\ ) + ( \sobel_x|conv|Add8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|conv|ALT_INV_Add7~41_sumout\,
	datad => \sobel_x|conv|ALT_INV_Add8~105_sumout\,
	cin => \sobel_x|conv|Add8~46\,
	sumout => \sobel_x|conv|Add8~49_sumout\,
	cout => \sobel_x|conv|Add8~50\);

-- Location: LABCELL_X53_Y18_N21
\sobel_x|conv|Add8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~53_sumout\ = SUM(( \sobel_x|conv|Add7~45_sumout\ ) + ( \sobel_x|conv|Add8~109_sumout\ ) + ( \sobel_x|conv|Add8~50\ ))
-- \sobel_x|conv|Add8~54\ = CARRY(( \sobel_x|conv|Add7~45_sumout\ ) + ( \sobel_x|conv|Add8~109_sumout\ ) + ( \sobel_x|conv|Add8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|conv|ALT_INV_Add7~45_sumout\,
	datac => \sobel_x|conv|ALT_INV_Add8~109_sumout\,
	cin => \sobel_x|conv|Add8~50\,
	sumout => \sobel_x|conv|Add8~53_sumout\,
	cout => \sobel_x|conv|Add8~54\);

-- Location: LABCELL_X53_Y18_N24
\sobel_x|conv|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~5_sumout\ = SUM(( \sobel_x|conv|Add7~5_sumout\ ) + ( \sobel_x|conv|Add8~61_sumout\ ) + ( \sobel_x|conv|Add8~54\ ))
-- \sobel_x|conv|Add8~6\ = CARRY(( \sobel_x|conv|Add7~5_sumout\ ) + ( \sobel_x|conv|Add8~61_sumout\ ) + ( \sobel_x|conv|Add8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|conv|ALT_INV_Add7~5_sumout\,
	dataf => \sobel_x|conv|ALT_INV_Add8~61_sumout\,
	cin => \sobel_x|conv|Add8~54\,
	sumout => \sobel_x|conv|Add8~5_sumout\,
	cout => \sobel_x|conv|Add8~6\);

-- Location: LABCELL_X53_Y18_N27
\sobel_x|conv|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~9_sumout\ = SUM(( \sobel_x|conv|Add7~9_sumout\ ) + ( \sobel_x|conv|Add8~65_sumout\ ) + ( \sobel_x|conv|Add8~6\ ))
-- \sobel_x|conv|Add8~10\ = CARRY(( \sobel_x|conv|Add7~9_sumout\ ) + ( \sobel_x|conv|Add8~65_sumout\ ) + ( \sobel_x|conv|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|conv|ALT_INV_Add8~65_sumout\,
	datad => \sobel_x|conv|ALT_INV_Add7~9_sumout\,
	cin => \sobel_x|conv|Add8~6\,
	sumout => \sobel_x|conv|Add8~9_sumout\,
	cout => \sobel_x|conv|Add8~10\);

-- Location: LABCELL_X53_Y18_N30
\sobel_x|conv|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~13_sumout\ = SUM(( \sobel_x|conv|Add8~69_sumout\ ) + ( \sobel_x|conv|Add7~13_sumout\ ) + ( \sobel_x|conv|Add8~10\ ))
-- \sobel_x|conv|Add8~14\ = CARRY(( \sobel_x|conv|Add8~69_sumout\ ) + ( \sobel_x|conv|Add7~13_sumout\ ) + ( \sobel_x|conv|Add8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|conv|ALT_INV_Add7~13_sumout\,
	datad => \sobel_x|conv|ALT_INV_Add8~69_sumout\,
	cin => \sobel_x|conv|Add8~10\,
	sumout => \sobel_x|conv|Add8~13_sumout\,
	cout => \sobel_x|conv|Add8~14\);

-- Location: LABCELL_X53_Y18_N33
\sobel_x|conv|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~17_sumout\ = SUM(( \sobel_x|conv|Add7~17_sumout\ ) + ( \sobel_x|conv|Add8~73_sumout\ ) + ( \sobel_x|conv|Add8~14\ ))
-- \sobel_x|conv|Add8~18\ = CARRY(( \sobel_x|conv|Add7~17_sumout\ ) + ( \sobel_x|conv|Add8~73_sumout\ ) + ( \sobel_x|conv|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|conv|ALT_INV_Add7~17_sumout\,
	dataf => \sobel_x|conv|ALT_INV_Add8~73_sumout\,
	cin => \sobel_x|conv|Add8~14\,
	sumout => \sobel_x|conv|Add8~17_sumout\,
	cout => \sobel_x|conv|Add8~18\);

-- Location: LABCELL_X53_Y18_N36
\sobel_x|conv|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~21_sumout\ = SUM(( \sobel_x|conv|Add7~17_sumout\ ) + ( \sobel_x|conv|Add8~77_sumout\ ) + ( \sobel_x|conv|Add8~18\ ))
-- \sobel_x|conv|Add8~22\ = CARRY(( \sobel_x|conv|Add7~17_sumout\ ) + ( \sobel_x|conv|Add8~77_sumout\ ) + ( \sobel_x|conv|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|conv|ALT_INV_Add7~17_sumout\,
	dataf => \sobel_x|conv|ALT_INV_Add8~77_sumout\,
	cin => \sobel_x|conv|Add8~18\,
	sumout => \sobel_x|conv|Add8~21_sumout\,
	cout => \sobel_x|conv|Add8~22\);

-- Location: LABCELL_X53_Y18_N39
\sobel_x|conv|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|Add8~25_sumout\ = SUM(( \sobel_x|conv|Add7~17_sumout\ ) + ( \sobel_x|conv|Add8~81_sumout\ ) + ( \sobel_x|conv|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|conv|ALT_INV_Add7~17_sumout\,
	dataf => \sobel_x|conv|ALT_INV_Add8~81_sumout\,
	cin => \sobel_x|conv|Add8~22\,
	sumout => \sobel_x|conv|Add8~25_sumout\);

-- Location: FF_X52_Y18_N23
\sobel_x|conv|temp_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|conv|Add8~25_sumout\,
	sload => VCC,
	ena => \sobel_x|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|conv|temp_result\(13));

-- Location: FF_X52_Y18_N53
\sobel_x|FSM|state.convolutions_abort\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|FSM|state~11_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|FSM|state.convolutions_abort~q\);

-- Location: MLABCELL_X52_Y18_N6
\sobel_x|pixel_out[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|pixel_out[0]~0_combout\ = ( \sobel_x|FSM|state.convolutions_abort~q\ & ( !\sobel_x|conv|temp_result\(13) ) ) # ( !\sobel_x|FSM|state.convolutions_abort~q\ & ( (!\sobel_x|conv|temp_result\(13) & \sobel_x|FSM|state.convolutions~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|conv|ALT_INV_temp_result\(13),
	datad => \sobel_x|FSM|ALT_INV_state.convolutions~q\,
	dataf => \sobel_x|FSM|ALT_INV_state.convolutions_abort~q\,
	combout => \sobel_x|pixel_out[0]~0_combout\);

-- Location: FF_X53_Y18_N38
\sobel_x|conv|temp_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|conv|Add8~21_sumout\,
	ena => \sobel_x|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|conv|temp_result\(12));

-- Location: FF_X53_Y18_N32
\sobel_x|conv|temp_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|conv|Add8~13_sumout\,
	ena => \sobel_x|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|conv|temp_result\(10));

-- Location: FF_X53_Y18_N26
\sobel_x|conv|temp_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|conv|Add8~5_sumout\,
	ena => \sobel_x|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|conv|temp_result\(8));

-- Location: FF_X53_Y18_N29
\sobel_x|conv|temp_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|conv|Add8~9_sumout\,
	ena => \sobel_x|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|conv|temp_result\(9));

-- Location: FF_X53_Y18_N35
\sobel_x|conv|temp_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|conv|Add8~17_sumout\,
	ena => \sobel_x|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|conv|temp_result\(11));

-- Location: LABCELL_X53_Y18_N48
\sobel_x|conv|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|conv|LessThan1~0_combout\ = ( !\sobel_x|conv|temp_result\(11) & ( (!\sobel_x|conv|temp_result\(12) & (!\sobel_x|conv|temp_result\(10) & (!\sobel_x|conv|temp_result\(8) & !\sobel_x|conv|temp_result\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|conv|ALT_INV_temp_result\(12),
	datab => \sobel_x|conv|ALT_INV_temp_result\(10),
	datac => \sobel_x|conv|ALT_INV_temp_result\(8),
	datad => \sobel_x|conv|ALT_INV_temp_result\(9),
	dataf => \sobel_x|conv|ALT_INV_temp_result\(11),
	combout => \sobel_x|conv|LessThan1~0_combout\);

-- Location: LABCELL_X53_Y18_N51
\sobel_x|pixel_out[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|pixel_out[0]~1_combout\ = ( \sobel_x|conv|LessThan1~0_combout\ & ( (\sobel_x|conv|temp_result\(0) & \sobel_x|pixel_out[0]~0_combout\) ) ) # ( !\sobel_x|conv|LessThan1~0_combout\ & ( \sobel_x|pixel_out[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|conv|ALT_INV_temp_result\(0),
	datad => \sobel_x|ALT_INV_pixel_out[0]~0_combout\,
	dataf => \sobel_x|conv|ALT_INV_LessThan1~0_combout\,
	combout => \sobel_x|pixel_out[0]~1_combout\);

-- Location: FF_X52_Y18_N56
\sobel_x|conv|temp_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|conv|Add8~29_sumout\,
	sload => VCC,
	ena => \sobel_x|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|conv|temp_result\(1));

-- Location: MLABCELL_X52_Y18_N27
\sobel_x|pixel_out[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|pixel_out[1]~2_combout\ = ( \sobel_x|conv|LessThan1~0_combout\ & ( \sobel_x|pixel_out[0]~0_combout\ & ( \sobel_x|conv|temp_result\(1) ) ) ) # ( !\sobel_x|conv|LessThan1~0_combout\ & ( \sobel_x|pixel_out[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|conv|ALT_INV_temp_result\(1),
	datae => \sobel_x|conv|ALT_INV_LessThan1~0_combout\,
	dataf => \sobel_x|ALT_INV_pixel_out[0]~0_combout\,
	combout => \sobel_x|pixel_out[1]~2_combout\);

-- Location: FF_X53_Y18_N8
\sobel_x|conv|temp_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|conv|Add8~33_sumout\,
	ena => \sobel_x|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|conv|temp_result\(2));

-- Location: LABCELL_X53_Y18_N54
\sobel_x|pixel_out[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|pixel_out[2]~3_combout\ = ( \sobel_x|conv|LessThan1~0_combout\ & ( (\sobel_x|conv|temp_result\(2) & \sobel_x|pixel_out[0]~0_combout\) ) ) # ( !\sobel_x|conv|LessThan1~0_combout\ & ( \sobel_x|pixel_out[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|conv|ALT_INV_temp_result\(2),
	datac => \sobel_x|ALT_INV_pixel_out[0]~0_combout\,
	dataf => \sobel_x|conv|ALT_INV_LessThan1~0_combout\,
	combout => \sobel_x|pixel_out[2]~3_combout\);

-- Location: FF_X53_Y18_N11
\sobel_x|conv|temp_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|conv|Add8~37_sumout\,
	ena => \sobel_x|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|conv|temp_result\(3));

-- Location: LABCELL_X53_Y18_N57
\sobel_x|pixel_out[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|pixel_out[3]~4_combout\ = ( \sobel_x|conv|temp_result\(3) & ( \sobel_x|pixel_out[0]~0_combout\ ) ) # ( !\sobel_x|conv|temp_result\(3) & ( (\sobel_x|pixel_out[0]~0_combout\ & !\sobel_x|conv|LessThan1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|ALT_INV_pixel_out[0]~0_combout\,
	datad => \sobel_x|conv|ALT_INV_LessThan1~0_combout\,
	dataf => \sobel_x|conv|ALT_INV_temp_result\(3),
	combout => \sobel_x|pixel_out[3]~4_combout\);

-- Location: FF_X53_Y18_N14
\sobel_x|conv|temp_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|conv|Add8~41_sumout\,
	ena => \sobel_x|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|conv|temp_result\(4));

-- Location: LABCELL_X53_Y18_N42
\sobel_x|pixel_out[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|pixel_out[4]~5_combout\ = ( \sobel_x|conv|LessThan1~0_combout\ & ( (\sobel_x|conv|temp_result\(4) & \sobel_x|pixel_out[0]~0_combout\) ) ) # ( !\sobel_x|conv|LessThan1~0_combout\ & ( \sobel_x|pixel_out[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sobel_x|conv|ALT_INV_temp_result\(4),
	datad => \sobel_x|ALT_INV_pixel_out[0]~0_combout\,
	dataf => \sobel_x|conv|ALT_INV_LessThan1~0_combout\,
	combout => \sobel_x|pixel_out[4]~5_combout\);

-- Location: FF_X53_Y18_N17
\sobel_x|conv|temp_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sobel_x|conv|Add8~45_sumout\,
	ena => \sobel_x|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|conv|temp_result\(5));

-- Location: LABCELL_X53_Y18_N45
\sobel_x|pixel_out[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|pixel_out[5]~6_combout\ = ( \sobel_x|conv|temp_result\(5) & ( \sobel_x|pixel_out[0]~0_combout\ ) ) # ( !\sobel_x|conv|temp_result\(5) & ( (\sobel_x|pixel_out[0]~0_combout\ & !\sobel_x|conv|LessThan1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|ALT_INV_pixel_out[0]~0_combout\,
	datad => \sobel_x|conv|ALT_INV_LessThan1~0_combout\,
	dataf => \sobel_x|conv|ALT_INV_temp_result\(5),
	combout => \sobel_x|pixel_out[5]~6_combout\);

-- Location: FF_X52_Y18_N5
\sobel_x|conv|temp_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|conv|Add8~49_sumout\,
	sload => VCC,
	ena => \sobel_x|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|conv|temp_result\(6));

-- Location: MLABCELL_X52_Y18_N30
\sobel_x|pixel_out[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|pixel_out[6]~7_combout\ = ( \sobel_x|pixel_out[0]~0_combout\ & ( (!\sobel_x|conv|LessThan1~0_combout\) # (\sobel_x|conv|temp_result\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|conv|ALT_INV_temp_result\(6),
	datad => \sobel_x|conv|ALT_INV_LessThan1~0_combout\,
	dataf => \sobel_x|ALT_INV_pixel_out[0]~0_combout\,
	combout => \sobel_x|pixel_out[6]~7_combout\);

-- Location: FF_X52_Y18_N14
\sobel_x|conv|temp_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sobel_x|conv|Add8~53_sumout\,
	sload => VCC,
	ena => \sobel_x|FSM|state.convolutions~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sobel_x|conv|temp_result\(7));

-- Location: MLABCELL_X52_Y18_N42
\sobel_x|pixel_out[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \sobel_x|pixel_out[7]~8_combout\ = ( \sobel_x|conv|LessThan1~0_combout\ & ( \sobel_x|pixel_out[0]~0_combout\ & ( \sobel_x|conv|temp_result\(7) ) ) ) # ( !\sobel_x|conv|LessThan1~0_combout\ & ( \sobel_x|pixel_out[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sobel_x|conv|ALT_INV_temp_result\(7),
	datae => \sobel_x|conv|ALT_INV_LessThan1~0_combout\,
	dataf => \sobel_x|ALT_INV_pixel_out[0]~0_combout\,
	combout => \sobel_x|pixel_out[7]~8_combout\);

-- Location: DSP_X54_Y18_N0
\grad|Add1~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 8,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 8,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 8,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 8,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 16,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_sumof2",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	accumulate => GND,
	loadconst => VCC,
	ax => \grad|Add1~mac_AX_bus\,
	ay => \grad|Add1~mac_AY_bus\,
	bx => \grad|Add1~mac_BX_bus\,
	by => \grad|Add1~mac_BY_bus\,
	resulta => \grad|Add1~mac_RESULTA_bus\);

-- Location: LABCELL_X56_Y11_N24
\grad|G_temp[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|G_temp[2]~0_combout\ = ( !\reset~input_o\ & ( \sobel_x|FSM|state.init_pixels~q\ & ( ((!\sobel_x|FSM|state.convolutions~q\ & !\sobel_x|FSM|state.convolutions_abort~DUPLICATE_q\)) # (\sobel_x|conv|conv_done~q\) ) ) ) # ( !\reset~input_o\ & ( 
-- !\sobel_x|FSM|state.init_pixels~q\ & ( (!\sobel_x|FSM|state.convolutions~q\ & ((!\sobel_x|FSM|state.convolutions_abort~DUPLICATE_q\ & ((\sobel_x|FSM|state.final_pixels~q\))) # (\sobel_x|FSM|state.convolutions_abort~DUPLICATE_q\ & 
-- (\sobel_x|conv|conv_done~q\)))) # (\sobel_x|FSM|state.convolutions~q\ & (\sobel_x|conv|conv_done~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110101010101000000000000000011011101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|conv|ALT_INV_conv_done~q\,
	datab => \sobel_x|FSM|ALT_INV_state.convolutions~q\,
	datac => \sobel_x|FSM|ALT_INV_state.final_pixels~q\,
	datad => \sobel_x|FSM|ALT_INV_state.convolutions_abort~DUPLICATE_q\,
	datae => \ALT_INV_reset~input_o\,
	dataf => \sobel_x|FSM|ALT_INV_state.init_pixels~q\,
	combout => \grad|G_temp[2]~0_combout\);

-- Location: FF_X56_Y7_N59
\grad|G_temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|Add1~339\,
	sload => VCC,
	ena => \grad|G_temp[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|G_temp\(8));

-- Location: LABCELL_X37_Y18_N27
\grad|Add4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add4~0_combout\ = ( \grad|Add1~337\ & ( \grad|Add1~336\ ) ) # ( !\grad|Add1~337\ & ( \grad|Add1~336\ ) ) # ( \grad|Add1~337\ & ( !\grad|Add1~336\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \grad|ALT_INV_Add1~337\,
	dataf => \grad|ALT_INV_Add1~336\,
	combout => \grad|Add4~0_combout\);

-- Location: LABCELL_X37_Y18_N30
\grad|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add5~29_sumout\ = SUM(( \grad|Add1~334\ ) + ( VCC ) + ( !VCC ))
-- \grad|Add5~30\ = CARRY(( \grad|Add1~334\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add1~334\,
	cin => GND,
	sumout => \grad|Add5~29_sumout\,
	cout => \grad|Add5~30\);

-- Location: LABCELL_X37_Y18_N33
\grad|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add5~25_sumout\ = SUM(( \grad|Add1~335\ ) + ( VCC ) + ( \grad|Add5~30\ ))
-- \grad|Add5~26\ = CARRY(( \grad|Add1~335\ ) + ( VCC ) + ( \grad|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add1~335\,
	cin => \grad|Add5~30\,
	sumout => \grad|Add5~25_sumout\,
	cout => \grad|Add5~26\);

-- Location: LABCELL_X37_Y18_N36
\grad|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add5~21_sumout\ = SUM(( !\grad|Add1~336\ ) + ( GND ) + ( \grad|Add5~26\ ))
-- \grad|Add5~22\ = CARRY(( !\grad|Add1~336\ ) + ( GND ) + ( \grad|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add1~336\,
	cin => \grad|Add5~26\,
	sumout => \grad|Add5~21_sumout\,
	cout => \grad|Add5~22\);

-- Location: LABCELL_X37_Y18_N39
\grad|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add5~17_sumout\ = SUM(( !\grad|Add1~336\ $ (\grad|Add1~337\) ) + ( !\grad|Add1~339\ $ (((!\grad|Add4~0_combout\) # (!\grad|Add1~338\))) ) + ( \grad|Add5~22\ ))
-- \grad|Add5~18\ = CARRY(( !\grad|Add1~336\ $ (\grad|Add1~337\) ) + ( !\grad|Add1~339\ $ (((!\grad|Add4~0_combout\) # (!\grad|Add1~338\))) ) + ( \grad|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100001100000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add1~336\,
	datab => \grad|ALT_INV_Add1~339\,
	datac => \grad|ALT_INV_Add4~0_combout\,
	datad => \grad|ALT_INV_Add1~337\,
	dataf => \grad|ALT_INV_Add1~338\,
	cin => \grad|Add5~22\,
	sumout => \grad|Add5~17_sumout\,
	cout => \grad|Add5~18\);

-- Location: LABCELL_X37_Y18_N42
\grad|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add5~13_sumout\ = SUM(( (\grad|Add1~338\ & \grad|Add4~0_combout\) ) + ( !\grad|Add1~338\ $ (!\grad|Add4~0_combout\) ) + ( \grad|Add5~18\ ))
-- \grad|Add5~14\ = CARRY(( (\grad|Add1~338\ & \grad|Add4~0_combout\) ) + ( !\grad|Add1~338\ $ (!\grad|Add4~0_combout\) ) + ( \grad|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add1~338\,
	datac => \grad|ALT_INV_Add4~0_combout\,
	cin => \grad|Add5~18\,
	sumout => \grad|Add5~13_sumout\,
	cout => \grad|Add5~14\);

-- Location: LABCELL_X37_Y18_N45
\grad|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add5~9_sumout\ = SUM(( (\grad|Add1~338\ & \grad|Add4~0_combout\) ) + ( (!\grad|Add1~338\) # (!\grad|Add4~0_combout\) ) + ( \grad|Add5~14\ ))
-- \grad|Add5~10\ = CARRY(( (\grad|Add1~338\ & \grad|Add4~0_combout\) ) + ( (!\grad|Add1~338\) # (!\grad|Add4~0_combout\) ) + ( \grad|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add1~338\,
	datac => \grad|ALT_INV_Add4~0_combout\,
	cin => \grad|Add5~14\,
	sumout => \grad|Add5~9_sumout\,
	cout => \grad|Add5~10\);

-- Location: LABCELL_X37_Y18_N48
\grad|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add5~5_sumout\ = SUM(( (!\grad|Add1~338\) # (!\grad|Add4~0_combout\) ) + ( (\grad|Add1~338\ & \grad|Add4~0_combout\) ) + ( \grad|Add5~10\ ))
-- \grad|Add5~6\ = CARRY(( (!\grad|Add1~338\) # (!\grad|Add4~0_combout\) ) + ( (\grad|Add1~338\ & \grad|Add4~0_combout\) ) + ( \grad|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000001110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add1~338\,
	datab => \grad|ALT_INV_Add4~0_combout\,
	cin => \grad|Add5~10\,
	sumout => \grad|Add5~5_sumout\,
	cout => \grad|Add5~6\);

-- Location: LABCELL_X37_Y18_N51
\grad|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add5~1_sumout\ = SUM(( (!\grad|Add1~338\) # (!\grad|Add4~0_combout\) ) + ( (\grad|Add1~338\ & \grad|Add4~0_combout\) ) + ( \grad|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000001110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add1~338\,
	datab => \grad|ALT_INV_Add4~0_combout\,
	cin => \grad|Add5~6\,
	sumout => \grad|Add5~1_sumout\);

-- Location: LABCELL_X36_Y18_N0
\grad|Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add7~41_sumout\ = SUM(( \grad|Add1~332\ ) + ( VCC ) + ( !VCC ))
-- \grad|Add7~42\ = CARRY(( \grad|Add1~332\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add1~332\,
	cin => GND,
	sumout => \grad|Add7~41_sumout\,
	cout => \grad|Add7~42\);

-- Location: LABCELL_X36_Y18_N3
\grad|Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add7~37_sumout\ = SUM(( \grad|Add1~333\ ) + ( VCC ) + ( \grad|Add7~42\ ))
-- \grad|Add7~38\ = CARRY(( \grad|Add1~333\ ) + ( VCC ) + ( \grad|Add7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add1~333\,
	cin => \grad|Add7~42\,
	sumout => \grad|Add7~37_sumout\,
	cout => \grad|Add7~38\);

-- Location: LABCELL_X36_Y18_N6
\grad|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add7~33_sumout\ = SUM(( \grad|Add5~29_sumout\ ) + ( GND ) + ( \grad|Add7~38\ ))
-- \grad|Add7~34\ = CARRY(( \grad|Add5~29_sumout\ ) + ( GND ) + ( \grad|Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add5~29_sumout\,
	cin => \grad|Add7~38\,
	sumout => \grad|Add7~33_sumout\,
	cout => \grad|Add7~34\);

-- Location: LABCELL_X36_Y18_N9
\grad|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add7~29_sumout\ = SUM(( \grad|Add5~25_sumout\ ) + ( !\grad|Add5~1_sumout\ $ (((\grad|Add1~338\ & \grad|Add4~0_combout\))) ) + ( \grad|Add7~34\ ))
-- \grad|Add7~30\ = CARRY(( \grad|Add5~25_sumout\ ) + ( !\grad|Add5~1_sumout\ $ (((\grad|Add1~338\ & \grad|Add4~0_combout\))) ) + ( \grad|Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101100101011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add5~1_sumout\,
	datab => \grad|ALT_INV_Add1~338\,
	datac => \grad|ALT_INV_Add4~0_combout\,
	datad => \grad|ALT_INV_Add5~25_sumout\,
	cin => \grad|Add7~34\,
	sumout => \grad|Add7~29_sumout\,
	cout => \grad|Add7~30\);

-- Location: LABCELL_X36_Y18_N12
\grad|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add7~25_sumout\ = SUM(( \grad|Add5~21_sumout\ ) + ( !\grad|Add5~1_sumout\ $ (\grad|Add1~339\) ) + ( \grad|Add7~30\ ))
-- \grad|Add7~26\ = CARRY(( \grad|Add5~21_sumout\ ) + ( !\grad|Add5~1_sumout\ $ (\grad|Add1~339\) ) + ( \grad|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add5~1_sumout\,
	datad => \grad|ALT_INV_Add5~21_sumout\,
	dataf => \grad|ALT_INV_Add1~339\,
	cin => \grad|Add7~30\,
	sumout => \grad|Add7~25_sumout\,
	cout => \grad|Add7~26\);

-- Location: LABCELL_X36_Y18_N15
\grad|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add7~21_sumout\ = SUM(( \grad|Add5~17_sumout\ ) + ( !\grad|Add5~1_sumout\ ) + ( \grad|Add7~26\ ))
-- \grad|Add7~22\ = CARRY(( \grad|Add5~17_sumout\ ) + ( !\grad|Add5~1_sumout\ ) + ( \grad|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add5~1_sumout\,
	datad => \grad|ALT_INV_Add5~17_sumout\,
	cin => \grad|Add7~26\,
	sumout => \grad|Add7~21_sumout\,
	cout => \grad|Add7~22\);

-- Location: LABCELL_X36_Y18_N18
\grad|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add7~17_sumout\ = SUM(( \grad|Add5~13_sumout\ ) + ( !\grad|Add5~1_sumout\ ) + ( \grad|Add7~22\ ))
-- \grad|Add7~18\ = CARRY(( \grad|Add5~13_sumout\ ) + ( !\grad|Add5~1_sumout\ ) + ( \grad|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add5~1_sumout\,
	datad => \grad|ALT_INV_Add5~13_sumout\,
	cin => \grad|Add7~22\,
	sumout => \grad|Add7~17_sumout\,
	cout => \grad|Add7~18\);

-- Location: LABCELL_X36_Y18_N21
\grad|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add7~13_sumout\ = SUM(( \grad|Add5~9_sumout\ ) + ( !\grad|Add5~1_sumout\ ) + ( \grad|Add7~18\ ))
-- \grad|Add7~14\ = CARRY(( \grad|Add5~9_sumout\ ) + ( !\grad|Add5~1_sumout\ ) + ( \grad|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add5~1_sumout\,
	datad => \grad|ALT_INV_Add5~9_sumout\,
	cin => \grad|Add7~18\,
	sumout => \grad|Add7~13_sumout\,
	cout => \grad|Add7~14\);

-- Location: LABCELL_X36_Y18_N24
\grad|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add7~9_sumout\ = SUM(( \grad|Add5~5_sumout\ ) + ( !\grad|Add5~1_sumout\ ) + ( \grad|Add7~14\ ))
-- \grad|Add7~10\ = CARRY(( \grad|Add5~5_sumout\ ) + ( !\grad|Add5~1_sumout\ ) + ( \grad|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add5~1_sumout\,
	datad => \grad|ALT_INV_Add5~5_sumout\,
	cin => \grad|Add7~14\,
	sumout => \grad|Add7~9_sumout\,
	cout => \grad|Add7~10\);

-- Location: LABCELL_X36_Y18_N27
\grad|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add7~5_sumout\ = SUM(( \grad|Add5~1_sumout\ ) + ( !\grad|Add5~1_sumout\ ) + ( \grad|Add7~10\ ))
-- \grad|Add7~6\ = CARRY(( \grad|Add5~1_sumout\ ) + ( !\grad|Add5~1_sumout\ ) + ( \grad|Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add5~1_sumout\,
	cin => \grad|Add7~10\,
	sumout => \grad|Add7~5_sumout\,
	cout => \grad|Add7~6\);

-- Location: LABCELL_X36_Y18_N30
\grad|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add7~1_sumout\ = SUM(( \grad|Add5~1_sumout\ ) + ( !\grad|Add5~1_sumout\ ) + ( \grad|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add5~1_sumout\,
	cin => \grad|Add7~6\,
	sumout => \grad|Add7~1_sumout\);

-- Location: LABCELL_X35_Y18_N0
\grad|Add9~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add9~53_sumout\ = SUM(( \grad|Add1~330\ ) + ( VCC ) + ( !VCC ))
-- \grad|Add9~54\ = CARRY(( \grad|Add1~330\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add1~330\,
	cin => GND,
	sumout => \grad|Add9~53_sumout\,
	cout => \grad|Add9~54\);

-- Location: LABCELL_X35_Y18_N3
\grad|Add9~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add9~49_sumout\ = SUM(( \grad|Add1~331\ ) + ( VCC ) + ( \grad|Add9~54\ ))
-- \grad|Add9~50\ = CARRY(( \grad|Add1~331\ ) + ( VCC ) + ( \grad|Add9~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add1~331\,
	cin => \grad|Add9~54\,
	sumout => \grad|Add9~49_sumout\,
	cout => \grad|Add9~50\);

-- Location: LABCELL_X35_Y18_N6
\grad|Add9~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add9~45_sumout\ = SUM(( \grad|Add7~41_sumout\ ) + ( GND ) + ( \grad|Add9~50\ ))
-- \grad|Add9~46\ = CARRY(( \grad|Add7~41_sumout\ ) + ( GND ) + ( \grad|Add9~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add7~41_sumout\,
	cin => \grad|Add9~50\,
	sumout => \grad|Add9~45_sumout\,
	cout => \grad|Add9~46\);

-- Location: LABCELL_X35_Y18_N9
\grad|Add9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add9~41_sumout\ = SUM(( \grad|Add7~37_sumout\ ) + ( !\grad|Add7~1_sumout\ $ (!\grad|Add5~1_sumout\) ) + ( \grad|Add9~46\ ))
-- \grad|Add9~42\ = CARRY(( \grad|Add7~37_sumout\ ) + ( !\grad|Add7~1_sumout\ $ (!\grad|Add5~1_sumout\) ) + ( \grad|Add9~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add7~1_sumout\,
	datac => \grad|ALT_INV_Add5~1_sumout\,
	datad => \grad|ALT_INV_Add7~37_sumout\,
	cin => \grad|Add9~46\,
	sumout => \grad|Add9~41_sumout\,
	cout => \grad|Add9~42\);

-- Location: LABCELL_X35_Y18_N12
\grad|Add9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add9~37_sumout\ = SUM(( \grad|Add7~33_sumout\ ) + ( !\grad|Add7~1_sumout\ $ (((\grad|Add4~0_combout\ & \grad|Add1~338\))) ) + ( \grad|Add9~42\ ))
-- \grad|Add9~38\ = CARRY(( \grad|Add7~33_sumout\ ) + ( !\grad|Add7~1_sumout\ $ (((\grad|Add4~0_combout\ & \grad|Add1~338\))) ) + ( \grad|Add9~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add4~0_combout\,
	datac => \grad|ALT_INV_Add7~1_sumout\,
	datad => \grad|ALT_INV_Add7~33_sumout\,
	dataf => \grad|ALT_INV_Add1~338\,
	cin => \grad|Add9~42\,
	sumout => \grad|Add9~37_sumout\,
	cout => \grad|Add9~38\);

-- Location: LABCELL_X35_Y18_N15
\grad|Add9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add9~33_sumout\ = SUM(( \grad|Add7~29_sumout\ ) + ( !\grad|Add7~1_sumout\ $ (\grad|Add1~339\) ) + ( \grad|Add9~38\ ))
-- \grad|Add9~34\ = CARRY(( \grad|Add7~29_sumout\ ) + ( !\grad|Add7~1_sumout\ $ (\grad|Add1~339\) ) + ( \grad|Add9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add7~1_sumout\,
	datac => \grad|ALT_INV_Add1~339\,
	datad => \grad|ALT_INV_Add7~29_sumout\,
	cin => \grad|Add9~38\,
	sumout => \grad|Add9~33_sumout\,
	cout => \grad|Add9~34\);

-- Location: LABCELL_X35_Y18_N18
\grad|Add9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add9~29_sumout\ = SUM(( \grad|Add7~25_sumout\ ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add9~34\ ))
-- \grad|Add9~30\ = CARRY(( \grad|Add7~25_sumout\ ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add7~25_sumout\,
	datac => \grad|ALT_INV_Add7~1_sumout\,
	cin => \grad|Add9~34\,
	sumout => \grad|Add9~29_sumout\,
	cout => \grad|Add9~30\);

-- Location: LABCELL_X35_Y18_N21
\grad|Add9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add9~25_sumout\ = SUM(( \grad|Add7~21_sumout\ ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add9~30\ ))
-- \grad|Add9~26\ = CARRY(( \grad|Add7~21_sumout\ ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add7~1_sumout\,
	datad => \grad|ALT_INV_Add7~21_sumout\,
	cin => \grad|Add9~30\,
	sumout => \grad|Add9~25_sumout\,
	cout => \grad|Add9~26\);

-- Location: LABCELL_X35_Y18_N24
\grad|Add9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add9~21_sumout\ = SUM(( \grad|Add7~17_sumout\ ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add9~26\ ))
-- \grad|Add9~22\ = CARRY(( \grad|Add7~17_sumout\ ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add7~17_sumout\,
	datac => \grad|ALT_INV_Add7~1_sumout\,
	cin => \grad|Add9~26\,
	sumout => \grad|Add9~21_sumout\,
	cout => \grad|Add9~22\);

-- Location: LABCELL_X35_Y18_N27
\grad|Add9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add9~17_sumout\ = SUM(( \grad|Add7~13_sumout\ ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add9~22\ ))
-- \grad|Add9~18\ = CARRY(( \grad|Add7~13_sumout\ ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add7~1_sumout\,
	datad => \grad|ALT_INV_Add7~13_sumout\,
	cin => \grad|Add9~22\,
	sumout => \grad|Add9~17_sumout\,
	cout => \grad|Add9~18\);

-- Location: LABCELL_X35_Y18_N30
\grad|Add9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add9~13_sumout\ = SUM(( \grad|Add7~9_sumout\ ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add9~18\ ))
-- \grad|Add9~14\ = CARRY(( \grad|Add7~9_sumout\ ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add7~9_sumout\,
	datac => \grad|ALT_INV_Add7~1_sumout\,
	cin => \grad|Add9~18\,
	sumout => \grad|Add9~13_sumout\,
	cout => \grad|Add9~14\);

-- Location: LABCELL_X35_Y18_N33
\grad|Add9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add9~9_sumout\ = SUM(( \grad|Add7~5_sumout\ ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add9~14\ ))
-- \grad|Add9~10\ = CARRY(( \grad|Add7~5_sumout\ ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add7~1_sumout\,
	datad => \grad|ALT_INV_Add7~5_sumout\,
	cin => \grad|Add9~14\,
	sumout => \grad|Add9~9_sumout\,
	cout => \grad|Add9~10\);

-- Location: LABCELL_X35_Y18_N36
\grad|Add9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add9~5_sumout\ = SUM(( \grad|Add7~1_sumout\ ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add9~10\ ))
-- \grad|Add9~6\ = CARRY(( \grad|Add7~1_sumout\ ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add7~1_sumout\,
	cin => \grad|Add9~10\,
	sumout => \grad|Add9~5_sumout\,
	cout => \grad|Add9~6\);

-- Location: LABCELL_X35_Y18_N39
\grad|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add9~1_sumout\ = SUM(( \grad|Add7~1_sumout\ ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add7~1_sumout\,
	cin => \grad|Add9~6\,
	sumout => \grad|Add9~1_sumout\);

-- Location: LABCELL_X36_Y16_N0
\grad|Add11~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~65_sumout\ = SUM(( \grad|Add1~328\ ) + ( VCC ) + ( !VCC ))
-- \grad|Add11~66\ = CARRY(( \grad|Add1~328\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add1~328\,
	cin => GND,
	sumout => \grad|Add11~65_sumout\,
	cout => \grad|Add11~66\);

-- Location: LABCELL_X36_Y16_N3
\grad|Add11~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~61_sumout\ = SUM(( \grad|Add1~329\ ) + ( VCC ) + ( \grad|Add11~66\ ))
-- \grad|Add11~62\ = CARRY(( \grad|Add1~329\ ) + ( VCC ) + ( \grad|Add11~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add1~329\,
	cin => \grad|Add11~66\,
	sumout => \grad|Add11~61_sumout\,
	cout => \grad|Add11~62\);

-- Location: LABCELL_X36_Y16_N6
\grad|Add11~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~57_sumout\ = SUM(( \grad|Add9~53_sumout\ ) + ( GND ) + ( \grad|Add11~62\ ))
-- \grad|Add11~58\ = CARRY(( \grad|Add9~53_sumout\ ) + ( GND ) + ( \grad|Add11~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add9~53_sumout\,
	cin => \grad|Add11~62\,
	sumout => \grad|Add11~57_sumout\,
	cout => \grad|Add11~58\);

-- Location: LABCELL_X36_Y16_N9
\grad|Add11~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~53_sumout\ = SUM(( \grad|Add9~49_sumout\ ) + ( !\grad|Add9~1_sumout\ $ (!\grad|Add7~1_sumout\) ) + ( \grad|Add11~58\ ))
-- \grad|Add11~54\ = CARRY(( \grad|Add9~49_sumout\ ) + ( !\grad|Add9~1_sumout\ $ (!\grad|Add7~1_sumout\) ) + ( \grad|Add11~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add9~1_sumout\,
	datac => \grad|ALT_INV_Add7~1_sumout\,
	datad => \grad|ALT_INV_Add9~49_sumout\,
	cin => \grad|Add11~58\,
	sumout => \grad|Add11~53_sumout\,
	cout => \grad|Add11~54\);

-- Location: LABCELL_X36_Y16_N12
\grad|Add11~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~49_sumout\ = SUM(( \grad|Add9~45_sumout\ ) + ( !\grad|Add9~1_sumout\ $ (!\grad|Add5~1_sumout\) ) + ( \grad|Add11~54\ ))
-- \grad|Add11~50\ = CARRY(( \grad|Add9~45_sumout\ ) + ( !\grad|Add9~1_sumout\ $ (!\grad|Add5~1_sumout\) ) + ( \grad|Add11~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add9~1_sumout\,
	datad => \grad|ALT_INV_Add9~45_sumout\,
	dataf => \grad|ALT_INV_Add5~1_sumout\,
	cin => \grad|Add11~54\,
	sumout => \grad|Add11~49_sumout\,
	cout => \grad|Add11~50\);

-- Location: LABCELL_X36_Y16_N15
\grad|Add11~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~45_sumout\ = SUM(( !\grad|Add9~1_sumout\ $ (((\grad|Add4~0_combout\ & \grad|Add1~338\))) ) + ( \grad|Add9~41_sumout\ ) + ( \grad|Add11~50\ ))
-- \grad|Add11~46\ = CARRY(( !\grad|Add9~1_sumout\ $ (((\grad|Add4~0_combout\ & \grad|Add1~338\))) ) + ( \grad|Add9~41_sumout\ ) + ( \grad|Add11~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add9~1_sumout\,
	datab => \grad|ALT_INV_Add4~0_combout\,
	datac => \grad|ALT_INV_Add9~41_sumout\,
	datad => \grad|ALT_INV_Add1~338\,
	cin => \grad|Add11~50\,
	sumout => \grad|Add11~45_sumout\,
	cout => \grad|Add11~46\);

-- Location: LABCELL_X36_Y16_N18
\grad|Add11~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~41_sumout\ = SUM(( \grad|Add9~37_sumout\ ) + ( !\grad|Add9~1_sumout\ $ (\grad|Add1~339\) ) + ( \grad|Add11~46\ ))
-- \grad|Add11~42\ = CARRY(( \grad|Add9~37_sumout\ ) + ( !\grad|Add9~1_sumout\ $ (\grad|Add1~339\) ) + ( \grad|Add11~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add9~1_sumout\,
	datac => \grad|ALT_INV_Add1~339\,
	datad => \grad|ALT_INV_Add9~37_sumout\,
	cin => \grad|Add11~46\,
	sumout => \grad|Add11~41_sumout\,
	cout => \grad|Add11~42\);

-- Location: LABCELL_X36_Y16_N21
\grad|Add11~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~37_sumout\ = SUM(( \grad|Add9~33_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~42\ ))
-- \grad|Add11~38\ = CARRY(( \grad|Add9~33_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add9~1_sumout\,
	datad => \grad|ALT_INV_Add9~33_sumout\,
	cin => \grad|Add11~42\,
	sumout => \grad|Add11~37_sumout\,
	cout => \grad|Add11~38\);

-- Location: LABCELL_X36_Y16_N24
\grad|Add11~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~33_sumout\ = SUM(( \grad|Add9~29_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~38\ ))
-- \grad|Add11~34\ = CARRY(( \grad|Add9~29_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add9~1_sumout\,
	datad => \grad|ALT_INV_Add9~29_sumout\,
	cin => \grad|Add11~38\,
	sumout => \grad|Add11~33_sumout\,
	cout => \grad|Add11~34\);

-- Location: LABCELL_X36_Y16_N27
\grad|Add11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~29_sumout\ = SUM(( \grad|Add9~25_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~34\ ))
-- \grad|Add11~30\ = CARRY(( \grad|Add9~25_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add9~1_sumout\,
	datac => \grad|ALT_INV_Add9~25_sumout\,
	cin => \grad|Add11~34\,
	sumout => \grad|Add11~29_sumout\,
	cout => \grad|Add11~30\);

-- Location: LABCELL_X36_Y16_N30
\grad|Add11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~25_sumout\ = SUM(( \grad|Add9~21_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~30\ ))
-- \grad|Add11~26\ = CARRY(( \grad|Add9~21_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add9~1_sumout\,
	datad => \grad|ALT_INV_Add9~21_sumout\,
	cin => \grad|Add11~30\,
	sumout => \grad|Add11~25_sumout\,
	cout => \grad|Add11~26\);

-- Location: LABCELL_X36_Y16_N33
\grad|Add11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~17_sumout\ = SUM(( \grad|Add9~17_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~26\ ))
-- \grad|Add11~18\ = CARRY(( \grad|Add9~17_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add9~1_sumout\,
	datac => \grad|ALT_INV_Add9~17_sumout\,
	cin => \grad|Add11~26\,
	sumout => \grad|Add11~17_sumout\,
	cout => \grad|Add11~18\);

-- Location: LABCELL_X36_Y16_N36
\grad|Add11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~21_sumout\ = SUM(( \grad|Add9~13_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~18\ ))
-- \grad|Add11~22\ = CARRY(( \grad|Add9~13_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add9~1_sumout\,
	datad => \grad|ALT_INV_Add9~13_sumout\,
	cin => \grad|Add11~18\,
	sumout => \grad|Add11~21_sumout\,
	cout => \grad|Add11~22\);

-- Location: LABCELL_X36_Y16_N39
\grad|Add11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~13_sumout\ = SUM(( \grad|Add9~9_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~22\ ))
-- \grad|Add11~14\ = CARRY(( \grad|Add9~9_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add9~1_sumout\,
	datad => \grad|ALT_INV_Add9~9_sumout\,
	cin => \grad|Add11~22\,
	sumout => \grad|Add11~13_sumout\,
	cout => \grad|Add11~14\);

-- Location: LABCELL_X36_Y16_N42
\grad|Add11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~9_sumout\ = SUM(( \grad|Add9~5_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~14\ ))
-- \grad|Add11~10\ = CARRY(( \grad|Add9~5_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add9~1_sumout\,
	datac => \grad|ALT_INV_Add9~5_sumout\,
	cin => \grad|Add11~14\,
	sumout => \grad|Add11~9_sumout\,
	cout => \grad|Add11~10\);

-- Location: LABCELL_X36_Y16_N45
\grad|Add11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~5_sumout\ = SUM(( \grad|Add9~1_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~10\ ))
-- \grad|Add11~6\ = CARRY(( \grad|Add9~1_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add9~1_sumout\,
	cin => \grad|Add11~10\,
	sumout => \grad|Add11~5_sumout\,
	cout => \grad|Add11~6\);

-- Location: LABCELL_X36_Y16_N48
\grad|Add11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add11~1_sumout\ = SUM(( \grad|Add9~1_sumout\ ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add9~1_sumout\,
	cin => \grad|Add11~6\,
	sumout => \grad|Add11~1_sumout\);

-- Location: LABCELL_X37_Y16_N0
\grad|Add14~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~69_sumout\ = SUM(( \grad|Add1~326\ ) + ( VCC ) + ( !VCC ))
-- \grad|Add14~70\ = CARRY(( \grad|Add1~326\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add1~326\,
	cin => GND,
	sumout => \grad|Add14~69_sumout\,
	cout => \grad|Add14~70\);

-- Location: LABCELL_X37_Y16_N3
\grad|Add14~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~65_sumout\ = SUM(( !\grad|Add11~1_sumout\ ) + ( \grad|Add1~327\ ) + ( \grad|Add14~70\ ))
-- \grad|Add14~66\ = CARRY(( !\grad|Add11~1_sumout\ ) + ( \grad|Add1~327\ ) + ( \grad|Add14~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add1~327\,
	datad => \grad|ALT_INV_Add11~1_sumout\,
	cin => \grad|Add14~70\,
	sumout => \grad|Add14~65_sumout\,
	cout => \grad|Add14~66\);

-- Location: LABCELL_X37_Y16_N6
\grad|Add14~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~61_sumout\ = SUM(( \grad|Add11~1_sumout\ ) + ( \grad|Add11~65_sumout\ ) + ( \grad|Add14~66\ ))
-- \grad|Add14~62\ = CARRY(( \grad|Add11~1_sumout\ ) + ( \grad|Add11~65_sumout\ ) + ( \grad|Add14~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add11~65_sumout\,
	datad => \grad|ALT_INV_Add11~1_sumout\,
	cin => \grad|Add14~66\,
	sumout => \grad|Add14~61_sumout\,
	cout => \grad|Add14~62\);

-- Location: LABCELL_X37_Y16_N9
\grad|Add14~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~57_sumout\ = SUM(( \grad|Add11~61_sumout\ ) + ( \grad|Add9~1_sumout\ ) + ( \grad|Add14~62\ ))
-- \grad|Add14~58\ = CARRY(( \grad|Add11~61_sumout\ ) + ( \grad|Add9~1_sumout\ ) + ( \grad|Add14~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add9~1_sumout\,
	datac => \grad|ALT_INV_Add11~61_sumout\,
	cin => \grad|Add14~62\,
	sumout => \grad|Add14~57_sumout\,
	cout => \grad|Add14~58\);

-- Location: LABCELL_X37_Y16_N12
\grad|Add14~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~53_sumout\ = SUM(( \grad|Add7~1_sumout\ ) + ( \grad|Add11~57_sumout\ ) + ( \grad|Add14~58\ ))
-- \grad|Add14~54\ = CARRY(( \grad|Add7~1_sumout\ ) + ( \grad|Add11~57_sumout\ ) + ( \grad|Add14~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add11~57_sumout\,
	datad => \grad|ALT_INV_Add7~1_sumout\,
	cin => \grad|Add14~58\,
	sumout => \grad|Add14~53_sumout\,
	cout => \grad|Add14~54\);

-- Location: LABCELL_X37_Y16_N15
\grad|Add14~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~49_sumout\ = SUM(( \grad|Add5~1_sumout\ ) + ( \grad|Add11~53_sumout\ ) + ( \grad|Add14~54\ ))
-- \grad|Add14~50\ = CARRY(( \grad|Add5~1_sumout\ ) + ( \grad|Add11~53_sumout\ ) + ( \grad|Add14~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add11~53_sumout\,
	datad => \grad|ALT_INV_Add5~1_sumout\,
	cin => \grad|Add14~54\,
	sumout => \grad|Add14~49_sumout\,
	cout => \grad|Add14~50\);

-- Location: LABCELL_X37_Y16_N18
\grad|Add14~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~45_sumout\ = SUM(( \grad|Add11~49_sumout\ ) + ( (!\grad|Add4~0_combout\) # (!\grad|Add1~338\) ) + ( \grad|Add14~50\ ))
-- \grad|Add14~46\ = CARRY(( \grad|Add11~49_sumout\ ) + ( (!\grad|Add4~0_combout\) # (!\grad|Add1~338\) ) + ( \grad|Add14~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add4~0_combout\,
	datac => \grad|ALT_INV_Add1~338\,
	datad => \grad|ALT_INV_Add11~49_sumout\,
	cin => \grad|Add14~50\,
	sumout => \grad|Add14~45_sumout\,
	cout => \grad|Add14~46\);

-- Location: LABCELL_X37_Y16_N21
\grad|Add14~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~41_sumout\ = SUM(( !\grad|Add1~339\ ) + ( \grad|Add11~45_sumout\ ) + ( \grad|Add14~46\ ))
-- \grad|Add14~42\ = CARRY(( !\grad|Add1~339\ ) + ( \grad|Add11~45_sumout\ ) + ( \grad|Add14~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add11~45_sumout\,
	datad => \grad|ALT_INV_Add1~339\,
	cin => \grad|Add14~46\,
	sumout => \grad|Add14~41_sumout\,
	cout => \grad|Add14~42\);

-- Location: LABCELL_X37_Y16_N24
\grad|Add14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~37_sumout\ = SUM(( \grad|Add11~41_sumout\ ) + ( VCC ) + ( \grad|Add14~42\ ))
-- \grad|Add14~38\ = CARRY(( \grad|Add11~41_sumout\ ) + ( VCC ) + ( \grad|Add14~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add11~41_sumout\,
	cin => \grad|Add14~42\,
	sumout => \grad|Add14~37_sumout\,
	cout => \grad|Add14~38\);

-- Location: LABCELL_X37_Y16_N27
\grad|Add14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~33_sumout\ = SUM(( \grad|Add11~37_sumout\ ) + ( VCC ) + ( \grad|Add14~38\ ))
-- \grad|Add14~34\ = CARRY(( \grad|Add11~37_sumout\ ) + ( VCC ) + ( \grad|Add14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add11~37_sumout\,
	cin => \grad|Add14~38\,
	sumout => \grad|Add14~33_sumout\,
	cout => \grad|Add14~34\);

-- Location: LABCELL_X37_Y16_N30
\grad|Add14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~29_sumout\ = SUM(( \grad|Add11~33_sumout\ ) + ( VCC ) + ( \grad|Add14~34\ ))
-- \grad|Add14~30\ = CARRY(( \grad|Add11~33_sumout\ ) + ( VCC ) + ( \grad|Add14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add11~33_sumout\,
	cin => \grad|Add14~34\,
	sumout => \grad|Add14~29_sumout\,
	cout => \grad|Add14~30\);

-- Location: LABCELL_X37_Y16_N33
\grad|Add14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~25_sumout\ = SUM(( \grad|Add11~29_sumout\ ) + ( VCC ) + ( \grad|Add14~30\ ))
-- \grad|Add14~26\ = CARRY(( \grad|Add11~29_sumout\ ) + ( VCC ) + ( \grad|Add14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add11~29_sumout\,
	cin => \grad|Add14~30\,
	sumout => \grad|Add14~25_sumout\,
	cout => \grad|Add14~26\);

-- Location: LABCELL_X37_Y16_N36
\grad|Add14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~21_sumout\ = SUM(( \grad|Add11~25_sumout\ ) + ( VCC ) + ( \grad|Add14~26\ ))
-- \grad|Add14~22\ = CARRY(( \grad|Add11~25_sumout\ ) + ( VCC ) + ( \grad|Add14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add11~25_sumout\,
	cin => \grad|Add14~26\,
	sumout => \grad|Add14~21_sumout\,
	cout => \grad|Add14~22\);

-- Location: LABCELL_X37_Y16_N39
\grad|Add14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~13_sumout\ = SUM(( \grad|Add11~17_sumout\ ) + ( VCC ) + ( \grad|Add14~22\ ))
-- \grad|Add14~14\ = CARRY(( \grad|Add11~17_sumout\ ) + ( VCC ) + ( \grad|Add14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add11~17_sumout\,
	cin => \grad|Add14~22\,
	sumout => \grad|Add14~13_sumout\,
	cout => \grad|Add14~14\);

-- Location: LABCELL_X37_Y16_N42
\grad|Add14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~17_sumout\ = SUM(( \grad|Add11~21_sumout\ ) + ( VCC ) + ( \grad|Add14~14\ ))
-- \grad|Add14~18\ = CARRY(( \grad|Add11~21_sumout\ ) + ( VCC ) + ( \grad|Add14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add11~21_sumout\,
	cin => \grad|Add14~14\,
	sumout => \grad|Add14~17_sumout\,
	cout => \grad|Add14~18\);

-- Location: LABCELL_X37_Y16_N45
\grad|Add14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~9_sumout\ = SUM(( \grad|Add11~13_sumout\ ) + ( VCC ) + ( \grad|Add14~18\ ))
-- \grad|Add14~10\ = CARRY(( \grad|Add11~13_sumout\ ) + ( VCC ) + ( \grad|Add14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~13_sumout\,
	cin => \grad|Add14~18\,
	sumout => \grad|Add14~9_sumout\,
	cout => \grad|Add14~10\);

-- Location: LABCELL_X55_Y16_N0
\grad|Add13~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~69_sumout\ = SUM(( \grad|Add1~326\ ) + ( VCC ) + ( !VCC ))
-- \grad|Add13~70\ = CARRY(( \grad|Add1~326\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add1~326\,
	cin => GND,
	sumout => \grad|Add13~69_sumout\,
	cout => \grad|Add13~70\);

-- Location: LABCELL_X55_Y16_N3
\grad|Add13~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~65_sumout\ = SUM(( \grad|Add11~1_sumout\ ) + ( \grad|Add1~327\ ) + ( \grad|Add13~70\ ))
-- \grad|Add13~66\ = CARRY(( \grad|Add11~1_sumout\ ) + ( \grad|Add1~327\ ) + ( \grad|Add13~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add1~327\,
	datad => \grad|ALT_INV_Add11~1_sumout\,
	cin => \grad|Add13~70\,
	sumout => \grad|Add13~65_sumout\,
	cout => \grad|Add13~66\);

-- Location: LABCELL_X55_Y16_N6
\grad|Add13~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~61_sumout\ = SUM(( !\grad|Add11~1_sumout\ ) + ( \grad|Add11~65_sumout\ ) + ( \grad|Add13~66\ ))
-- \grad|Add13~62\ = CARRY(( !\grad|Add11~1_sumout\ ) + ( \grad|Add11~65_sumout\ ) + ( \grad|Add13~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add11~65_sumout\,
	datad => \grad|ALT_INV_Add11~1_sumout\,
	cin => \grad|Add13~66\,
	sumout => \grad|Add13~61_sumout\,
	cout => \grad|Add13~62\);

-- Location: LABCELL_X55_Y16_N9
\grad|Add13~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~57_sumout\ = SUM(( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~61_sumout\ ) + ( \grad|Add13~62\ ))
-- \grad|Add13~58\ = CARRY(( !\grad|Add9~1_sumout\ ) + ( \grad|Add11~61_sumout\ ) + ( \grad|Add13~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add11~61_sumout\,
	datad => \grad|ALT_INV_Add9~1_sumout\,
	cin => \grad|Add13~62\,
	sumout => \grad|Add13~57_sumout\,
	cout => \grad|Add13~58\);

-- Location: LABCELL_X55_Y16_N12
\grad|Add13~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~53_sumout\ = SUM(( !\grad|Add7~1_sumout\ ) + ( \grad|Add11~57_sumout\ ) + ( \grad|Add13~58\ ))
-- \grad|Add13~54\ = CARRY(( !\grad|Add7~1_sumout\ ) + ( \grad|Add11~57_sumout\ ) + ( \grad|Add13~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add11~57_sumout\,
	datad => \grad|ALT_INV_Add7~1_sumout\,
	cin => \grad|Add13~58\,
	sumout => \grad|Add13~53_sumout\,
	cout => \grad|Add13~54\);

-- Location: LABCELL_X55_Y16_N15
\grad|Add13~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~49_sumout\ = SUM(( \grad|Add11~53_sumout\ ) + ( !\grad|Add5~1_sumout\ ) + ( \grad|Add13~54\ ))
-- \grad|Add13~50\ = CARRY(( \grad|Add11~53_sumout\ ) + ( !\grad|Add5~1_sumout\ ) + ( \grad|Add13~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add5~1_sumout\,
	datad => \grad|ALT_INV_Add11~53_sumout\,
	cin => \grad|Add13~54\,
	sumout => \grad|Add13~49_sumout\,
	cout => \grad|Add13~50\);

-- Location: LABCELL_X55_Y16_N18
\grad|Add13~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~45_sumout\ = SUM(( \grad|Add11~49_sumout\ ) + ( (\grad|Add4~0_combout\ & \grad|Add1~338\) ) + ( \grad|Add13~50\ ))
-- \grad|Add13~46\ = CARRY(( \grad|Add11~49_sumout\ ) + ( (\grad|Add4~0_combout\ & \grad|Add1~338\) ) + ( \grad|Add13~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add4~0_combout\,
	datac => \grad|ALT_INV_Add1~338\,
	datad => \grad|ALT_INV_Add11~49_sumout\,
	cin => \grad|Add13~50\,
	sumout => \grad|Add13~45_sumout\,
	cout => \grad|Add13~46\);

-- Location: LABCELL_X55_Y16_N21
\grad|Add13~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~41_sumout\ = SUM(( \grad|Add11~45_sumout\ ) + ( \grad|Add1~339\ ) + ( \grad|Add13~46\ ))
-- \grad|Add13~42\ = CARRY(( \grad|Add11~45_sumout\ ) + ( \grad|Add1~339\ ) + ( \grad|Add13~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add1~339\,
	datad => \grad|ALT_INV_Add11~45_sumout\,
	cin => \grad|Add13~46\,
	sumout => \grad|Add13~41_sumout\,
	cout => \grad|Add13~42\);

-- Location: LABCELL_X55_Y16_N24
\grad|Add13~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~37_sumout\ = SUM(( \grad|Add11~41_sumout\ ) + ( GND ) + ( \grad|Add13~42\ ))
-- \grad|Add13~38\ = CARRY(( \grad|Add11~41_sumout\ ) + ( GND ) + ( \grad|Add13~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add11~41_sumout\,
	cin => \grad|Add13~42\,
	sumout => \grad|Add13~37_sumout\,
	cout => \grad|Add13~38\);

-- Location: LABCELL_X55_Y16_N27
\grad|Add13~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~33_sumout\ = SUM(( \grad|Add11~37_sumout\ ) + ( GND ) + ( \grad|Add13~38\ ))
-- \grad|Add13~34\ = CARRY(( \grad|Add11~37_sumout\ ) + ( GND ) + ( \grad|Add13~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~37_sumout\,
	cin => \grad|Add13~38\,
	sumout => \grad|Add13~33_sumout\,
	cout => \grad|Add13~34\);

-- Location: LABCELL_X55_Y16_N30
\grad|Add13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~29_sumout\ = SUM(( \grad|Add11~33_sumout\ ) + ( GND ) + ( \grad|Add13~34\ ))
-- \grad|Add13~30\ = CARRY(( \grad|Add11~33_sumout\ ) + ( GND ) + ( \grad|Add13~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add11~33_sumout\,
	cin => \grad|Add13~34\,
	sumout => \grad|Add13~29_sumout\,
	cout => \grad|Add13~30\);

-- Location: LABCELL_X55_Y16_N33
\grad|Add13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~25_sumout\ = SUM(( \grad|Add11~29_sumout\ ) + ( GND ) + ( \grad|Add13~30\ ))
-- \grad|Add13~26\ = CARRY(( \grad|Add11~29_sumout\ ) + ( GND ) + ( \grad|Add13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add11~29_sumout\,
	cin => \grad|Add13~30\,
	sumout => \grad|Add13~25_sumout\,
	cout => \grad|Add13~26\);

-- Location: LABCELL_X55_Y16_N36
\grad|Add13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~21_sumout\ = SUM(( \grad|Add11~25_sumout\ ) + ( GND ) + ( \grad|Add13~26\ ))
-- \grad|Add13~22\ = CARRY(( \grad|Add11~25_sumout\ ) + ( GND ) + ( \grad|Add13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add11~25_sumout\,
	cin => \grad|Add13~26\,
	sumout => \grad|Add13~21_sumout\,
	cout => \grad|Add13~22\);

-- Location: LABCELL_X55_Y16_N39
\grad|Add13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~13_sumout\ = SUM(( \grad|Add11~17_sumout\ ) + ( GND ) + ( \grad|Add13~22\ ))
-- \grad|Add13~14\ = CARRY(( \grad|Add11~17_sumout\ ) + ( GND ) + ( \grad|Add13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add11~17_sumout\,
	cin => \grad|Add13~22\,
	sumout => \grad|Add13~13_sumout\,
	cout => \grad|Add13~14\);

-- Location: LABCELL_X55_Y16_N42
\grad|Add13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~17_sumout\ = SUM(( \grad|Add11~21_sumout\ ) + ( GND ) + ( \grad|Add13~14\ ))
-- \grad|Add13~18\ = CARRY(( \grad|Add11~21_sumout\ ) + ( GND ) + ( \grad|Add13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add11~21_sumout\,
	cin => \grad|Add13~14\,
	sumout => \grad|Add13~17_sumout\,
	cout => \grad|Add13~18\);

-- Location: LABCELL_X55_Y16_N45
\grad|Add13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~9_sumout\ = SUM(( \grad|Add11~13_sumout\ ) + ( GND ) + ( \grad|Add13~18\ ))
-- \grad|Add13~10\ = CARRY(( \grad|Add11~13_sumout\ ) + ( GND ) + ( \grad|Add13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add11~13_sumout\,
	cin => \grad|Add13~18\,
	sumout => \grad|Add13~9_sumout\,
	cout => \grad|Add13~10\);

-- Location: LABCELL_X55_Y16_N48
\grad|Add13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~6_cout\ = CARRY(( \grad|Add11~9_sumout\ ) + ( GND ) + ( \grad|Add13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add11~9_sumout\,
	cin => \grad|Add13~10\,
	cout => \grad|Add13~6_cout\);

-- Location: LABCELL_X55_Y16_N51
\grad|Add13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add13~1_sumout\ = SUM(( \grad|Add11~5_sumout\ ) + ( GND ) + ( \grad|Add13~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add11~5_sumout\,
	cin => \grad|Add13~6_cout\,
	sumout => \grad|Add13~1_sumout\);

-- Location: LABCELL_X37_Y16_N48
\grad|Add14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~6_cout\ = CARRY(( \grad|Add11~9_sumout\ ) + ( VCC ) + ( \grad|Add14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add11~9_sumout\,
	cin => \grad|Add14~10\,
	cout => \grad|Add14~6_cout\);

-- Location: LABCELL_X37_Y16_N51
\grad|Add14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add14~1_sumout\ = SUM(( \grad|Add11~5_sumout\ ) + ( VCC ) + ( \grad|Add14~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~5_sumout\,
	cin => \grad|Add14~6_cout\,
	sumout => \grad|Add14~1_sumout\);

-- Location: LABCELL_X56_Y16_N30
\grad|Add16~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~69_sumout\ = SUM(( \grad|Add1~324\ ) + ( VCC ) + ( !VCC ))
-- \grad|Add16~70\ = CARRY(( \grad|Add1~324\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add1~324\,
	cin => GND,
	sumout => \grad|Add16~69_sumout\,
	cout => \grad|Add16~70\);

-- Location: LABCELL_X56_Y16_N33
\grad|Add16~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~65_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((!\grad|Add14~1_sumout\))) # (\grad|Add11~1_sumout\ & (!\grad|Add13~1_sumout\)) ) + ( \grad|Add1~325\ ) + ( \grad|Add16~70\ ))
-- \grad|Add16~66\ = CARRY(( (!\grad|Add11~1_sumout\ & ((!\grad|Add14~1_sumout\))) # (\grad|Add11~1_sumout\ & (!\grad|Add13~1_sumout\)) ) + ( \grad|Add1~325\ ) + ( \grad|Add16~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add13~1_sumout\,
	datab => \grad|ALT_INV_Add1~325\,
	datac => \grad|ALT_INV_Add11~1_sumout\,
	datad => \grad|ALT_INV_Add14~1_sumout\,
	cin => \grad|Add16~70\,
	sumout => \grad|Add16~65_sumout\,
	cout => \grad|Add16~66\);

-- Location: LABCELL_X56_Y16_N36
\grad|Add16~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~61_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~1_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~1_sumout\)) ) + ( (!\grad|Add11~1_sumout\ & ((\grad|Add14~69_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~69_sumout\)) ) + ( 
-- \grad|Add16~66\ ))
-- \grad|Add16~62\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~1_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~1_sumout\)) ) + ( (!\grad|Add11~1_sumout\ & ((\grad|Add14~69_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~69_sumout\)) ) + ( 
-- \grad|Add16~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datab => \grad|ALT_INV_Add13~69_sumout\,
	datac => \grad|ALT_INV_Add13~1_sumout\,
	datad => \grad|ALT_INV_Add14~1_sumout\,
	dataf => \grad|ALT_INV_Add14~69_sumout\,
	cin => \grad|Add16~66\,
	sumout => \grad|Add16~61_sumout\,
	cout => \grad|Add16~62\);

-- Location: LABCELL_X56_Y16_N39
\grad|Add16~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~57_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~65_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~65_sumout\)) ) + ( \grad|Add11~1_sumout\ ) + ( \grad|Add16~62\ ))
-- \grad|Add16~58\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~65_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~65_sumout\)) ) + ( \grad|Add11~1_sumout\ ) + ( \grad|Add16~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~65_sumout\,
	datad => \grad|ALT_INV_Add14~65_sumout\,
	cin => \grad|Add16~62\,
	sumout => \grad|Add16~57_sumout\,
	cout => \grad|Add16~58\);

-- Location: LABCELL_X56_Y16_N42
\grad|Add16~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~53_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~61_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~61_sumout\)) ) + ( \grad|Add9~1_sumout\ ) + ( \grad|Add16~58\ ))
-- \grad|Add16~54\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~61_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~61_sumout\)) ) + ( \grad|Add9~1_sumout\ ) + ( \grad|Add16~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datab => \grad|ALT_INV_Add9~1_sumout\,
	datac => \grad|ALT_INV_Add13~61_sumout\,
	datad => \grad|ALT_INV_Add14~61_sumout\,
	cin => \grad|Add16~58\,
	sumout => \grad|Add16~53_sumout\,
	cout => \grad|Add16~54\);

-- Location: LABCELL_X56_Y16_N45
\grad|Add16~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~49_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~57_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~57_sumout\)) ) + ( \grad|Add7~1_sumout\ ) + ( \grad|Add16~54\ ))
-- \grad|Add16~50\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~57_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~57_sumout\)) ) + ( \grad|Add7~1_sumout\ ) + ( \grad|Add16~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~57_sumout\,
	datad => \grad|ALT_INV_Add14~57_sumout\,
	dataf => \grad|ALT_INV_Add7~1_sumout\,
	cin => \grad|Add16~54\,
	sumout => \grad|Add16~49_sumout\,
	cout => \grad|Add16~50\);

-- Location: LABCELL_X56_Y16_N48
\grad|Add16~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~45_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~53_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~53_sumout\)) ) + ( \grad|Add5~1_sumout\ ) + ( \grad|Add16~50\ ))
-- \grad|Add16~46\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~53_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~53_sumout\)) ) + ( \grad|Add5~1_sumout\ ) + ( \grad|Add16~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~53_sumout\,
	datad => \grad|ALT_INV_Add14~53_sumout\,
	dataf => \grad|ALT_INV_Add5~1_sumout\,
	cin => \grad|Add16~50\,
	sumout => \grad|Add16~45_sumout\,
	cout => \grad|Add16~46\);

-- Location: LABCELL_X56_Y16_N51
\grad|Add16~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~41_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~49_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~49_sumout\)) ) + ( (!\grad|Add4~0_combout\) # (!\grad|Add1~338\) ) + ( \grad|Add16~46\ ))
-- \grad|Add16~42\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~49_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~49_sumout\)) ) + ( (!\grad|Add4~0_combout\) # (!\grad|Add1~338\) ) + ( \grad|Add16~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datab => \grad|ALT_INV_Add4~0_combout\,
	datac => \grad|ALT_INV_Add13~49_sumout\,
	datad => \grad|ALT_INV_Add14~49_sumout\,
	dataf => \grad|ALT_INV_Add1~338\,
	cin => \grad|Add16~46\,
	sumout => \grad|Add16~41_sumout\,
	cout => \grad|Add16~42\);

-- Location: LABCELL_X56_Y16_N54
\grad|Add16~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~37_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~45_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~45_sumout\)) ) + ( !\grad|Add1~339\ ) + ( \grad|Add16~42\ ))
-- \grad|Add16~38\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~45_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~45_sumout\)) ) + ( !\grad|Add1~339\ ) + ( \grad|Add16~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datab => \grad|ALT_INV_Add13~45_sumout\,
	datac => \grad|ALT_INV_Add14~45_sumout\,
	dataf => \grad|ALT_INV_Add1~339\,
	cin => \grad|Add16~42\,
	sumout => \grad|Add16~37_sumout\,
	cout => \grad|Add16~38\);

-- Location: LABCELL_X56_Y16_N57
\grad|Add16~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~33_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~41_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~41_sumout\)) ) + ( VCC ) + ( \grad|Add16~38\ ))
-- \grad|Add16~34\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~41_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~41_sumout\)) ) + ( VCC ) + ( \grad|Add16~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~41_sumout\,
	datad => \grad|ALT_INV_Add14~41_sumout\,
	cin => \grad|Add16~38\,
	sumout => \grad|Add16~33_sumout\,
	cout => \grad|Add16~34\);

-- Location: LABCELL_X56_Y15_N0
\grad|Add16~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~29_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & (\grad|Add14~37_sumout\)) # (\grad|Add11~1_sumout\ & ((\grad|Add13~37_sumout\))) ) + ( VCC ) + ( \grad|Add16~34\ ))
-- \grad|Add16~30\ = CARRY(( (!\grad|Add11~1_sumout\ & (\grad|Add14~37_sumout\)) # (\grad|Add11~1_sumout\ & ((\grad|Add13~37_sumout\))) ) + ( VCC ) + ( \grad|Add16~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add14~37_sumout\,
	datab => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~37_sumout\,
	cin => \grad|Add16~34\,
	sumout => \grad|Add16~29_sumout\,
	cout => \grad|Add16~30\);

-- Location: LABCELL_X56_Y15_N3
\grad|Add16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~25_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~33_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~33_sumout\)) ) + ( VCC ) + ( \grad|Add16~30\ ))
-- \grad|Add16~26\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~33_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~33_sumout\)) ) + ( VCC ) + ( \grad|Add16~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~33_sumout\,
	datad => \grad|ALT_INV_Add14~33_sumout\,
	cin => \grad|Add16~30\,
	sumout => \grad|Add16~25_sumout\,
	cout => \grad|Add16~26\);

-- Location: LABCELL_X56_Y15_N6
\grad|Add16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~21_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & (\grad|Add14~29_sumout\)) # (\grad|Add11~1_sumout\ & ((\grad|Add13~29_sumout\))) ) + ( VCC ) + ( \grad|Add16~26\ ))
-- \grad|Add16~22\ = CARRY(( (!\grad|Add11~1_sumout\ & (\grad|Add14~29_sumout\)) # (\grad|Add11~1_sumout\ & ((\grad|Add13~29_sumout\))) ) + ( VCC ) + ( \grad|Add16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add14~29_sumout\,
	datab => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~29_sumout\,
	cin => \grad|Add16~26\,
	sumout => \grad|Add16~21_sumout\,
	cout => \grad|Add16~22\);

-- Location: LABCELL_X56_Y15_N9
\grad|Add16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~17_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~25_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~25_sumout\)) ) + ( VCC ) + ( \grad|Add16~22\ ))
-- \grad|Add16~18\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~25_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~25_sumout\)) ) + ( VCC ) + ( \grad|Add16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~25_sumout\,
	datad => \grad|ALT_INV_Add14~25_sumout\,
	cin => \grad|Add16~22\,
	sumout => \grad|Add16~17_sumout\,
	cout => \grad|Add16~18\);

-- Location: LABCELL_X56_Y15_N12
\grad|Add16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~13_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~21_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~21_sumout\)) ) + ( VCC ) + ( \grad|Add16~18\ ))
-- \grad|Add16~14\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~21_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~21_sumout\)) ) + ( VCC ) + ( \grad|Add16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~21_sumout\,
	datad => \grad|ALT_INV_Add14~21_sumout\,
	cin => \grad|Add16~18\,
	sumout => \grad|Add16~13_sumout\,
	cout => \grad|Add16~14\);

-- Location: LABCELL_X56_Y15_N15
\grad|Add16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~5_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~13_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~13_sumout\)) ) + ( VCC ) + ( \grad|Add16~14\ ))
-- \grad|Add16~6\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~13_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~13_sumout\)) ) + ( VCC ) + ( \grad|Add16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~13_sumout\,
	datad => \grad|ALT_INV_Add14~13_sumout\,
	cin => \grad|Add16~14\,
	sumout => \grad|Add16~5_sumout\,
	cout => \grad|Add16~6\);

-- Location: LABCELL_X56_Y15_N18
\grad|Add16~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~10_cout\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~17_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~17_sumout\)) ) + ( VCC ) + ( \grad|Add16~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~17_sumout\,
	datad => \grad|ALT_INV_Add14~17_sumout\,
	cin => \grad|Add16~6\,
	cout => \grad|Add16~10_cout\);

-- Location: LABCELL_X56_Y15_N21
\grad|Add16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add16~1_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & (\grad|Add14~9_sumout\)) # (\grad|Add11~1_sumout\ & ((\grad|Add13~9_sumout\))) ) + ( VCC ) + ( \grad|Add16~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add14~9_sumout\,
	datab => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~9_sumout\,
	cin => \grad|Add16~10_cout\,
	sumout => \grad|Add16~1_sumout\);

-- Location: LABCELL_X55_Y16_N54
\grad|r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|r~0_combout\ = ( \grad|Add13~1_sumout\ & ( (\grad|Add11~1_sumout\) # (\grad|Add14~1_sumout\) ) ) # ( !\grad|Add13~1_sumout\ & ( (\grad|Add14~1_sumout\ & !\grad|Add11~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add14~1_sumout\,
	datad => \grad|ALT_INV_Add11~1_sumout\,
	dataf => \grad|ALT_INV_Add13~1_sumout\,
	combout => \grad|r~0_combout\);

-- Location: LABCELL_X56_Y12_N30
\grad|Add15~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~69_sumout\ = SUM(( \grad|Add1~324\ ) + ( VCC ) + ( !VCC ))
-- \grad|Add15~70\ = CARRY(( \grad|Add1~324\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_Add1~324\,
	cin => GND,
	sumout => \grad|Add15~69_sumout\,
	cout => \grad|Add15~70\);

-- Location: LABCELL_X56_Y12_N33
\grad|Add15~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~65_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~1_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~1_sumout\)) ) + ( \grad|Add1~325\ ) + ( \grad|Add15~70\ ))
-- \grad|Add15~66\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~1_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~1_sumout\)) ) + ( \grad|Add1~325\ ) + ( \grad|Add15~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datab => \grad|ALT_INV_Add1~325\,
	datac => \grad|ALT_INV_Add13~1_sumout\,
	datad => \grad|ALT_INV_Add14~1_sumout\,
	cin => \grad|Add15~70\,
	sumout => \grad|Add15~65_sumout\,
	cout => \grad|Add15~66\);

-- Location: LABCELL_X56_Y12_N36
\grad|Add15~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~61_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((!\grad|Add14~1_sumout\))) # (\grad|Add11~1_sumout\ & (!\grad|Add13~1_sumout\)) ) + ( (!\grad|Add11~1_sumout\ & ((\grad|Add14~69_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~69_sumout\)) ) + 
-- ( \grad|Add15~66\ ))
-- \grad|Add15~62\ = CARRY(( (!\grad|Add11~1_sumout\ & ((!\grad|Add14~1_sumout\))) # (\grad|Add11~1_sumout\ & (!\grad|Add13~1_sumout\)) ) + ( (!\grad|Add11~1_sumout\ & ((\grad|Add14~69_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~69_sumout\)) ) + ( 
-- \grad|Add15~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datab => \grad|ALT_INV_Add13~1_sumout\,
	datac => \grad|ALT_INV_Add13~69_sumout\,
	datad => \grad|ALT_INV_Add14~1_sumout\,
	dataf => \grad|ALT_INV_Add14~69_sumout\,
	cin => \grad|Add15~66\,
	sumout => \grad|Add15~61_sumout\,
	cout => \grad|Add15~62\);

-- Location: LABCELL_X56_Y12_N39
\grad|Add15~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~57_sumout\ = SUM(( !\grad|Add11~1_sumout\ ) + ( (!\grad|Add11~1_sumout\ & ((\grad|Add14~65_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~65_sumout\)) ) + ( \grad|Add15~62\ ))
-- \grad|Add15~58\ = CARRY(( !\grad|Add11~1_sumout\ ) + ( (!\grad|Add11~1_sumout\ & ((\grad|Add14~65_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~65_sumout\)) ) + ( \grad|Add15~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~65_sumout\,
	dataf => \grad|ALT_INV_Add14~65_sumout\,
	cin => \grad|Add15~62\,
	sumout => \grad|Add15~57_sumout\,
	cout => \grad|Add15~58\);

-- Location: LABCELL_X56_Y12_N42
\grad|Add15~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~53_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~61_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~61_sumout\)) ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add15~58\ ))
-- \grad|Add15~54\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~61_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~61_sumout\)) ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add15~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datab => \grad|ALT_INV_Add9~1_sumout\,
	datac => \grad|ALT_INV_Add13~61_sumout\,
	datad => \grad|ALT_INV_Add14~61_sumout\,
	cin => \grad|Add15~58\,
	sumout => \grad|Add15~53_sumout\,
	cout => \grad|Add15~54\);

-- Location: LABCELL_X56_Y12_N45
\grad|Add15~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~49_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~57_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~57_sumout\)) ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add15~54\ ))
-- \grad|Add15~50\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~57_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~57_sumout\)) ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add15~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~57_sumout\,
	datad => \grad|ALT_INV_Add14~57_sumout\,
	dataf => \grad|ALT_INV_Add7~1_sumout\,
	cin => \grad|Add15~54\,
	sumout => \grad|Add15~49_sumout\,
	cout => \grad|Add15~50\);

-- Location: LABCELL_X56_Y12_N48
\grad|Add15~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~45_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~53_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~53_sumout\)) ) + ( !\grad|Add5~1_sumout\ ) + ( \grad|Add15~50\ ))
-- \grad|Add15~46\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~53_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~53_sumout\)) ) + ( !\grad|Add5~1_sumout\ ) + ( \grad|Add15~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~53_sumout\,
	datad => \grad|ALT_INV_Add14~53_sumout\,
	dataf => \grad|ALT_INV_Add5~1_sumout\,
	cin => \grad|Add15~50\,
	sumout => \grad|Add15~45_sumout\,
	cout => \grad|Add15~46\);

-- Location: LABCELL_X56_Y12_N51
\grad|Add15~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~41_sumout\ = SUM(( (\grad|Add4~0_combout\ & \grad|Add1~338\) ) + ( (!\grad|Add11~1_sumout\ & ((\grad|Add14~49_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~49_sumout\)) ) + ( \grad|Add15~46\ ))
-- \grad|Add15~42\ = CARRY(( (\grad|Add4~0_combout\ & \grad|Add1~338\) ) + ( (!\grad|Add11~1_sumout\ & ((\grad|Add14~49_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~49_sumout\)) ) + ( \grad|Add15~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datab => \grad|ALT_INV_Add4~0_combout\,
	datac => \grad|ALT_INV_Add13~49_sumout\,
	datad => \grad|ALT_INV_Add1~338\,
	dataf => \grad|ALT_INV_Add14~49_sumout\,
	cin => \grad|Add15~46\,
	sumout => \grad|Add15~41_sumout\,
	cout => \grad|Add15~42\);

-- Location: LABCELL_X56_Y12_N54
\grad|Add15~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~37_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~45_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~45_sumout\)) ) + ( \grad|Add1~339\ ) + ( \grad|Add15~42\ ))
-- \grad|Add15~38\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~45_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~45_sumout\)) ) + ( \grad|Add1~339\ ) + ( \grad|Add15~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~45_sumout\,
	datad => \grad|ALT_INV_Add14~45_sumout\,
	dataf => \grad|ALT_INV_Add1~339\,
	cin => \grad|Add15~42\,
	sumout => \grad|Add15~37_sumout\,
	cout => \grad|Add15~38\);

-- Location: LABCELL_X56_Y12_N57
\grad|Add15~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~33_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & (\grad|Add14~41_sumout\)) # (\grad|Add11~1_sumout\ & ((\grad|Add13~41_sumout\))) ) + ( GND ) + ( \grad|Add15~38\ ))
-- \grad|Add15~34\ = CARRY(( (!\grad|Add11~1_sumout\ & (\grad|Add14~41_sumout\)) # (\grad|Add11~1_sumout\ & ((\grad|Add13~41_sumout\))) ) + ( GND ) + ( \grad|Add15~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datab => \grad|ALT_INV_Add14~41_sumout\,
	datac => \grad|ALT_INV_Add13~41_sumout\,
	cin => \grad|Add15~38\,
	sumout => \grad|Add15~33_sumout\,
	cout => \grad|Add15~34\);

-- Location: LABCELL_X56_Y11_N30
\grad|Add15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~29_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~37_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~37_sumout\)) ) + ( GND ) + ( \grad|Add15~34\ ))
-- \grad|Add15~30\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~37_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~37_sumout\)) ) + ( GND ) + ( \grad|Add15~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~37_sumout\,
	datad => \grad|ALT_INV_Add14~37_sumout\,
	cin => \grad|Add15~34\,
	sumout => \grad|Add15~29_sumout\,
	cout => \grad|Add15~30\);

-- Location: LABCELL_X56_Y11_N33
\grad|Add15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~25_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~33_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~33_sumout\)) ) + ( GND ) + ( \grad|Add15~30\ ))
-- \grad|Add15~26\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~33_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~33_sumout\)) ) + ( GND ) + ( \grad|Add15~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~33_sumout\,
	datad => \grad|ALT_INV_Add14~33_sumout\,
	cin => \grad|Add15~30\,
	sumout => \grad|Add15~25_sumout\,
	cout => \grad|Add15~26\);

-- Location: LABCELL_X56_Y11_N36
\grad|Add15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~21_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & (\grad|Add14~29_sumout\)) # (\grad|Add11~1_sumout\ & ((\grad|Add13~29_sumout\))) ) + ( GND ) + ( \grad|Add15~26\ ))
-- \grad|Add15~22\ = CARRY(( (!\grad|Add11~1_sumout\ & (\grad|Add14~29_sumout\)) # (\grad|Add11~1_sumout\ & ((\grad|Add13~29_sumout\))) ) + ( GND ) + ( \grad|Add15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add14~29_sumout\,
	datab => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~29_sumout\,
	cin => \grad|Add15~26\,
	sumout => \grad|Add15~21_sumout\,
	cout => \grad|Add15~22\);

-- Location: LABCELL_X56_Y11_N39
\grad|Add15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~17_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~25_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~25_sumout\)) ) + ( GND ) + ( \grad|Add15~22\ ))
-- \grad|Add15~18\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~25_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~25_sumout\)) ) + ( GND ) + ( \grad|Add15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~25_sumout\,
	datad => \grad|ALT_INV_Add14~25_sumout\,
	cin => \grad|Add15~22\,
	sumout => \grad|Add15~17_sumout\,
	cout => \grad|Add15~18\);

-- Location: LABCELL_X56_Y11_N42
\grad|Add15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~13_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~21_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~21_sumout\)) ) + ( GND ) + ( \grad|Add15~18\ ))
-- \grad|Add15~14\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~21_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~21_sumout\)) ) + ( GND ) + ( \grad|Add15~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~21_sumout\,
	datad => \grad|ALT_INV_Add14~21_sumout\,
	cin => \grad|Add15~18\,
	sumout => \grad|Add15~13_sumout\,
	cout => \grad|Add15~14\);

-- Location: LABCELL_X56_Y11_N45
\grad|Add15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~5_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~13_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~13_sumout\)) ) + ( GND ) + ( \grad|Add15~14\ ))
-- \grad|Add15~6\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~13_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~13_sumout\)) ) + ( GND ) + ( \grad|Add15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add11~1_sumout\,
	datac => \grad|ALT_INV_Add13~13_sumout\,
	datad => \grad|ALT_INV_Add14~13_sumout\,
	cin => \grad|Add15~14\,
	sumout => \grad|Add15~5_sumout\,
	cout => \grad|Add15~6\);

-- Location: LABCELL_X56_Y11_N48
\grad|Add15~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~10_cout\ = CARRY(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~17_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~17_sumout\)) ) + ( GND ) + ( \grad|Add15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_Add13~17_sumout\,
	datac => \grad|ALT_INV_Add11~1_sumout\,
	datad => \grad|ALT_INV_Add14~17_sumout\,
	cin => \grad|Add15~6\,
	cout => \grad|Add15~10_cout\);

-- Location: LABCELL_X56_Y11_N51
\grad|Add15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add15~1_sumout\ = SUM(( (!\grad|Add11~1_sumout\ & ((\grad|Add14~9_sumout\))) # (\grad|Add11~1_sumout\ & (\grad|Add13~9_sumout\)) ) + ( GND ) + ( \grad|Add15~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add13~9_sumout\,
	datac => \grad|ALT_INV_Add11~1_sumout\,
	datad => \grad|ALT_INV_Add14~9_sumout\,
	cin => \grad|Add15~10_cout\,
	sumout => \grad|Add15~1_sumout\);

-- Location: LABCELL_X56_Y7_N36
\grad|r~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|r~1_combout\ = ( \grad|Add15~1_sumout\ & ( (!\grad|Add16~1_sumout\ & !\grad|r~0_combout\) ) ) # ( !\grad|Add15~1_sumout\ & ( (!\grad|Add16~1_sumout\) # (\grad|r~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add16~1_sumout\,
	datad => \grad|ALT_INV_r~0_combout\,
	dataf => \grad|ALT_INV_Add15~1_sumout\,
	combout => \grad|r~1_combout\);

-- Location: LABCELL_X56_Y8_N30
\grad|Add18~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~70_cout\ = CARRY(( \grad|Add1~mac_resulta\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add1~mac_resulta\,
	cin => GND,
	cout => \grad|Add18~70_cout\);

-- Location: LABCELL_X56_Y8_N33
\grad|Add18~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~66_cout\ = CARRY(( (!\grad|r~0_combout\ & ((!\grad|Add16~1_sumout\))) # (\grad|r~0_combout\ & (!\grad|Add15~1_sumout\)) ) + ( \grad|Add1~323\ ) + ( \grad|Add18~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111110000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add1~323\,
	datab => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~1_sumout\,
	datad => \grad|ALT_INV_Add16~1_sumout\,
	cin => \grad|Add18~70_cout\,
	cout => \grad|Add18~66_cout\);

-- Location: LABCELL_X56_Y8_N36
\grad|Add18~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~62_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~1_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~1_sumout\)) ) + ( (!\grad|r~0_combout\ & ((\grad|Add16~69_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~69_sumout\)) ) + ( 
-- \grad|Add18~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datab => \grad|ALT_INV_Add15~69_sumout\,
	datac => \grad|ALT_INV_Add15~1_sumout\,
	datad => \grad|ALT_INV_Add16~1_sumout\,
	dataf => \grad|ALT_INV_Add16~69_sumout\,
	cin => \grad|Add18~66_cout\,
	cout => \grad|Add18~62_cout\);

-- Location: LABCELL_X56_Y8_N39
\grad|Add18~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~58_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~65_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~65_sumout\)) ) + ( \grad|r~0_combout\ ) + ( \grad|Add18~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~65_sumout\,
	datad => \grad|ALT_INV_Add16~65_sumout\,
	cin => \grad|Add18~62_cout\,
	cout => \grad|Add18~58_cout\);

-- Location: LABCELL_X56_Y8_N42
\grad|Add18~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~54_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~61_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~61_sumout\)) ) + ( \grad|Add11~1_sumout\ ) + ( \grad|Add18~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~61_sumout\,
	datad => \grad|ALT_INV_Add16~61_sumout\,
	dataf => \grad|ALT_INV_Add11~1_sumout\,
	cin => \grad|Add18~58_cout\,
	cout => \grad|Add18~54_cout\);

-- Location: LABCELL_X56_Y8_N45
\grad|Add18~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~50_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~57_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~57_sumout\)) ) + ( \grad|Add9~1_sumout\ ) + ( \grad|Add18~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add9~1_sumout\,
	datab => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~57_sumout\,
	datad => \grad|ALT_INV_Add16~57_sumout\,
	cin => \grad|Add18~54_cout\,
	cout => \grad|Add18~50_cout\);

-- Location: LABCELL_X56_Y8_N48
\grad|Add18~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~46_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~53_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~53_sumout\)) ) + ( \grad|Add7~1_sumout\ ) + ( \grad|Add18~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datab => \grad|ALT_INV_Add15~53_sumout\,
	datac => \grad|ALT_INV_Add16~53_sumout\,
	dataf => \grad|ALT_INV_Add7~1_sumout\,
	cin => \grad|Add18~50_cout\,
	cout => \grad|Add18~46_cout\);

-- Location: LABCELL_X56_Y8_N51
\grad|Add18~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~42_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~49_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~49_sumout\)) ) + ( \grad|Add5~1_sumout\ ) + ( \grad|Add18~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~49_sumout\,
	datad => \grad|ALT_INV_Add16~49_sumout\,
	dataf => \grad|ALT_INV_Add5~1_sumout\,
	cin => \grad|Add18~46_cout\,
	cout => \grad|Add18~42_cout\);

-- Location: LABCELL_X56_Y8_N54
\grad|Add18~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~38_cout\ = CARRY(( (!\grad|Add4~0_combout\) # (!\grad|Add1~338\) ) + ( (!\grad|r~0_combout\ & ((\grad|Add16~45_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~45_sumout\)) ) + ( \grad|Add18~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datab => \grad|ALT_INV_Add4~0_combout\,
	datac => \grad|ALT_INV_Add15~45_sumout\,
	datad => \grad|ALT_INV_Add1~338\,
	dataf => \grad|ALT_INV_Add16~45_sumout\,
	cin => \grad|Add18~42_cout\,
	cout => \grad|Add18~38_cout\);

-- Location: LABCELL_X56_Y8_N57
\grad|Add18~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~34_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~41_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~41_sumout\)) ) + ( !\grad|Add1~339\ ) + ( \grad|Add18~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~41_sumout\,
	datad => \grad|ALT_INV_Add16~41_sumout\,
	dataf => \grad|ALT_INV_Add1~339\,
	cin => \grad|Add18~38_cout\,
	cout => \grad|Add18~34_cout\);

-- Location: LABCELL_X56_Y7_N0
\grad|Add18~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~30_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~37_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~37_sumout\)) ) + ( VCC ) + ( \grad|Add18~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~37_sumout\,
	datad => \grad|ALT_INV_Add16~37_sumout\,
	cin => \grad|Add18~34_cout\,
	cout => \grad|Add18~30_cout\);

-- Location: LABCELL_X56_Y7_N3
\grad|Add18~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~26_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~33_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~33_sumout\)) ) + ( VCC ) + ( \grad|Add18~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~33_sumout\,
	datad => \grad|ALT_INV_Add16~33_sumout\,
	cin => \grad|Add18~30_cout\,
	cout => \grad|Add18~26_cout\);

-- Location: LABCELL_X56_Y7_N6
\grad|Add18~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~22_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~29_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~29_sumout\)) ) + ( VCC ) + ( \grad|Add18~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~29_sumout\,
	datad => \grad|ALT_INV_Add16~29_sumout\,
	cin => \grad|Add18~26_cout\,
	cout => \grad|Add18~22_cout\);

-- Location: LABCELL_X56_Y7_N9
\grad|Add18~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~18_cout\ = CARRY(( (!\grad|r~0_combout\ & (\grad|Add16~25_sumout\)) # (\grad|r~0_combout\ & ((\grad|Add15~25_sumout\))) ) + ( VCC ) + ( \grad|Add18~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datab => \grad|ALT_INV_Add16~25_sumout\,
	datac => \grad|ALT_INV_Add15~25_sumout\,
	cin => \grad|Add18~22_cout\,
	cout => \grad|Add18~18_cout\);

-- Location: LABCELL_X56_Y7_N12
\grad|Add18~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~14_cout\ = CARRY(( (!\grad|r~0_combout\ & (\grad|Add16~21_sumout\)) # (\grad|r~0_combout\ & ((\grad|Add15~21_sumout\))) ) + ( VCC ) + ( \grad|Add18~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datab => \grad|ALT_INV_Add16~21_sumout\,
	datac => \grad|ALT_INV_Add15~21_sumout\,
	cin => \grad|Add18~18_cout\,
	cout => \grad|Add18~14_cout\);

-- Location: LABCELL_X56_Y7_N15
\grad|Add18~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~10_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~17_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~17_sumout\)) ) + ( VCC ) + ( \grad|Add18~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~17_sumout\,
	datad => \grad|ALT_INV_Add16~17_sumout\,
	cin => \grad|Add18~14_cout\,
	cout => \grad|Add18~10_cout\);

-- Location: LABCELL_X56_Y7_N18
\grad|Add18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~6_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~13_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~13_sumout\)) ) + ( VCC ) + ( \grad|Add18~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~13_sumout\,
	datad => \grad|ALT_INV_Add16~13_sumout\,
	cin => \grad|Add18~10_cout\,
	cout => \grad|Add18~6_cout\);

-- Location: LABCELL_X56_Y7_N21
\grad|Add18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add18~1_sumout\ = SUM(( (!\grad|r~0_combout\ & ((\grad|Add16~5_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~5_sumout\)) ) + ( GND ) + ( \grad|Add18~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datab => \grad|ALT_INV_Add15~5_sumout\,
	datac => \grad|ALT_INV_Add16~5_sumout\,
	cin => \grad|Add18~6_cout\,
	sumout => \grad|Add18~1_sumout\);

-- Location: LABCELL_X57_Y8_N30
\grad|Add17~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~70_cout\ = CARRY(( \grad|Add1~mac_resulta\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add1~mac_resulta\,
	cin => GND,
	cout => \grad|Add17~70_cout\);

-- Location: LABCELL_X57_Y8_N33
\grad|Add17~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~66_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~1_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~1_sumout\)) ) + ( \grad|Add1~323\ ) + ( \grad|Add17~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add1~323\,
	datab => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~1_sumout\,
	datad => \grad|ALT_INV_Add16~1_sumout\,
	cin => \grad|Add17~70_cout\,
	cout => \grad|Add17~66_cout\);

-- Location: LABCELL_X57_Y8_N36
\grad|Add17~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~62_cout\ = CARRY(( (!\grad|r~0_combout\ & ((!\grad|Add16~1_sumout\))) # (\grad|r~0_combout\ & (!\grad|Add15~1_sumout\)) ) + ( (!\grad|r~0_combout\ & ((\grad|Add16~69_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~69_sumout\)) ) + ( 
-- \grad|Add17~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100010001000000000000000001111110000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add15~69_sumout\,
	datab => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~1_sumout\,
	datad => \grad|ALT_INV_Add16~1_sumout\,
	dataf => \grad|ALT_INV_Add16~69_sumout\,
	cin => \grad|Add17~66_cout\,
	cout => \grad|Add17~62_cout\);

-- Location: LABCELL_X57_Y8_N39
\grad|Add17~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~58_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~65_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~65_sumout\)) ) + ( !\grad|r~0_combout\ ) + ( \grad|Add17~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~65_sumout\,
	datad => \grad|ALT_INV_Add16~65_sumout\,
	cin => \grad|Add17~62_cout\,
	cout => \grad|Add17~58_cout\);

-- Location: LABCELL_X57_Y8_N42
\grad|Add17~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~54_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~61_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~61_sumout\)) ) + ( !\grad|Add11~1_sumout\ ) + ( \grad|Add17~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~61_sumout\,
	datad => \grad|ALT_INV_Add16~61_sumout\,
	dataf => \grad|ALT_INV_Add11~1_sumout\,
	cin => \grad|Add17~58_cout\,
	cout => \grad|Add17~54_cout\);

-- Location: LABCELL_X57_Y8_N45
\grad|Add17~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~50_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~57_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~57_sumout\)) ) + ( !\grad|Add9~1_sumout\ ) + ( \grad|Add17~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add9~1_sumout\,
	datab => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~57_sumout\,
	datad => \grad|ALT_INV_Add16~57_sumout\,
	cin => \grad|Add17~54_cout\,
	cout => \grad|Add17~50_cout\);

-- Location: LABCELL_X57_Y8_N48
\grad|Add17~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~46_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~53_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~53_sumout\)) ) + ( !\grad|Add7~1_sumout\ ) + ( \grad|Add17~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~53_sumout\,
	datad => \grad|ALT_INV_Add16~53_sumout\,
	dataf => \grad|ALT_INV_Add7~1_sumout\,
	cin => \grad|Add17~50_cout\,
	cout => \grad|Add17~46_cout\);

-- Location: LABCELL_X57_Y8_N51
\grad|Add17~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~42_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~49_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~49_sumout\)) ) + ( !\grad|Add5~1_sumout\ ) + ( \grad|Add17~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add15~49_sumout\,
	datab => \grad|ALT_INV_r~0_combout\,
	datad => \grad|ALT_INV_Add16~49_sumout\,
	dataf => \grad|ALT_INV_Add5~1_sumout\,
	cin => \grad|Add17~46_cout\,
	cout => \grad|Add17~42_cout\);

-- Location: LABCELL_X57_Y8_N54
\grad|Add17~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~38_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~45_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~45_sumout\)) ) + ( (\grad|Add4~0_combout\ & \grad|Add1~338\) ) + ( \grad|Add17~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add4~0_combout\,
	datab => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~45_sumout\,
	datad => \grad|ALT_INV_Add16~45_sumout\,
	dataf => \grad|ALT_INV_Add1~338\,
	cin => \grad|Add17~42_cout\,
	cout => \grad|Add17~38_cout\);

-- Location: LABCELL_X57_Y8_N57
\grad|Add17~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~34_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~41_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~41_sumout\)) ) + ( \grad|Add1~339\ ) + ( \grad|Add17~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~41_sumout\,
	datad => \grad|ALT_INV_Add16~41_sumout\,
	dataf => \grad|ALT_INV_Add1~339\,
	cin => \grad|Add17~38_cout\,
	cout => \grad|Add17~34_cout\);

-- Location: LABCELL_X57_Y7_N30
\grad|Add17~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~30_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~37_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~37_sumout\)) ) + ( GND ) + ( \grad|Add17~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~37_sumout\,
	datad => \grad|ALT_INV_Add16~37_sumout\,
	cin => \grad|Add17~34_cout\,
	cout => \grad|Add17~30_cout\);

-- Location: LABCELL_X57_Y7_N33
\grad|Add17~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~26_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~33_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~33_sumout\)) ) + ( GND ) + ( \grad|Add17~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~33_sumout\,
	datad => \grad|ALT_INV_Add16~33_sumout\,
	cin => \grad|Add17~30_cout\,
	cout => \grad|Add17~26_cout\);

-- Location: LABCELL_X57_Y7_N36
\grad|Add17~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~22_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~29_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~29_sumout\)) ) + ( GND ) + ( \grad|Add17~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~29_sumout\,
	datad => \grad|ALT_INV_Add16~29_sumout\,
	cin => \grad|Add17~26_cout\,
	cout => \grad|Add17~22_cout\);

-- Location: LABCELL_X57_Y7_N39
\grad|Add17~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~18_cout\ = CARRY(( (!\grad|r~0_combout\ & (\grad|Add16~25_sumout\)) # (\grad|r~0_combout\ & ((\grad|Add15~25_sumout\))) ) + ( GND ) + ( \grad|Add17~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datab => \grad|ALT_INV_Add16~25_sumout\,
	datac => \grad|ALT_INV_Add15~25_sumout\,
	cin => \grad|Add17~22_cout\,
	cout => \grad|Add17~18_cout\);

-- Location: LABCELL_X57_Y7_N42
\grad|Add17~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~14_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~21_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~21_sumout\)) ) + ( GND ) + ( \grad|Add17~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~21_sumout\,
	datad => \grad|ALT_INV_Add16~21_sumout\,
	cin => \grad|Add17~18_cout\,
	cout => \grad|Add17~14_cout\);

-- Location: LABCELL_X57_Y7_N45
\grad|Add17~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~10_cout\ = CARRY(( (!\grad|r~0_combout\ & ((\grad|Add16~17_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~17_sumout\)) ) + ( GND ) + ( \grad|Add17~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~17_sumout\,
	datad => \grad|ALT_INV_Add16~17_sumout\,
	cin => \grad|Add17~14_cout\,
	cout => \grad|Add17~10_cout\);

-- Location: LABCELL_X57_Y7_N48
\grad|Add17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~6_cout\ = CARRY(( GND ) + ( (!\grad|r~0_combout\ & ((\grad|Add16~13_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~13_sumout\)) ) + ( \grad|Add17~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_r~0_combout\,
	datac => \grad|ALT_INV_Add15~13_sumout\,
	dataf => \grad|ALT_INV_Add16~13_sumout\,
	cin => \grad|Add17~10_cout\,
	cout => \grad|Add17~6_cout\);

-- Location: LABCELL_X57_Y7_N51
\grad|Add17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add17~1_sumout\ = SUM(( (!\grad|r~0_combout\ & ((\grad|Add16~5_sumout\))) # (\grad|r~0_combout\ & (\grad|Add15~5_sumout\)) ) + ( VCC ) + ( \grad|Add17~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_Add15~5_sumout\,
	datac => \grad|ALT_INV_r~0_combout\,
	datad => \grad|ALT_INV_Add16~5_sumout\,
	cin => \grad|Add17~6_cout\,
	sumout => \grad|Add17~1_sumout\);

-- Location: LABCELL_X56_Y7_N39
\grad|r~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|r~2_combout\ = ( \grad|Add17~1_sumout\ & ( (!\grad|r~1_combout\) # (\grad|Add18~1_sumout\) ) ) # ( !\grad|Add17~1_sumout\ & ( (\grad|r~1_combout\ & \grad|Add18~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_r~1_combout\,
	datad => \grad|ALT_INV_Add18~1_sumout\,
	dataf => \grad|ALT_INV_Add17~1_sumout\,
	combout => \grad|r~2_combout\);

-- Location: FF_X56_Y7_N41
\grad|G_temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \grad|r~2_combout\,
	ena => \grad|G_temp[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|G_temp\(0));

-- Location: LABCELL_X56_Y7_N54
\grad|G_out[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|G_out[0]~0_combout\ = ( \grad|G_temp\(0) & ( (\sobel_x|data_ready_s~0_combout\) # (\grad|G_temp\(8)) ) ) # ( !\grad|G_temp\(0) & ( \grad|G_temp\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_G_temp\(8),
	datac => \sobel_x|ALT_INV_data_ready_s~0_combout\,
	dataf => \grad|ALT_INV_G_temp\(0),
	combout => \grad|G_out[0]~0_combout\);

-- Location: LABCELL_X40_Y5_N0
\pix_accum|chunk_out[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[0]~feeder_combout\ = ( \grad|G_out[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[0]~0_combout\,
	combout => \pix_accum|chunk_out[0]~feeder_combout\);

-- Location: LABCELL_X46_Y7_N9
\pix_accum|chunk_ready~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_ready~1_combout\ = ( \pix_accum|chunking:count[0]~DUPLICATE_q\ & ( (\pix_accum|chunking:count[1]~q\ & (\pix_accum|chunking:count[2]~q\ & \grad|pixel_ready~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pix_accum|ALT_INV_chunking:count[1]~q\,
	datac => \pix_accum|ALT_INV_chunking:count[2]~q\,
	datad => \grad|ALT_INV_pixel_ready~q\,
	dataf => \pix_accum|ALT_INV_chunking:count[0]~DUPLICATE_q\,
	combout => \pix_accum|chunk_ready~1_combout\);

-- Location: FF_X40_Y5_N2
\pix_accum|chunk_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(0));

-- Location: LABCELL_X40_Y1_N0
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X40_Y1_N1
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LABCELL_X40_Y1_N3
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X40_Y1_N4
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LABCELL_X40_Y1_N6
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X40_Y1_N7
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LABCELL_X40_Y1_N9
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X40_Y1_N10
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LABCELL_X40_Y1_N12
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X40_Y1_N13
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LABCELL_X40_Y1_N15
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X40_Y1_N17
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LABCELL_X40_Y1_N18
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\);

-- Location: FF_X40_Y1_N19
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: LABCELL_X40_Y1_N21
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\);

-- Location: FF_X40_Y1_N22
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7));

-- Location: LABCELL_X40_Y1_N24
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(8),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\);

-- Location: FF_X40_Y1_N25
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8));

-- Location: LABCELL_X40_Y1_N27
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(9),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\);

-- Location: FF_X40_Y1_N28
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9));

-- Location: LABCELL_X40_Y1_N30
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ 
-- ))
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(10),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\);

-- Location: FF_X40_Y1_N31
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10));

-- Location: LABCELL_X40_Y1_N33
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) ) + ( GND ) + ( \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(11),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout\);

-- Location: FF_X40_Y1_N35
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11));

-- Location: LABCELL_X46_Y5_N42
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: LABCELL_X46_Y5_N45
\fifo|scfifo_component|auto_generated|dpfifo|valid_rreq\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\ = (\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & \fifo_read_data~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \ALT_INV_fifo_read_data~input_o\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\);

-- Location: FF_X46_Y5_N44
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: FF_X46_Y5_N5
\fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: LABCELL_X46_Y5_N3
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( (!\fifo_read_data~input_o\ & ((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0)))) # 
-- (\fifo_read_data~input_o\ & (!\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110000111111000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_fifo_read_data~input_o\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datad => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X45_Y5_N0
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LABCELL_X46_Y5_N30
\fifo|scfifo_component|auto_generated|dpfifo|_~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ = ( !\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( (\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & \fifo_read_data~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \ALT_INV_fifo_read_data~input_o\,
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\);

-- Location: FF_X45_Y5_N2
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X45_Y5_N41
\fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: LABCELL_X45_Y5_N39
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( (!\fifo_read_data~input_o\ & ((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))) # 
-- (\fifo_read_data~input_o\ & (\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0))) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_fifo_read_data~input_o\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LABCELL_X45_Y5_N3
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X45_Y5_N5
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: FF_X45_Y5_N44
\fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X45_Y5_N42
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( (!\fifo_read_data~input_o\ & ((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)))) # 
-- (\fifo_read_data~input_o\ & (\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1))) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_fifo_read_data~input_o\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LABCELL_X45_Y5_N6
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X45_Y5_N8
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: FF_X45_Y5_N50
\fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X45_Y5_N48
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = (!\fifo_read_data~input_o\ & (((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3))))) # (\fifo_read_data~input_o\ & 
-- ((!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)))) # (\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- (\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111011000000011111101100000001111110110000000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_fifo_read_data~input_o\,
	datab => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datac => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X45_Y5_N9
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X45_Y5_N11
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X45_Y5_N59
\fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X45_Y5_N57
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( (!\fifo_read_data~input_o\ & ((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))) # 
-- (\fifo_read_data~input_o\ & (\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3))) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_fifo_read_data~input_o\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: FF_X45_Y5_N56
\fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X45_Y5_N12
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X45_Y5_N14
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: LABCELL_X45_Y5_N54
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( ((\fifo_read_data~input_o\ & \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\)) # 
-- (\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( (\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ((!\fifo_read_data~input_o\) # 
-- (!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_fifo_read_data~input_o\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LABCELL_X45_Y5_N15
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X45_Y5_N17
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: FF_X46_Y5_N29
\fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X46_Y5_N27
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \fifo_read_data~input_o\ & ( (!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)))) # 
-- (\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5))) ) ) # ( !\fifo_read_data~input_o\ & ( \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datad => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \ALT_INV_fifo_read_data~input_o\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: LABCELL_X45_Y5_N18
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\);

-- Location: FF_X45_Y5_N20
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: FF_X45_Y5_N38
\fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: LABCELL_X45_Y5_N36
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = (!\fifo_read_data~input_o\ & (((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7))))) # (\fifo_read_data~input_o\ & 
-- ((!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))) # (\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- (\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_fifo_read_data~input_o\,
	datab => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datad => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	combout => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: LABCELL_X45_Y5_N21
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(7),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\);

-- Location: FF_X45_Y5_N23
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7));

-- Location: FF_X46_Y5_N35
\fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(8));

-- Location: LABCELL_X46_Y5_N33
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ = (!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(8))))) # 
-- (\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\fifo_read_data~input_o\ & ((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(8)))) # (\fifo_read_data~input_o\ & 
-- (\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \ALT_INV_fifo_read_data~input_o\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(7),
	datad => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(8),
	combout => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\);

-- Location: FF_X45_Y5_N53
\fifo|scfifo_component|auto_generated|dpfifo|low_addressa[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(9));

-- Location: LABCELL_X45_Y5_N24
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(8),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\);

-- Location: FF_X45_Y5_N26
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8));

-- Location: LABCELL_X45_Y5_N51
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8) & ( ((\fifo_read_data~input_o\ & \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\)) # 
-- (\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(9)) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8) & ( (\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(9) & ((!\fifo_read_data~input_o\) # 
-- (!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_fifo_read_data~input_o\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(9),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(8),
	combout => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\);

-- Location: LABCELL_X45_Y5_N27
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\ ))
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\ = CARRY(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(9),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout\,
	cout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\);

-- Location: FF_X45_Y5_N29
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9));

-- Location: FF_X46_Y5_N26
\fifo|scfifo_component|auto_generated|dpfifo|low_addressa[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(10));

-- Location: LABCELL_X46_Y5_N24
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ = ( \fifo_read_data~input_o\ & ( (!\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(10)))) # 
-- (\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9))) ) ) # ( !\fifo_read_data~input_o\ & ( \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(9),
	datad => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(10),
	dataf => \ALT_INV_fifo_read_data~input_o\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\);

-- Location: LABCELL_X45_Y5_N30
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout\ = SUM(( \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10) ) + ( GND ) + ( 
-- \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(10),
	cin => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\,
	sumout => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout\);

-- Location: FF_X45_Y5_N32
\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10));

-- Location: FF_X45_Y5_N47
\fifo|scfifo_component|auto_generated|dpfifo|low_addressa[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(11));

-- Location: LABCELL_X45_Y5_N45
\fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ = ( \fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( (!\fifo_read_data~input_o\ & ((\fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(11)))) # 
-- (\fifo_read_data~input_o\ & (\fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10))) ) ) # ( !\fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( \fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_fifo_read_data~input_o\,
	datac => \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(10),
	datad => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(11),
	dataf => \fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\);

-- Location: FF_X56_Y7_N38
\grad|G_temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \grad|r~1_combout\,
	ena => \grad|G_temp[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|G_temp\(1));

-- Location: LABCELL_X55_Y7_N39
\grad|G_out[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|G_out[1]~1_combout\ = ( \grad|G_temp\(8) & ( \sobel_x|data_ready_s~0_combout\ ) ) # ( !\grad|G_temp\(8) & ( \sobel_x|data_ready_s~0_combout\ & ( \grad|G_temp\(1) ) ) ) # ( \grad|G_temp\(8) & ( !\sobel_x|data_ready_s~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_G_temp\(1),
	datae => \grad|ALT_INV_G_temp\(8),
	dataf => \sobel_x|ALT_INV_data_ready_s~0_combout\,
	combout => \grad|G_out[1]~1_combout\);

-- Location: FF_X40_Y5_N11
\pix_accum|chunk_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[1]~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(1));

-- Location: M10K_X41_Y3_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X56_Y7_N33
\grad|G_temp[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|G_temp[2]~2_combout\ = !\grad|r~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_r~0_combout\,
	combout => \grad|G_temp[2]~2_combout\);

-- Location: FF_X56_Y7_N35
\grad|G_temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \grad|G_temp[2]~2_combout\,
	ena => \grad|G_temp[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|G_temp\(2));

-- Location: LABCELL_X56_Y7_N30
\grad|G_out[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|G_out[2]~2_combout\ = ((\grad|G_temp\(2) & \sobel_x|data_ready_s~0_combout\)) # (\grad|G_temp\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_G_temp\(2),
	datab => \grad|ALT_INV_G_temp\(8),
	datac => \sobel_x|ALT_INV_data_ready_s~0_combout\,
	combout => \grad|G_out[2]~2_combout\);

-- Location: LABCELL_X40_Y5_N51
\pix_accum|chunk_out[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[2]~feeder_combout\ = ( \grad|G_out[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[2]~2_combout\,
	combout => \pix_accum|chunk_out[2]~feeder_combout\);

-- Location: FF_X40_Y5_N53
\pix_accum|chunk_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[2]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(2));

-- Location: LABCELL_X55_Y7_N3
\grad|G_temp[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|G_temp[3]~3_combout\ = ( !\grad|Add11~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_Add11~1_sumout\,
	combout => \grad|G_temp[3]~3_combout\);

-- Location: FF_X56_Y7_N26
\grad|G_temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_temp[3]~3_combout\,
	sload => VCC,
	ena => \grad|G_temp[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|G_temp\(3));

-- Location: LABCELL_X56_Y7_N24
\grad|G_out[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|G_out[3]~3_combout\ = ( \sobel_x|data_ready_s~0_combout\ & ( (\grad|G_temp\(3)) # (\grad|G_temp\(8)) ) ) # ( !\sobel_x|data_ready_s~0_combout\ & ( \grad|G_temp\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \grad|ALT_INV_G_temp\(8),
	datad => \grad|ALT_INV_G_temp\(3),
	dataf => \sobel_x|ALT_INV_data_ready_s~0_combout\,
	combout => \grad|G_out[3]~3_combout\);

-- Location: LABCELL_X40_Y5_N54
\pix_accum|chunk_out[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[3]~feeder_combout\ = ( \grad|G_out[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[3]~3_combout\,
	combout => \pix_accum|chunk_out[3]~feeder_combout\);

-- Location: FF_X40_Y5_N56
\pix_accum|chunk_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[3]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(3));

-- Location: M10K_X38_Y5_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LABCELL_X56_Y7_N27
\grad|G_temp[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|G_temp[4]~4_combout\ = !\grad|Add9~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add9~1_sumout\,
	combout => \grad|G_temp[4]~4_combout\);

-- Location: FF_X56_Y7_N29
\grad|G_temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \grad|G_temp[4]~4_combout\,
	ena => \grad|G_temp[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|G_temp\(4));

-- Location: LABCELL_X56_Y7_N48
\grad|G_out[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|G_out[4]~4_combout\ = ((\sobel_x|data_ready_s~0_combout\ & \grad|G_temp\(4))) # (\grad|G_temp\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|ALT_INV_data_ready_s~0_combout\,
	datab => \grad|ALT_INV_G_temp\(8),
	datac => \grad|ALT_INV_G_temp\(4),
	combout => \grad|G_out[4]~4_combout\);

-- Location: FF_X40_Y6_N50
\pix_accum|chunk_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[4]~4_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(4));

-- Location: LABCELL_X56_Y7_N45
\grad|G_temp[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|G_temp[5]~5_combout\ = ( !\grad|Add7~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_Add7~1_sumout\,
	combout => \grad|G_temp[5]~5_combout\);

-- Location: FF_X56_Y7_N47
\grad|G_temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \grad|G_temp[5]~5_combout\,
	ena => \grad|G_temp[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|G_temp\(5));

-- Location: LABCELL_X55_Y7_N12
\grad|G_out[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|G_out[5]~5_combout\ = ( \grad|G_temp\(8) & ( \sobel_x|data_ready_s~0_combout\ ) ) # ( !\grad|G_temp\(8) & ( \sobel_x|data_ready_s~0_combout\ & ( \grad|G_temp\(5) ) ) ) # ( \grad|G_temp\(8) & ( !\sobel_x|data_ready_s~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_G_temp\(5),
	datae => \grad|ALT_INV_G_temp\(8),
	dataf => \sobel_x|ALT_INV_data_ready_s~0_combout\,
	combout => \grad|G_out[5]~5_combout\);

-- Location: LABCELL_X40_Y6_N57
\pix_accum|chunk_out[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[5]~feeder_combout\ = ( \grad|G_out[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[5]~5_combout\,
	combout => \pix_accum|chunk_out[5]~feeder_combout\);

-- Location: FF_X40_Y6_N59
\pix_accum|chunk_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[5]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(5));

-- Location: M10K_X38_Y6_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y7_N42
\grad|G_temp[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|G_temp[6]~6_combout\ = ( !\grad|Add5~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_Add5~1_sumout\,
	combout => \grad|G_temp[6]~6_combout\);

-- Location: FF_X56_Y7_N49
\grad|G_temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_temp[6]~6_combout\,
	sload => VCC,
	ena => \grad|G_temp[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|G_temp\(6));

-- Location: LABCELL_X55_Y7_N21
\grad|G_out[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|G_out[6]~6_combout\ = ( \grad|G_temp\(8) & ( \sobel_x|data_ready_s~0_combout\ ) ) # ( !\grad|G_temp\(8) & ( \sobel_x|data_ready_s~0_combout\ & ( \grad|G_temp\(6) ) ) ) # ( \grad|G_temp\(8) & ( !\sobel_x|data_ready_s~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_G_temp\(6),
	datae => \grad|ALT_INV_G_temp\(8),
	dataf => \sobel_x|ALT_INV_data_ready_s~0_combout\,
	combout => \grad|G_out[6]~6_combout\);

-- Location: LABCELL_X40_Y5_N36
\pix_accum|chunk_out[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[6]~feeder_combout\ = ( \grad|G_out[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[6]~6_combout\,
	combout => \pix_accum|chunk_out[6]~feeder_combout\);

-- Location: FF_X40_Y5_N38
\pix_accum|chunk_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[6]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(6));

-- Location: LABCELL_X57_Y8_N12
\grad|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Add4~1_combout\ = ( \grad|Add4~0_combout\ & ( \grad|Add1~338\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_Add1~338\,
	datae => \grad|ALT_INV_Add4~0_combout\,
	combout => \grad|Add4~1_combout\);

-- Location: FF_X57_Y8_N13
\grad|G_temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \grad|Add4~1_combout\,
	ena => \grad|G_temp[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|G_temp\(7));

-- Location: LABCELL_X56_Y7_N51
\grad|G_out[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|G_out[7]~7_combout\ = ((\sobel_x|data_ready_s~0_combout\ & \grad|G_temp\(7))) # (\grad|G_temp\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|ALT_INV_data_ready_s~0_combout\,
	datab => \grad|ALT_INV_G_temp\(8),
	datac => \grad|ALT_INV_G_temp\(7),
	combout => \grad|G_out[7]~7_combout\);

-- Location: FF_X40_Y5_N41
\pix_accum|chunk_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[7]~7_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(7));

-- Location: M10K_X41_Y4_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y5_N42
\pix_accum|chunk_out[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[8]~feeder_combout\ = ( \grad|G_out[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[0]~0_combout\,
	combout => \pix_accum|chunk_out[8]~feeder_combout\);

-- Location: FF_X46_Y7_N20
\pix_accum|chunking:count[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunking:count[2]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunking:count[2]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y7_N48
\pix_accum|chunk_out[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[8]~0_combout\ = ( \pix_accum|chunking:count[1]~q\ & ( (!\pix_accum|chunking:count[0]~q\ & (\grad|pixel_ready~q\ & \pix_accum|chunking:count[2]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pix_accum|ALT_INV_chunking:count[0]~q\,
	datab => \grad|ALT_INV_pixel_ready~q\,
	datac => \pix_accum|ALT_INV_chunking:count[2]~DUPLICATE_q\,
	dataf => \pix_accum|ALT_INV_chunking:count[1]~q\,
	combout => \pix_accum|chunk_out[8]~0_combout\);

-- Location: FF_X40_Y5_N43
\pix_accum|chunk_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[8]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(8));

-- Location: FF_X40_Y5_N29
\pix_accum|chunk_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[1]~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(9));

-- Location: M10K_X38_Y7_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y5_N18
\pix_accum|chunk_out[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[10]~feeder_combout\ = ( \grad|G_out[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[2]~2_combout\,
	combout => \pix_accum|chunk_out[10]~feeder_combout\);

-- Location: FF_X40_Y5_N19
\pix_accum|chunk_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[10]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(10));

-- Location: LABCELL_X40_Y5_N21
\pix_accum|chunk_out[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[11]~feeder_combout\ = \grad|G_out[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \grad|ALT_INV_G_out[3]~3_combout\,
	combout => \pix_accum|chunk_out[11]~feeder_combout\);

-- Location: FF_X40_Y5_N23
\pix_accum|chunk_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[11]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(11));

-- Location: M10K_X38_Y3_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: FF_X40_Y5_N44
\pix_accum|chunk_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[4]~4_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(12));

-- Location: FF_X40_Y5_N20
\pix_accum|chunk_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[5]~5_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(13));

-- Location: M10K_X41_Y5_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y5_N45
\pix_accum|chunk_out[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[14]~feeder_combout\ = ( \grad|G_out[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[6]~6_combout\,
	combout => \pix_accum|chunk_out[14]~feeder_combout\);

-- Location: FF_X40_Y5_N47
\pix_accum|chunk_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[14]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(14));

-- Location: FF_X40_Y1_N16
\fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q\);

-- Location: FF_X40_Y5_N26
\pix_accum|chunk_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[7]~7_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(15));

-- Location: M10K_X49_Y5_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LABCELL_X48_Y4_N12
\pix_accum|chunk_out[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[16]~feeder_combout\ = ( \grad|G_out[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[0]~0_combout\,
	combout => \pix_accum|chunk_out[16]~feeder_combout\);

-- Location: LABCELL_X46_Y7_N45
\pix_accum|chunk_out[16]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[16]~1_combout\ = ( !\pix_accum|chunking:count[1]~q\ & ( (\pix_accum|chunking:count[2]~DUPLICATE_q\ & (\grad|pixel_ready~q\ & \pix_accum|chunking:count[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pix_accum|ALT_INV_chunking:count[2]~DUPLICATE_q\,
	datab => \grad|ALT_INV_pixel_ready~q\,
	datac => \pix_accum|ALT_INV_chunking:count[0]~DUPLICATE_q\,
	dataf => \pix_accum|ALT_INV_chunking:count[1]~q\,
	combout => \pix_accum|chunk_out[16]~1_combout\);

-- Location: FF_X48_Y4_N14
\pix_accum|chunk_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[16]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(16));

-- Location: LABCELL_X48_Y4_N21
\pix_accum|chunk_out[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[17]~feeder_combout\ = ( \grad|G_out[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[1]~1_combout\,
	combout => \pix_accum|chunk_out[17]~feeder_combout\);

-- Location: FF_X48_Y4_N23
\pix_accum|chunk_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[17]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(17));

-- Location: M10K_X49_Y4_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: FF_X40_Y7_N53
\pix_accum|chunk_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[2]~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(18));

-- Location: FF_X40_Y7_N11
\pix_accum|chunk_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[3]~3_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(19));

-- Location: M10K_X41_Y7_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: FF_X40_Y5_N17
\pix_accum|chunk_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[4]~4_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(20));

-- Location: LABCELL_X40_Y5_N30
\pix_accum|chunk_out[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[21]~feeder_combout\ = ( \grad|G_out[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[5]~5_combout\,
	combout => \pix_accum|chunk_out[21]~feeder_combout\);

-- Location: FF_X40_Y5_N32
\pix_accum|chunk_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[21]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(21));

-- Location: M10K_X38_Y4_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: FF_X55_Y7_N53
\pix_accum|chunk_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[6]~6_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(22));

-- Location: LABCELL_X55_Y4_N36
\pix_accum|chunk_out[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[23]~feeder_combout\ = ( \grad|G_out[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[7]~7_combout\,
	combout => \pix_accum|chunk_out[23]~feeder_combout\);

-- Location: FF_X55_Y4_N38
\pix_accum|chunk_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[23]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(23));

-- Location: M10K_X58_Y4_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y7_N24
\pix_accum|chunk_out[24]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[24]~2_combout\ = ( !\pix_accum|chunking:count[1]~q\ & ( (!\pix_accum|chunking:count[0]~DUPLICATE_q\ & (\pix_accum|chunking:count[2]~DUPLICATE_q\ & \grad|pixel_ready~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pix_accum|ALT_INV_chunking:count[0]~DUPLICATE_q\,
	datac => \pix_accum|ALT_INV_chunking:count[2]~DUPLICATE_q\,
	datad => \grad|ALT_INV_pixel_ready~q\,
	dataf => \pix_accum|ALT_INV_chunking:count[1]~q\,
	combout => \pix_accum|chunk_out[24]~2_combout\);

-- Location: FF_X40_Y2_N29
\pix_accum|chunk_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[0]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(24));

-- Location: LABCELL_X40_Y2_N9
\pix_accum|chunk_out[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[25]~feeder_combout\ = ( \grad|G_out[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[1]~1_combout\,
	combout => \pix_accum|chunk_out[25]~feeder_combout\);

-- Location: FF_X40_Y2_N10
\pix_accum|chunk_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[25]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(25));

-- Location: M10K_X49_Y1_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LABCELL_X57_Y7_N24
\pix_accum|chunk_out[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[26]~feeder_combout\ = ( \grad|G_out[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[2]~2_combout\,
	combout => \pix_accum|chunk_out[26]~feeder_combout\);

-- Location: FF_X57_Y7_N26
\pix_accum|chunk_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[26]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(26));

-- Location: LABCELL_X57_Y7_N21
\pix_accum|chunk_out[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[27]~feeder_combout\ = ( \grad|G_out[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[3]~3_combout\,
	combout => \pix_accum|chunk_out[27]~feeder_combout\);

-- Location: FF_X57_Y7_N23
\pix_accum|chunk_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[27]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(27));

-- Location: M10K_X58_Y8_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: LABCELL_X57_Y7_N0
\pix_accum|chunk_out[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[28]~feeder_combout\ = ( \grad|G_out[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[4]~4_combout\,
	combout => \pix_accum|chunk_out[28]~feeder_combout\);

-- Location: FF_X57_Y7_N2
\pix_accum|chunk_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[28]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(28));

-- Location: FF_X57_Y7_N59
\pix_accum|chunk_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[5]~5_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(29));

-- Location: M10K_X58_Y3_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: FF_X40_Y2_N38
\pix_accum|chunk_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[6]~6_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(30));

-- Location: FF_X40_Y2_N20
\pix_accum|chunk_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[7]~7_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(31));

-- Location: M10K_X38_Y2_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: LABCELL_X48_Y7_N27
\pix_accum|chunk_out[32]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[32]~feeder_combout\ = ( \grad|G_out[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[0]~0_combout\,
	combout => \pix_accum|chunk_out[32]~feeder_combout\);

-- Location: LABCELL_X46_Y7_N30
\pix_accum|chunk_out[32]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[32]~3_combout\ = ( \pix_accum|chunking:count[1]~q\ & ( (\pix_accum|chunking:count[0]~q\ & (\grad|pixel_ready~q\ & !\pix_accum|chunking:count[2]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pix_accum|ALT_INV_chunking:count[0]~q\,
	datab => \grad|ALT_INV_pixel_ready~q\,
	datac => \pix_accum|ALT_INV_chunking:count[2]~DUPLICATE_q\,
	dataf => \pix_accum|ALT_INV_chunking:count[1]~q\,
	combout => \pix_accum|chunk_out[32]~3_combout\);

-- Location: FF_X48_Y7_N29
\pix_accum|chunk_out[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[32]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(32));

-- Location: LABCELL_X48_Y7_N57
\pix_accum|chunk_out[33]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[33]~feeder_combout\ = ( \grad|G_out[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[1]~1_combout\,
	combout => \pix_accum|chunk_out[33]~feeder_combout\);

-- Location: FF_X48_Y7_N59
\pix_accum|chunk_out[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[33]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(33));

-- Location: M10K_X49_Y3_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LABCELL_X57_Y7_N12
\pix_accum|chunk_out[34]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[34]~feeder_combout\ = ( \grad|G_out[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[2]~2_combout\,
	combout => \pix_accum|chunk_out[34]~feeder_combout\);

-- Location: FF_X57_Y7_N14
\pix_accum|chunk_out[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[34]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(34));

-- Location: LABCELL_X57_Y7_N15
\pix_accum|chunk_out[35]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[35]~feeder_combout\ = ( \grad|G_out[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[3]~3_combout\,
	combout => \pix_accum|chunk_out[35]~feeder_combout\);

-- Location: FF_X57_Y7_N17
\pix_accum|chunk_out[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[35]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(35));

-- Location: M10K_X58_Y7_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: FF_X55_Y7_N10
\pix_accum|chunk_out[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[4]~4_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(36));

-- Location: FF_X55_Y7_N38
\pix_accum|chunk_out[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[5]~5_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(37));

-- Location: M10K_X49_Y8_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: FF_X46_Y7_N59
\pix_accum|chunk_out[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[6]~6_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(38));

-- Location: LABCELL_X46_Y7_N12
\pix_accum|chunk_out[39]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[39]~feeder_combout\ = ( \grad|G_out[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[7]~7_combout\,
	combout => \pix_accum|chunk_out[39]~feeder_combout\);

-- Location: FF_X46_Y7_N14
\pix_accum|chunk_out[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[39]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(39));

-- Location: M10K_X41_Y8_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y7_N27
\pix_accum|chunk_out[40]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[40]~4_combout\ = ( !\pix_accum|chunking:count[2]~DUPLICATE_q\ & ( (\pix_accum|chunking:count[1]~q\ & (!\pix_accum|chunking:count[0]~DUPLICATE_q\ & \grad|pixel_ready~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pix_accum|ALT_INV_chunking:count[1]~q\,
	datab => \pix_accum|ALT_INV_chunking:count[0]~DUPLICATE_q\,
	datac => \grad|ALT_INV_pixel_ready~q\,
	dataf => \pix_accum|ALT_INV_chunking:count[2]~DUPLICATE_q\,
	combout => \pix_accum|chunk_out[40]~4_combout\);

-- Location: FF_X40_Y2_N50
\pix_accum|chunk_out[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[0]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[40]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(40));

-- Location: LABCELL_X40_Y2_N33
\pix_accum|chunk_out[41]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[41]~feeder_combout\ = ( \grad|G_out[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[1]~1_combout\,
	combout => \pix_accum|chunk_out[41]~feeder_combout\);

-- Location: FF_X40_Y2_N35
\pix_accum|chunk_out[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[41]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[40]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(41));

-- Location: M10K_X41_Y1_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 40,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 40,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: LABCELL_X48_Y6_N15
\pix_accum|chunk_out[42]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[42]~feeder_combout\ = ( \grad|G_out[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[2]~2_combout\,
	combout => \pix_accum|chunk_out[42]~feeder_combout\);

-- Location: FF_X48_Y6_N17
\pix_accum|chunk_out[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[42]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[40]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(42));

-- Location: LABCELL_X48_Y6_N21
\pix_accum|chunk_out[43]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[43]~feeder_combout\ = ( \grad|G_out[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[3]~3_combout\,
	combout => \pix_accum|chunk_out[43]~feeder_combout\);

-- Location: FF_X48_Y6_N23
\pix_accum|chunk_out[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[43]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[40]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(43));

-- Location: M10K_X49_Y6_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 42,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 42,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: LABCELL_X57_Y7_N6
\pix_accum|chunk_out[44]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[44]~feeder_combout\ = ( \grad|G_out[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[4]~4_combout\,
	combout => \pix_accum|chunk_out[44]~feeder_combout\);

-- Location: FF_X57_Y7_N8
\pix_accum|chunk_out[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[44]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[40]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(44));

-- Location: FF_X57_Y7_N11
\pix_accum|chunk_out[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[5]~5_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[40]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(45));

-- Location: M10K_X58_Y6_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 44,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 44,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: FF_X40_Y2_N14
\pix_accum|chunk_out[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[6]~6_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[40]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(46));

-- Location: FF_X40_Y2_N17
\pix_accum|chunk_out[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[7]~7_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[40]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(47));

-- Location: M10K_X41_Y2_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 46,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 46,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y7_N6
\pix_accum|chunk_out[48]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[48]~5_combout\ = (!\pix_accum|chunking:count[1]~q\ & (\pix_accum|chunking:count[0]~DUPLICATE_q\ & (!\pix_accum|chunking:count[2]~DUPLICATE_q\ & \grad|pixel_ready~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pix_accum|ALT_INV_chunking:count[1]~q\,
	datab => \pix_accum|ALT_INV_chunking:count[0]~DUPLICATE_q\,
	datac => \pix_accum|ALT_INV_chunking:count[2]~DUPLICATE_q\,
	datad => \grad|ALT_INV_pixel_ready~q\,
	combout => \pix_accum|chunk_out[48]~5_combout\);

-- Location: FF_X40_Y2_N56
\pix_accum|chunk_out[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[0]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[48]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(48));

-- Location: LABCELL_X40_Y2_N0
\pix_accum|chunk_out[49]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[49]~feeder_combout\ = ( \grad|G_out[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[1]~1_combout\,
	combout => \pix_accum|chunk_out[49]~feeder_combout\);

-- Location: FF_X40_Y2_N2
\pix_accum|chunk_out[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[49]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[48]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(49));

-- Location: M10K_X38_Y1_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 48,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 48,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: FF_X40_Y6_N5
\pix_accum|chunk_out[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[2]~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[48]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(50));

-- Location: FF_X40_Y7_N26
\pix_accum|chunk_out[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[3]~3_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[48]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(51));

-- Location: M10K_X38_Y8_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 50,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 50,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: FF_X40_Y6_N11
\pix_accum|chunk_out[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[4]~4_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[48]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(52));

-- Location: LABCELL_X40_Y6_N36
\pix_accum|chunk_out[53]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[53]~feeder_combout\ = ( \grad|G_out[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[5]~5_combout\,
	combout => \pix_accum|chunk_out[53]~feeder_combout\);

-- Location: FF_X40_Y6_N38
\pix_accum|chunk_out[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[53]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[48]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(53));

-- Location: M10K_X41_Y6_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 52,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 52,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: FF_X40_Y2_N44
\pix_accum|chunk_out[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[6]~6_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[48]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(54));

-- Location: FF_X40_Y2_N47
\pix_accum|chunk_out[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[7]~7_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[48]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(55));

-- Location: M10K_X49_Y2_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 54,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 54,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: LABCELL_X48_Y7_N48
\pix_accum|chunk_out[56]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[56]~feeder_combout\ = ( \grad|G_out[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[0]~0_combout\,
	combout => \pix_accum|chunk_out[56]~feeder_combout\);

-- Location: LABCELL_X46_Y7_N21
\pix_accum|chunk_out[56]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[56]~6_combout\ = ( !\pix_accum|chunking:count[2]~DUPLICATE_q\ & ( (!\pix_accum|chunking:count[1]~q\ & (!\pix_accum|chunking:count[0]~DUPLICATE_q\ & \grad|pixel_ready~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pix_accum|ALT_INV_chunking:count[1]~q\,
	datab => \pix_accum|ALT_INV_chunking:count[0]~DUPLICATE_q\,
	datad => \grad|ALT_INV_pixel_ready~q\,
	dataf => \pix_accum|ALT_INV_chunking:count[2]~DUPLICATE_q\,
	combout => \pix_accum|chunk_out[56]~6_combout\);

-- Location: FF_X48_Y7_N50
\pix_accum|chunk_out[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[56]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[56]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(56));

-- Location: LABCELL_X48_Y7_N33
\pix_accum|chunk_out[57]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pix_accum|chunk_out[57]~feeder_combout\ = ( \grad|G_out[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \grad|ALT_INV_G_out[1]~1_combout\,
	combout => \pix_accum|chunk_out[57]~feeder_combout\);

-- Location: FF_X48_Y7_N35
\pix_accum|chunk_out[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pix_accum|chunk_out[57]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \pix_accum|chunk_out[56]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(57));

-- Location: M10K_X49_Y7_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 56,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 56,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: FF_X56_Y7_N8
\pix_accum|chunk_out[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[2]~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[56]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(58));

-- Location: FF_X56_Y7_N11
\pix_accum|chunk_out[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[3]~3_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[56]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(59));

-- Location: M10K_X58_Y2_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 58,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 58,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: FF_X56_Y7_N14
\pix_accum|chunk_out[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[4]~4_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[56]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(60));

-- Location: FF_X56_Y7_N20
\pix_accum|chunk_out[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[5]~5_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[56]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(61));

-- Location: M10K_X58_Y5_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 60,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 60,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: FF_X55_Y7_N56
\pix_accum|chunk_out[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[6]~6_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[56]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(62));

-- Location: FF_X56_Y7_N17
\pix_accum|chunk_out[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \grad|G_out[7]~7_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \pix_accum|chunk_out[56]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_accum|chunk_out\(63));

-- Location: M10K_X58_Y1_N0
\fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "PixelChunkOutFIFO:fifo|scfifo:scfifo_component|scfifo_8se1:auto_generated|a_dpfifo_a5d1:dpfifo|altsyncram_e7k1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 62,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 62,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y15_N3
\grad|cnt~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|cnt~4_combout\ = ( !\grad|Equal0~0_combout\ & ( !\grad|cnt\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \grad|ALT_INV_cnt\(0),
	dataf => \grad|ALT_INV_Equal0~0_combout\,
	combout => \grad|cnt~4_combout\);

-- Location: FF_X52_Y15_N4
\grad|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \grad|cnt~4_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_x|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|cnt\(0));

-- Location: MLABCELL_X52_Y15_N36
\grad|cnt[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|cnt[1]~3_combout\ = ( \grad|cnt\(0) & ( !\sobel_x|data_ready_s~0_combout\ $ (!\grad|cnt\(1)) ) ) # ( !\grad|cnt\(0) & ( \grad|cnt\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sobel_x|ALT_INV_data_ready_s~0_combout\,
	datad => \grad|ALT_INV_cnt\(1),
	dataf => \grad|ALT_INV_cnt\(0),
	combout => \grad|cnt[1]~3_combout\);

-- Location: FF_X52_Y15_N38
\grad|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \grad|cnt[1]~3_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|cnt\(1));

-- Location: FF_X52_Y15_N58
\grad|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \grad|cnt[2]~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|cnt\(2));

-- Location: MLABCELL_X52_Y15_N57
\grad|cnt[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|cnt[2]~2_combout\ = ( \grad|cnt\(2) & ( \grad|cnt\(0) & ( (!\grad|cnt\(1)) # (!\sobel_x|data_ready_s~0_combout\) ) ) ) # ( !\grad|cnt\(2) & ( \grad|cnt\(0) & ( (\grad|cnt\(1) & \sobel_x|data_ready_s~0_combout\) ) ) ) # ( \grad|cnt\(2) & ( 
-- !\grad|cnt\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000101000001011111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_cnt\(1),
	datac => \sobel_x|ALT_INV_data_ready_s~0_combout\,
	datae => \grad|ALT_INV_cnt\(2),
	dataf => \grad|ALT_INV_cnt\(0),
	combout => \grad|cnt[2]~2_combout\);

-- Location: FF_X52_Y15_N59
\grad|cnt[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \grad|cnt[2]~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|cnt[2]~DUPLICATE_q\);

-- Location: MLABCELL_X52_Y15_N48
\grad|cnt[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|cnt[3]~1_combout\ = ( \grad|cnt\(3) & ( \grad|cnt\(0) & ( (!\sobel_x|data_ready_s~0_combout\) # ((!\grad|cnt[2]~DUPLICATE_q\) # (!\grad|cnt\(1))) ) ) ) # ( !\grad|cnt\(3) & ( \grad|cnt\(0) & ( (\sobel_x|data_ready_s~0_combout\ & 
-- (\grad|cnt[2]~DUPLICATE_q\ & \grad|cnt\(1))) ) ) ) # ( \grad|cnt\(3) & ( !\grad|cnt\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000001000000011111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sobel_x|ALT_INV_data_ready_s~0_combout\,
	datab => \grad|ALT_INV_cnt[2]~DUPLICATE_q\,
	datac => \grad|ALT_INV_cnt\(1),
	datae => \grad|ALT_INV_cnt\(3),
	dataf => \grad|ALT_INV_cnt\(0),
	combout => \grad|cnt[3]~1_combout\);

-- Location: FF_X52_Y15_N50
\grad|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \grad|cnt[3]~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|cnt\(3));

-- Location: MLABCELL_X52_Y15_N18
\grad|cnt[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|cnt[4]~0_combout\ = ( \grad|cnt\(4) & ( \grad|cnt\(2) & ( (!\grad|cnt\(3)) # ((!\grad|cnt\(0)) # ((!\grad|cnt\(1)) # (!\sobel_x|data_ready_s~0_combout\))) ) ) ) # ( !\grad|cnt\(4) & ( \grad|cnt\(2) & ( (\grad|cnt\(3) & (\grad|cnt\(0) & 
-- (\grad|cnt\(1) & \sobel_x|data_ready_s~0_combout\))) ) ) ) # ( \grad|cnt\(4) & ( !\grad|cnt\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_cnt\(3),
	datab => \grad|ALT_INV_cnt\(0),
	datac => \grad|ALT_INV_cnt\(1),
	datad => \sobel_x|ALT_INV_data_ready_s~0_combout\,
	datae => \grad|ALT_INV_cnt\(4),
	dataf => \grad|ALT_INV_cnt\(2),
	combout => \grad|cnt[4]~0_combout\);

-- Location: FF_X52_Y15_N20
\grad|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \grad|cnt[4]~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|cnt\(4));

-- Location: MLABCELL_X52_Y15_N0
\grad|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \grad|Equal0~0_combout\ = ( !\grad|cnt\(2) & ( (\grad|cnt\(3) & (!\grad|cnt\(0) & (\grad|cnt\(4) & !\grad|cnt\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \grad|ALT_INV_cnt\(3),
	datab => \grad|ALT_INV_cnt\(0),
	datac => \grad|ALT_INV_cnt\(4),
	datad => \grad|ALT_INV_cnt\(1),
	dataf => \grad|ALT_INV_cnt\(2),
	combout => \grad|Equal0~0_combout\);

-- Location: FF_X52_Y15_N1
\grad|image_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \grad|Equal0~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \sobel_x|data_ready_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \grad|image_done~q\);

-- Location: LABCELL_X63_Y2_N27
\dist|done~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dist|done~0_combout\ = ((\enable~input_o\ & \dist|cnt\(3))) # (\dist|done~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_enable~input_o\,
	datac => \dist|ALT_INV_cnt\(3),
	datad => \dist|ALT_INV_done~q\,
	combout => \dist|done~0_combout\);

-- Location: FF_X63_Y2_N28
\dist|done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \dist|done~0_combout\,
	clrn => \ALT_INV_ack~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dist|done~q\);

-- Location: MLABCELL_X72_Y12_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


