<profile>

<section name = "Vitis HLS Report for 'Self_attention_Pipeline_l_scale_outp_i9_l_j9'" level="0">
<item name = "Date">Wed Sep  6 10:24:11 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.417 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">784, 784, 7.840 us, 7.840 us, 784, 784, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_scale_outp_i9_l_j9">782, 782, 16, 1, 1, 768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 485, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 643, 192, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_42_22_1_1_U431">mux_42_22_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln210_1_fu_266_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln210_fu_278_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln211_fu_338_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln213_fu_332_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln346_fu_424_p2">+, 0, 0, 14, 9, 8</column>
<column name="result_V_9_fu_517_p2">-, 0, 0, 15, 1, 8</column>
<column name="sub_ln1512_fu_438_p2">-, 0, 0, 15, 7, 8</column>
<column name="icmp_ln210_fu_260_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="icmp_ln211_fu_284_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="r_V_fu_476_p2">lshr, 0, 0, 163, 55, 55</column>
<column name="result_V_fu_522_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln210_1_fu_298_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln210_fu_290_p3">select, 0, 0, 7, 1, 1</column>
<column name="ush_fu_448_p3">select, 0, 0, 9, 1, 9</column>
<column name="val_fu_510_p3">select, 0, 0, 8, 1, 8</column>
<column name="r_V_53_fu_482_p2">shl, 0, 0, 163, 55, 55</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i9_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten377_load">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_j9_load">9, 2, 7, 14</column>
<column name="i9_fu_114">9, 2, 4, 8</column>
<column name="indvar_flatten377_fu_118">9, 2, 10, 20</column>
<column name="j9_fu_110">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln213_reg_567">8, 0, 8, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i9_fu_114">4, 0, 4, 0</column>
<column name="indvar_flatten377_fu_118">10, 0, 10, 0</column>
<column name="isNeg_reg_657">1, 0, 1, 0</column>
<column name="j9_fu_110">7, 0, 7, 0</column>
<column name="p_Result_36_reg_652">23, 0, 23, 0</column>
<column name="p_Result_s_reg_647">1, 0, 1, 0</column>
<column name="p_Result_s_reg_647_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="select_ln210_1_reg_557">4, 0, 4, 0</column>
<column name="trunc_ln210_reg_562">2, 0, 2, 0</column>
<column name="ush_reg_662">9, 0, 9, 0</column>
<column name="v102_V_reg_612">22, 0, 22, 0</column>
<column name="v104_reg_632">32, 0, 32, 0</column>
<column name="v105_reg_642">32, 0, 32, 0</column>
<column name="v125_1_addr_reg_597">8, 0, 8, 0</column>
<column name="v125_2_addr_reg_602">8, 0, 8, 0</column>
<column name="v125_3_addr_reg_607">8, 0, 8, 0</column>
<column name="v125_addr_reg_592">8, 0, 8, 0</column>
<column name="v346_load_reg_627">32, 0, 32, 0</column>
<column name="val_reg_667">8, 0, 8, 0</column>
<column name="select_ln210_1_reg_557">64, 32, 4, 0</column>
<column name="trunc_ln210_reg_562">64, 32, 2, 0</column>
<column name="v125_1_addr_reg_597">64, 32, 8, 0</column>
<column name="v125_2_addr_reg_602">64, 32, 8, 0</column>
<column name="v125_3_addr_reg_607">64, 32, 8, 0</column>
<column name="v125_addr_reg_592">64, 32, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_scale_outp_i9_l_j9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_scale_outp_i9_l_j9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_scale_outp_i9_l_j9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_scale_outp_i9_l_j9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_scale_outp_i9_l_j9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_scale_outp_i9_l_j9, return value</column>
<column name="grp_fu_705_p_din0">out, 32, ap_ctrl_hs, Self_attention_Pipeline_l_scale_outp_i9_l_j9, return value</column>
<column name="grp_fu_705_p_din1">out, 32, ap_ctrl_hs, Self_attention_Pipeline_l_scale_outp_i9_l_j9, return value</column>
<column name="grp_fu_705_p_dout0">in, 32, ap_ctrl_hs, Self_attention_Pipeline_l_scale_outp_i9_l_j9, return value</column>
<column name="grp_fu_705_p_ce">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_scale_outp_i9_l_j9, return value</column>
<column name="grp_fu_713_p_din0">out, 32, ap_ctrl_hs, Self_attention_Pipeline_l_scale_outp_i9_l_j9, return value</column>
<column name="grp_fu_713_p_dout0">in, 32, ap_ctrl_hs, Self_attention_Pipeline_l_scale_outp_i9_l_j9, return value</column>
<column name="grp_fu_713_p_ce">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_scale_outp_i9_l_j9, return value</column>
<column name="v346_address0">out, 4, ap_memory, v346, array</column>
<column name="v346_ce0">out, 1, ap_memory, v346, array</column>
<column name="v346_q0">in, 32, ap_memory, v346, array</column>
<column name="acc_outp2_V_address0">out, 8, ap_memory, acc_outp2_V, array</column>
<column name="acc_outp2_V_ce0">out, 1, ap_memory, acc_outp2_V, array</column>
<column name="acc_outp2_V_q0">in, 22, ap_memory, acc_outp2_V, array</column>
<column name="acc_outp2_V_1_address0">out, 8, ap_memory, acc_outp2_V_1, array</column>
<column name="acc_outp2_V_1_ce0">out, 1, ap_memory, acc_outp2_V_1, array</column>
<column name="acc_outp2_V_1_q0">in, 22, ap_memory, acc_outp2_V_1, array</column>
<column name="acc_outp2_V_2_address0">out, 8, ap_memory, acc_outp2_V_2, array</column>
<column name="acc_outp2_V_2_ce0">out, 1, ap_memory, acc_outp2_V_2, array</column>
<column name="acc_outp2_V_2_q0">in, 22, ap_memory, acc_outp2_V_2, array</column>
<column name="acc_outp2_V_3_address0">out, 8, ap_memory, acc_outp2_V_3, array</column>
<column name="acc_outp2_V_3_ce0">out, 1, ap_memory, acc_outp2_V_3, array</column>
<column name="acc_outp2_V_3_q0">in, 22, ap_memory, acc_outp2_V_3, array</column>
<column name="v125_address0">out, 8, ap_memory, v125, array</column>
<column name="v125_ce0">out, 1, ap_memory, v125, array</column>
<column name="v125_we0">out, 1, ap_memory, v125, array</column>
<column name="v125_d0">out, 8, ap_memory, v125, array</column>
<column name="v125_1_address0">out, 8, ap_memory, v125_1, array</column>
<column name="v125_1_ce0">out, 1, ap_memory, v125_1, array</column>
<column name="v125_1_we0">out, 1, ap_memory, v125_1, array</column>
<column name="v125_1_d0">out, 8, ap_memory, v125_1, array</column>
<column name="v125_2_address0">out, 8, ap_memory, v125_2, array</column>
<column name="v125_2_ce0">out, 1, ap_memory, v125_2, array</column>
<column name="v125_2_we0">out, 1, ap_memory, v125_2, array</column>
<column name="v125_2_d0">out, 8, ap_memory, v125_2, array</column>
<column name="v125_3_address0">out, 8, ap_memory, v125_3, array</column>
<column name="v125_3_ce0">out, 1, ap_memory, v125_3, array</column>
<column name="v125_3_we0">out, 1, ap_memory, v125_3, array</column>
<column name="v125_3_d0">out, 8, ap_memory, v125_3, array</column>
</table>
</item>
</section>
</profile>
