$date
	Sat Oct 22 19:59:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#802974
b11010 &
b11010 %
1$
b11010 !
1"
#802975
0"
#802978
b1101 &
b1101 %
#802982
b101000 &
b101000 %
#802986
b10100 &
b10100 %
#802990
b1010 &
b1010 %
#802994
b101 &
b101 %
#802998
b10000 &
b10000 %
#803002
b1000 &
b1000 %
#803006
b100 &
b100 %
#803010
b10 &
b10 %
#803014
b1 &
1#
b1 %
#803018
b0 &
b0 %
0#
0$
#1812757
b10 !
1"
#1812758
b10 &
b10 %
1$
#1812759
0"
#1812762
b1 &
b1 %
1#
#1812766
b0 &
0#
b0 %
0$
#2754947
b1110 !
1"
#2754950
b1110 &
b1110 %
1$
#2754951
0"
#2754954
b111 &
b111 %
#2754958
b10110 &
b10110 %
#2754962
b1011 &
b1011 %
#2754966
b100010 &
b100010 %
#2754970
b10001 &
b10001 %
#2754974
b110100 &
b110100 %
#2754978
b11010 &
b11010 %
#2754982
b1101 &
b1101 %
#2754986
b101000 &
b101000 %
#2754990
b10100 &
b10100 %
#2754994
b1010 &
b1010 %
#2754998
b101 &
b101 %
#2755002
b10000 &
b10000 %
#2755006
b1000 &
b1000 %
#2755010
b100 &
b100 %
#2755014
b10 &
b10 %
#2755018
b1 &
b1 %
1#
#2755022
b0 &
0#
b0 %
0$
#4500012
