{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618360174440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618360174462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 21:29:34 2021 " "Processing started: Tue Apr 13 21:29:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618360174462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618360174462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl-cap-8 -c vhdl-cap-8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl-cap-8 -c vhdl-cap-8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618360174462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1618360175564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193527 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618360193527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA-behv " "Found design unit 1: CSA-behv" {  } { { "CSA.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CSA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193530 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "CSA.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CSA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618360193530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPA-behv " "Found design unit 1: CPA-behv" {  } { { "CPA.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CPA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193532 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPA " "Found entity 1: CPA" {  } { { "CPA.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CPA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618360193532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behv " "Found design unit 1: main-behv" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193536 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618360193536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618360193609 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "15 14 main.vhd(75) " "VHDL expression error at main.vhd(75): expression has 15 elements, but must have 14 elements" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 75 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1618360193618 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I2 main.vhd(73) " "VHDL error at main.vhd(73): formal port or parameter \"I2\" must have actual or default value" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 73 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1618360193619 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1618360193620 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618360193868 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 13 21:29:53 2021 " "Processing ended: Tue Apr 13 21:29:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618360193868 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618360193868 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618360193868 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618360193868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618360174440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618360174462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 21:29:34 2021 " "Processing started: Tue Apr 13 21:29:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618360174462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618360174462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl-cap-8 -c vhdl-cap-8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl-cap-8 -c vhdl-cap-8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618360174462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1618360175564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193527 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618360193527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA-behv " "Found design unit 1: CSA-behv" {  } { { "CSA.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CSA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193530 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "CSA.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CSA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618360193530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPA-behv " "Found design unit 1: CPA-behv" {  } { { "CPA.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CPA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193532 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPA " "Found entity 1: CPA" {  } { { "CPA.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CPA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618360193532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behv " "Found design unit 1: main-behv" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193536 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618360193536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618360193609 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "15 14 main.vhd(75) " "VHDL expression error at main.vhd(75): expression has 15 elements, but must have 14 elements" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 75 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1618360193618 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I2 main.vhd(73) " "VHDL error at main.vhd(73): formal port or parameter \"I2\" must have actual or default value" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 73 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1618360193619 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1618360193620 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618360193868 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 13 21:29:53 2021 " "Processing ended: Tue Apr 13 21:29:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618360193868 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618360193868 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618360193868 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618360193868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1618360174440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618360174462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 21:29:34 2021 " "Processing started: Tue Apr 13 21:29:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618360174462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1618360174462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl-cap-8 -c vhdl-cap-8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl-cap-8 -c vhdl-cap-8" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1618360174462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Quartus II" 0 -1 1618360175564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193527 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1618360193527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA-behv " "Found design unit 1: CSA-behv" {  } { { "CSA.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CSA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193530 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "CSA.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CSA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1618360193530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPA-behv " "Found design unit 1: CPA-behv" {  } { { "CPA.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CPA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193532 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPA " "Found entity 1: CPA" {  } { { "CPA.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CPA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1618360193532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behv " "Found design unit 1: main-behv" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193536 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360193536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1618360193536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 0 -1 1618360193609 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "15 14 main.vhd(75) " "VHDL expression error at main.vhd(75): expression has 15 elements, but must have 14 elements" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 75 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 1 0 "Quartus II" 0 -1 1618360193618 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I2 main.vhd(73) " "VHDL error at main.vhd(73): formal port or parameter \"I2\" must have actual or default value" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 73 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 1 0 "Quartus II" 0 -1 1618360193619 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 1 0 "Quartus II" 0 -1 1618360193620 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618360193868 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 13 21:29:53 2021 " "Processing ended: Tue Apr 13 21:29:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618360193868 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618360193868 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618360193868 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1618360193868 ""}
