design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/content/wrapped_hsv_mixer,wrapped_hsv_mixer,RUN_2022.06.08_16.33.07,flow completed,0h6m8s0ms,0h4m42s0ms,-3.3333333333333335,0.11376617262500001,-1,31.1,673.64,-1,0,0,0,0,0,0,0,1,0,-1,-1,110969,24079,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,91804886.0,0.0,34.66,32.93,3.96,5.81,-1,3703,4496,118,835,0,0,0,3848,118,0,55,193,418,696,320,26,119,222,50,234,1428,0,1662,102034.1088,0.00203,0.00217,1.81e-05,0.00261,0.00276,3.09e-08,0.00292,0.00325,4.34e-08,29.39,21.0,47.61904761904762,20,AREA 0,5,30,1,153.6,153.18,0.4,0.3,sky130_fd_sc_hd,4,4
