Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Nov 30 02:03:30 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     24          
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (79)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: Clk_Div_4/num_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_scene_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_scene_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (79)
-------------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.412        0.000                      0                  459        0.156        0.000                      0                  459        4.500        0.000                       0                   284  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.412        0.000                      0                  459        0.156        0.000                      0                  459        4.500        0.000                       0                   284  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MD1/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.936ns (34.642%)  route 3.653ns (65.358%))
  Logic Levels:           5  (CARRY4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.562     5.083    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Mouse_Ctrl/MC1/xpos_reg[3]/Q
                         net (fo=13, routed)          1.316     6.918    Mouse_Ctrl/MC1/Q[3]
    SLICE_X15Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.042 r  Mouse_Ctrl/MC1/i__carry__0_i_6/O
                         net (fo=3, routed)           0.510     7.551    Mouse_Ctrl/MC1/xpos_reg[4]_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.675 f  Mouse_Ctrl/MC1/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.842     8.518    VGA_Ctrl/geqOp_inferred__0/i__carry__0
    SLICE_X12Y18         LUT5 (Prop_lut5_I3_O)        0.152     8.670 r  VGA_Ctrl/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.524     9.193    Mouse_Ctrl/MD1/enable_mouse_display_reg_7[0]
    SLICE_X13Y18         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.689     9.882 r  Mouse_Ctrl/MD1/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.461    10.343    Mouse_Ctrl/MD1/geqOp
    SLICE_X10Y18         LUT5 (Prop_lut5_I1_O)        0.329    10.672 r  Mouse_Ctrl/MD1/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000    10.672    Mouse_Ctrl/MD1/enable_mouse_display_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.441    14.782    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y18         FDRE (Setup_fdre_C_D)        0.077    15.084    Mouse_Ctrl/MD1/enable_mouse_display_reg
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 2.555ns (48.299%)  route 2.735ns (51.701%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.566     5.087    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.036     6.579    Mouse_Ctrl/MC1/y_overflow
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124     6.703 r  Mouse_Ctrl/MC1/y_pos[7]_i_6/O
                         net (fo=1, routed)           0.000     6.703    Mouse_Ctrl/MC1/y_pos[7]_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.235 r  Mouse_Ctrl/MC1/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.235    Mouse_Ctrl/MC1/y_pos_reg[7]_i_2_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.548 f  Mouse_Ctrl/MC1/i__carry__0_i_2__2/O[3]
                         net (fo=3, routed)           0.813     8.361    Mouse_Ctrl/MC1/i__carry__0_i_2__2_n_4
    SLICE_X8Y16          LUT2 (Prop_lut2_I1_O)        0.306     8.667 r  Mouse_Ctrl/MC1/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     8.667    Mouse_Ctrl/MC1/i__carry__0_i_3__4_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.159 f  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.886    10.045    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X8Y14          LUT5 (Prop_lut5_I4_O)        0.332    10.377 r  Mouse_Ctrl/MC1/y_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.377    Mouse_Ctrl/MC1/y_pos[10]_i_1_n_0
    SLICE_X8Y14          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.445    14.786    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[10]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X8Y14          FDRE (Setup_fdre_C_D)        0.077    15.102    Mouse_Ctrl/MC1/y_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 2.408ns (45.981%)  route 2.829ns (54.019%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.566     5.087    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  Mouse_Ctrl/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Mouse_Ctrl/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.337     6.880    Mouse_Ctrl/MC1/x_overflow
    SLICE_X13Y14         LUT3 (Prop_lut3_I1_O)        0.124     7.004 r  Mouse_Ctrl/MC1/x_pos[7]_i_3/O
                         net (fo=1, routed)           0.000     7.004    Mouse_Ctrl/MC1/x_pos[7]_i_3_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.405 r  Mouse_Ctrl/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.405    Mouse_Ctrl/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.739 r  Mouse_Ctrl/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.814     8.554    Mouse_Ctrl/MC1/plusOp3[9]
    SLICE_X14Y15         LUT2 (Prop_lut2_I0_O)        0.303     8.857 r  Mouse_Ctrl/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.857    Mouse_Ctrl/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.315 f  Mouse_Ctrl/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.678     9.992    Mouse_Ctrl/MC1/gtOp
    SLICE_X14Y13         LUT5 (Prop_lut5_I4_O)        0.332    10.324 r  Mouse_Ctrl/MC1/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.324    Mouse_Ctrl/MC1/x_pos[1]_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.445    14.786    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X14Y13         FDRE (Setup_fdre_C_D)        0.077    15.088    Mouse_Ctrl/MC1/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 2.555ns (49.257%)  route 2.632ns (50.743%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.566     5.087    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.036     6.579    Mouse_Ctrl/MC1/y_overflow
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124     6.703 r  Mouse_Ctrl/MC1/y_pos[7]_i_6/O
                         net (fo=1, routed)           0.000     6.703    Mouse_Ctrl/MC1/y_pos[7]_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.235 r  Mouse_Ctrl/MC1/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.235    Mouse_Ctrl/MC1/y_pos_reg[7]_i_2_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.548 f  Mouse_Ctrl/MC1/i__carry__0_i_2__2/O[3]
                         net (fo=3, routed)           0.813     8.361    Mouse_Ctrl/MC1/i__carry__0_i_2__2_n_4
    SLICE_X8Y16          LUT2 (Prop_lut2_I1_O)        0.306     8.667 r  Mouse_Ctrl/MC1/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     8.667    Mouse_Ctrl/MC1/i__carry__0_i_3__4_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.159 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.783     9.942    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.332    10.274 r  Mouse_Ctrl/MC1/y_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.274    Mouse_Ctrl/MC1/y_pos[7]_i_1_n_0
    SLICE_X11Y14         FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.446    14.787    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[7]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.032    15.044    Mouse_Ctrl/MC1/y_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 2.408ns (46.007%)  route 2.826ns (53.993%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.566     5.087    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  Mouse_Ctrl/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Mouse_Ctrl/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.337     6.880    Mouse_Ctrl/MC1/x_overflow
    SLICE_X13Y14         LUT3 (Prop_lut3_I1_O)        0.124     7.004 r  Mouse_Ctrl/MC1/x_pos[7]_i_3/O
                         net (fo=1, routed)           0.000     7.004    Mouse_Ctrl/MC1/x_pos[7]_i_3_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.405 r  Mouse_Ctrl/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.405    Mouse_Ctrl/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.739 r  Mouse_Ctrl/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.814     8.554    Mouse_Ctrl/MC1/plusOp3[9]
    SLICE_X14Y15         LUT2 (Prop_lut2_I0_O)        0.303     8.857 r  Mouse_Ctrl/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.857    Mouse_Ctrl/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.315 f  Mouse_Ctrl/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.675     9.989    Mouse_Ctrl/MC1/gtOp
    SLICE_X14Y13         LUT5 (Prop_lut5_I4_O)        0.332    10.321 r  Mouse_Ctrl/MC1/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.321    Mouse_Ctrl/MC1/x_pos[2]_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.445    14.786    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X14Y13         FDRE (Setup_fdre_C_D)        0.081    15.092    Mouse_Ctrl/MC1/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 2.408ns (46.050%)  route 2.821ns (53.950%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.566     5.087    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  Mouse_Ctrl/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Mouse_Ctrl/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.337     6.880    Mouse_Ctrl/MC1/x_overflow
    SLICE_X13Y14         LUT3 (Prop_lut3_I1_O)        0.124     7.004 r  Mouse_Ctrl/MC1/x_pos[7]_i_3/O
                         net (fo=1, routed)           0.000     7.004    Mouse_Ctrl/MC1/x_pos[7]_i_3_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.405 r  Mouse_Ctrl/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.405    Mouse_Ctrl/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.739 r  Mouse_Ctrl/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.814     8.554    Mouse_Ctrl/MC1/plusOp3[9]
    SLICE_X14Y15         LUT2 (Prop_lut2_I0_O)        0.303     8.857 r  Mouse_Ctrl/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.857    Mouse_Ctrl/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.315 f  Mouse_Ctrl/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.670     9.984    Mouse_Ctrl/MC1/gtOp
    SLICE_X12Y13         LUT5 (Prop_lut5_I4_O)        0.332    10.316 r  Mouse_Ctrl/MC1/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.316    Mouse_Ctrl/MC1/x_pos[0]_i_1_n_0
    SLICE_X12Y13         FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.445    14.786    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[0]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X12Y13         FDRE (Setup_fdre_C_D)        0.077    15.088    Mouse_Ctrl/MC1/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 2.555ns (49.286%)  route 2.629ns (50.714%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.566     5.087    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.036     6.579    Mouse_Ctrl/MC1/y_overflow
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124     6.703 r  Mouse_Ctrl/MC1/y_pos[7]_i_6/O
                         net (fo=1, routed)           0.000     6.703    Mouse_Ctrl/MC1/y_pos[7]_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.235 r  Mouse_Ctrl/MC1/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.235    Mouse_Ctrl/MC1/y_pos_reg[7]_i_2_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.548 f  Mouse_Ctrl/MC1/i__carry__0_i_2__2/O[3]
                         net (fo=3, routed)           0.813     8.361    Mouse_Ctrl/MC1/i__carry__0_i_2__2_n_4
    SLICE_X8Y16          LUT2 (Prop_lut2_I1_O)        0.306     8.667 r  Mouse_Ctrl/MC1/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     8.667    Mouse_Ctrl/MC1/i__carry__0_i_3__4_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.159 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.780     9.939    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.332    10.271 r  Mouse_Ctrl/MC1/y_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.271    Mouse_Ctrl/MC1/y_pos[6]_i_1_n_0
    SLICE_X11Y14         FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.446    14.787    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[6]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.031    15.043    Mouse_Ctrl/MC1/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 2.408ns (46.129%)  route 2.812ns (53.871%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.566     5.087    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  Mouse_Ctrl/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Mouse_Ctrl/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.337     6.880    Mouse_Ctrl/MC1/x_overflow
    SLICE_X13Y14         LUT3 (Prop_lut3_I1_O)        0.124     7.004 r  Mouse_Ctrl/MC1/x_pos[7]_i_3/O
                         net (fo=1, routed)           0.000     7.004    Mouse_Ctrl/MC1/x_pos[7]_i_3_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.405 r  Mouse_Ctrl/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.405    Mouse_Ctrl/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.739 r  Mouse_Ctrl/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.814     8.554    Mouse_Ctrl/MC1/plusOp3[9]
    SLICE_X14Y15         LUT2 (Prop_lut2_I0_O)        0.303     8.857 r  Mouse_Ctrl/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.857    Mouse_Ctrl/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.315 r  Mouse_Ctrl/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.661     9.975    Mouse_Ctrl/MC1/gtOp
    SLICE_X12Y15         LUT5 (Prop_lut5_I3_O)        0.332    10.307 r  Mouse_Ctrl/MC1/x_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    10.307    Mouse_Ctrl/MC1/x_pos[9]_i_1_n_0
    SLICE_X12Y15         FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.444    14.785    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[9]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X12Y15         FDRE (Setup_fdre_C_D)        0.079    15.089    Mouse_Ctrl/MC1/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 2.408ns (46.753%)  route 2.742ns (53.247%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.566     5.087    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  Mouse_Ctrl/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Mouse_Ctrl/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.337     6.880    Mouse_Ctrl/MC1/x_overflow
    SLICE_X13Y14         LUT3 (Prop_lut3_I1_O)        0.124     7.004 r  Mouse_Ctrl/MC1/x_pos[7]_i_3/O
                         net (fo=1, routed)           0.000     7.004    Mouse_Ctrl/MC1/x_pos[7]_i_3_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.405 r  Mouse_Ctrl/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.405    Mouse_Ctrl/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.739 r  Mouse_Ctrl/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.814     8.554    Mouse_Ctrl/MC1/plusOp3[9]
    SLICE_X14Y15         LUT2 (Prop_lut2_I0_O)        0.303     8.857 r  Mouse_Ctrl/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.857    Mouse_Ctrl/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.315 f  Mouse_Ctrl/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.591     9.906    Mouse_Ctrl/MC1/gtOp
    SLICE_X12Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.238 r  Mouse_Ctrl/MC1/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.238    Mouse_Ctrl/MC1/x_pos[5]_i_1_n_0
    SLICE_X12Y14         FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.445    14.786    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[5]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X12Y14         FDRE (Setup_fdre_C_D)        0.077    15.088    Mouse_Ctrl/MC1/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 2.408ns (46.780%)  route 2.739ns (53.220%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.566     5.087    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  Mouse_Ctrl/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Mouse_Ctrl/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.337     6.880    Mouse_Ctrl/MC1/x_overflow
    SLICE_X13Y14         LUT3 (Prop_lut3_I1_O)        0.124     7.004 r  Mouse_Ctrl/MC1/x_pos[7]_i_3/O
                         net (fo=1, routed)           0.000     7.004    Mouse_Ctrl/MC1/x_pos[7]_i_3_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.405 r  Mouse_Ctrl/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.405    Mouse_Ctrl/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.739 r  Mouse_Ctrl/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.814     8.554    Mouse_Ctrl/MC1/plusOp3[9]
    SLICE_X14Y15         LUT2 (Prop_lut2_I0_O)        0.303     8.857 r  Mouse_Ctrl/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.857    Mouse_Ctrl/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.315 f  Mouse_Ctrl/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.588     9.903    Mouse_Ctrl/MC1/gtOp
    SLICE_X12Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.235 r  Mouse_Ctrl/MC1/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.235    Mouse_Ctrl/MC1/x_pos[6]_i_1_n_0
    SLICE_X12Y14         FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.445    14.786    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[6]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X12Y14         FDRE (Setup_fdre_C_D)        0.081    15.092    Mouse_Ctrl/MC1/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  4.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.474    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.111     1.727    Mouse_Ctrl/MC1/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X6Y10          LUT3 (Prop_lut3_I2_O)        0.048     1.775 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame[1]_i_1/O
                         net (fo=1, routed)           0.000     1.775    Mouse_Ctrl/MC1/Inst_Ps2Interface/frame[1]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.862     1.989    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[1]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.131     1.618    Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/FSM_onehot_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/FSM_onehot_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.474    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[17]/Q
                         net (fo=3, routed)           0.108     1.723    Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[18]_1
    SLICE_X5Y11          LUT5 (Prop_lut5_I4_O)        0.045     1.768 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state[18]_i_1/O
                         net (fo=1, routed)           0.000     1.768    Mouse_Ctrl/MC1/Inst_Ps2Interface_n_42
    SLICE_X5Y11          FDRE                                         r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.862     1.989    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[18]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.091     1.578    Mouse_Ctrl/MC1/FSM_onehot_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.071%)  route 0.122ns (36.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.590     1.473    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  Mouse_Ctrl/MC1/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Mouse_Ctrl/MC1/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.122     1.759    Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[8]_0[2]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.045     1.804 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.804    Mouse_Ctrl/MC1/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.862     1.989    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     1.611    Mouse_Ctrl/MC1/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/load_tx_data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.546%)  route 0.169ns (54.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.593     1.476    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/Q
                         net (fo=11, routed)          0.169     1.786    Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_100us_counter_enable
    SLICE_X4Y10          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/load_tx_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.862     1.989    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.075     1.586    Mouse_Ctrl/MC1/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.595     1.478    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.128     1.606 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=2, routed)           0.069     1.675    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter
    SLICE_X1Y6           LUT4 (Prop_lut4_I1_O)        0.099     1.774 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.774    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.866     1.993    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.091     1.569    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.474    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/Q
                         net (fo=2, routed)           0.069     1.671    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.099     1.770 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.770    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.861     1.988    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.091     1.565    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.188ns (53.495%)  route 0.163ns (46.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.474    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[6]/Q
                         net (fo=3, routed)           0.163     1.779    Mouse_Ctrl/MC1/Inst_Ps2Interface/CONV_INTEGER[5]
    SLICE_X6Y10          LUT3 (Prop_lut3_I2_O)        0.047     1.826 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame[5]_i_1/O
                         net (fo=1, routed)           0.000     1.826    Mouse_Ctrl/MC1/Inst_Ps2Interface/frame[5]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.862     1.989    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[5]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.131     1.618    Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_100us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (75.925%)  route 0.072ns (24.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.593     1.476    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_100us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.128     1.604 f  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_100us_done_reg/Q
                         net (fo=2, routed)           0.072     1.676    Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_100us_done
    SLICE_X1Y10          LUT5 (Prop_lut5_I0_O)        0.099     1.775 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.775    Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state[6]_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.864     1.991    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.091     1.567    Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.593     1.476    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/Q
                         net (fo=6, routed)           0.105     1.745    Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[10]
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.045     1.790 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state[11]_i_1/O
                         net (fo=1, routed)           0.000     1.790    Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state[11]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.864     1.991    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.091     1.580    Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/ypos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.051%)  route 0.119ns (41.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.562     1.445    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Mouse_Ctrl/MC1/y_pos_reg[1]/Q
                         net (fo=5, routed)           0.119     1.728    Mouse_Ctrl/MC1/y_pos[1]
    SLICE_X9Y13          FDRE                                         r  Mouse_Ctrl/MC1/ypos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.831     1.958    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  Mouse_Ctrl/MC1/ypos_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.057     1.515    Mouse_Ctrl/MC1/ypos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y19   FSM_sequential_scene_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y19   FSM_sequential_scene_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y19   FSM_sequential_scene_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49    Clk_Div_4/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49    Clk_Div_4/num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y11   Mouse_Ctrl/DB_L/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y11   Mouse_Ctrl/DB_L/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y11   Mouse_Ctrl/DB_L/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y11   Mouse_Ctrl/DB_L/DFF_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   FSM_sequential_scene_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   FSM_sequential_scene_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   FSM_sequential_scene_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   FSM_sequential_scene_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   FSM_sequential_scene_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   FSM_sequential_scene_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    Clk_Div_4/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    Clk_Div_4/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    Clk_Div_4/num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    Clk_Div_4/num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   FSM_sequential_scene_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   FSM_sequential_scene_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   FSM_sequential_scene_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   FSM_sequential_scene_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   FSM_sequential_scene_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   FSM_sequential_scene_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    Clk_Div_4/num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    Clk_Div_4/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    Clk_Div_4/num_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    Clk_Div_4/num_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.951ns  (logic 15.786ns (29.812%)  route 37.165ns (70.188%))
  Logic Levels:           49  (CARRY4=28 FDRE=1 LUT2=3 LUT3=8 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[3]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA_Ctrl/pixel_cnt_reg[3]/Q
                         net (fo=36, routed)          2.228     2.917    VGA_Ctrl/Q[0]
    SLICE_X8Y27          LUT4 (Prop_lut4_I0_O)        0.124     3.041 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=21, routed)          2.130     5.170    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I3_O)        0.124     5.294 f  VGA_Ctrl/mem_FPCAT_0_i_167/O
                         net (fo=11, routed)          0.701     5.995    VGA_Ctrl/av_cnt[7]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124     6.119 f  VGA_Ctrl/mem_FPCAT_0_i_69/O
                         net (fo=58, routed)          3.522     9.641    VGA_Ctrl/mem_FPCAT_0_i_69_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.765 r  VGA_Ctrl/mem_FPCAT_0_i_345/O
                         net (fo=130, routed)         4.350    14.115    VGA_Ctrl/mem_FPCAT_0_i_1043_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I2_O)        0.124    14.239 r  VGA_Ctrl/mem_FPCAT_0_i_1357/O
                         net (fo=1, routed)           0.000    14.239    VGA_Ctrl/mem_FPCAT_0_i_1357_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.640 r  VGA_Ctrl/mem_FPCAT_0_i_1146/CO[3]
                         net (fo=1, routed)           0.000    14.640    VGA_Ctrl/mem_FPCAT_0_i_1146_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  VGA_Ctrl/mem_FPCAT_0_i_895/CO[3]
                         net (fo=29, routed)          1.351    16.105    VGA_Ctrl/mem_FPCAT_0_i_895_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.685 r  VGA_Ctrl/mem_FPCAT_0_i_896/CO[3]
                         net (fo=6, routed)           1.095    17.781    VGA_Ctrl/mem_FPCAT_0_i_896_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    18.379 r  VGA_Ctrl/mem_FPCAT_0_i_1120/O[1]
                         net (fo=2, routed)           0.814    19.193    VGA_Ctrl/mem_FPCAT_0_i_1120_n_6
    SLICE_X1Y30          LUT3 (Prop_lut3_I2_O)        0.331    19.524 r  VGA_Ctrl/mem_FPCAT_0_i_1038/O
                         net (fo=2, routed)           0.983    20.507    VGA_Ctrl/mem_FPCAT_0_i_1038_n_0
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.332    20.839 r  VGA_Ctrl/mem_FPCAT_0_i_1042/O
                         net (fo=1, routed)           0.000    20.839    VGA_Ctrl/mem_FPCAT_0_i_1042_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.352 r  VGA_Ctrl/mem_FPCAT_0_i_738/CO[3]
                         net (fo=1, routed)           0.000    21.352    VGA_Ctrl/mem_FPCAT_0_i_738_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.469 r  VGA_Ctrl/mem_FPCAT_0_i_737/CO[3]
                         net (fo=1, routed)           0.000    21.469    VGA_Ctrl/mem_FPCAT_0_i_737_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.586 r  VGA_Ctrl/mem_FPCAT_0_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.586    VGA_Ctrl/mem_FPCAT_0_i_1166_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.901 r  VGA_Ctrl/mem_FPCAT_0_i_932/O[3]
                         net (fo=5, routed)           1.307    23.208    VGA_Ctrl/mem_FPCAT_0_i_932_n_4
    SLICE_X0Y38          LUT3 (Prop_lut3_I1_O)        0.307    23.515 r  VGA_Ctrl/mem_FPCAT_0_i_1167/O
                         net (fo=1, routed)           0.789    24.304    VGA_Ctrl/mem_FPCAT_0_i_1167_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    24.428 r  VGA_Ctrl/mem_FPCAT_0_i_928/O
                         net (fo=1, routed)           0.000    24.428    VGA_Ctrl/mem_FPCAT_0_i_928_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.829 r  VGA_Ctrl/mem_FPCAT_0_i_586/CO[3]
                         net (fo=1, routed)           0.000    24.829    VGA_Ctrl/mem_FPCAT_0_i_586_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.142 r  VGA_Ctrl/mem_FPCAT_0_i_325/O[3]
                         net (fo=6, routed)           1.228    26.370    VGA_Ctrl_n_224
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.306    26.676 r  mem_FPCAT_0_i_322/O
                         net (fo=1, routed)           0.000    26.676    mem_FPCAT_0_i_322_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.226 r  mem_FPCAT_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    27.226    mem_FPCAT_0_i_162_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.465 r  mem_FPCAT_0_i_68/O[2]
                         net (fo=32, routed)          1.010    28.475    VGA_Ctrl/mem_FPCAT_0_i_66_0[2]
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.302    28.777 r  VGA_Ctrl/mem_FPCAT_0_i_177/O
                         net (fo=1, routed)           0.000    28.777    VGA_Ctrl/mem_FPCAT_0_i_177_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.178 r  VGA_Ctrl/mem_FPCAT_0_i_71/CO[3]
                         net (fo=31, routed)          1.151    30.329    VGA_Ctrl/mem_FPCAT_0_i_71_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.152    30.481 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=32, routed)          2.421    32.902    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.326    33.228 r  VGA_Ctrl/mem_FPCAT_0_i_62/O
                         net (fo=1, routed)           0.569    33.796    VGA_Ctrl/mem_FPCAT_0_i_62_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.303 r  VGA_Ctrl/mem_FPCAT_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.303    VGA_Ctrl/mem_FPCAT_0_i_34_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.417 r  VGA_Ctrl/mem_FPCAT_0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.417    VGA_Ctrl/mem_FPCAT_0_i_49_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.656 r  VGA_Ctrl/mem_FPCAT_0_i_48/O[2]
                         net (fo=2, routed)           1.197    35.853    VGA_Ctrl/Pixel_Gen/FPCAT_addr10_in[13]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.302    36.155 r  VGA_Ctrl/mem_FPCAT_0_i_50/O
                         net (fo=1, routed)           0.000    36.155    VGA_Ctrl/mem_FPCAT_0_i_50_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.531 r  VGA_Ctrl/mem_FPCAT_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.531    VGA_Ctrl/mem_FPCAT_0_i_23_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.648 r  VGA_Ctrl/mem_FPCAT_0_i_782/CO[3]
                         net (fo=1, routed)           0.000    36.648    VGA_Ctrl/mem_FPCAT_0_i_782_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.971 r  VGA_Ctrl/mem_FPCAT_0_i_781/O[1]
                         net (fo=21, routed)          1.681    38.652    FPCAT_addr0[19]
    SLICE_X9Y46          LUT3 (Prop_lut3_I1_O)        0.334    38.986 r  mem_FPCAT_0_i_1451/O
                         net (fo=1, routed)           0.613    39.599    VGA_Ctrl/mem_FPCAT_0_i_1271_1[2]
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    40.211 r  VGA_Ctrl/mem_FPCAT_0_i_1272/CO[3]
                         net (fo=1, routed)           0.000    40.211    VGA_Ctrl/mem_FPCAT_0_i_1272_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.534 r  VGA_Ctrl/mem_FPCAT_0_i_1113/O[1]
                         net (fo=3, routed)           0.979    41.513    VGA_Ctrl_n_327
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.334    41.847 r  mem_FPCAT_0_i_1094/O
                         net (fo=1, routed)           0.499    42.346    VGA_Ctrl/mem_FPCAT_0_i_776[1]
    SLICE_X11Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    42.946 r  VGA_Ctrl/mem_FPCAT_0_i_780/CO[3]
                         net (fo=1, routed)           0.000    42.946    VGA_Ctrl/mem_FPCAT_0_i_780_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  VGA_Ctrl/mem_FPCAT_0_i_504/CO[3]
                         net (fo=1, routed)           0.000    43.060    VGA_Ctrl/mem_FPCAT_0_i_504_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.299 r  VGA_Ctrl/mem_FPCAT_0_i_501/O[2]
                         net (fo=3, routed)           1.617    44.916    VGA_Ctrl_n_505
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.302    45.218 r  mem_FPCAT_0_i_485/O
                         net (fo=1, routed)           0.476    45.694    VGA_Ctrl/mem_FPCAT_0_i_142[0]
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    46.273 r  VGA_Ctrl/mem_FPCAT_0_i_277/O[2]
                         net (fo=3, routed)           0.789    47.062    VGA_Ctrl_n_516
    SLICE_X5Y48          LUT3 (Prop_lut3_I2_O)        0.301    47.363 r  mem_FPCAT_0_i_137/O
                         net (fo=2, routed)           0.529    47.892    mem_FPCAT_0_i_137_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.429 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           0.818    49.247    mem_FPCAT_0_i_58_n_5
    SLICE_X4Y45          LUT2 (Prop_lut2_I1_O)        0.302    49.549 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    49.549    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5[2]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.797 r  VGA_Ctrl/mem_FPCAT_0_i_10/O[2]
                         net (fo=2, routed)           0.467    50.264    Pixel_Gen/mem_FPCAT_0_i_9_0[2]
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    50.946 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           0.953    51.899    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X3Y45          LUT3 (Prop_lut3_I1_O)        0.153    52.052 r  Pixel_Gen/mem_FPCAT_0_i_3/O
                         net (fo=1, routed)           0.899    52.951    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y18         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.921ns  (logic 15.757ns (29.775%)  route 37.164ns (70.225%))
  Logic Levels:           49  (CARRY4=28 FDRE=1 LUT2=3 LUT3=8 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[3]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA_Ctrl/pixel_cnt_reg[3]/Q
                         net (fo=36, routed)          2.228     2.917    VGA_Ctrl/Q[0]
    SLICE_X8Y27          LUT4 (Prop_lut4_I0_O)        0.124     3.041 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=21, routed)          2.130     5.170    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I3_O)        0.124     5.294 f  VGA_Ctrl/mem_FPCAT_0_i_167/O
                         net (fo=11, routed)          0.701     5.995    VGA_Ctrl/av_cnt[7]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124     6.119 f  VGA_Ctrl/mem_FPCAT_0_i_69/O
                         net (fo=58, routed)          3.522     9.641    VGA_Ctrl/mem_FPCAT_0_i_69_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.765 r  VGA_Ctrl/mem_FPCAT_0_i_345/O
                         net (fo=130, routed)         4.350    14.115    VGA_Ctrl/mem_FPCAT_0_i_1043_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I2_O)        0.124    14.239 r  VGA_Ctrl/mem_FPCAT_0_i_1357/O
                         net (fo=1, routed)           0.000    14.239    VGA_Ctrl/mem_FPCAT_0_i_1357_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.640 r  VGA_Ctrl/mem_FPCAT_0_i_1146/CO[3]
                         net (fo=1, routed)           0.000    14.640    VGA_Ctrl/mem_FPCAT_0_i_1146_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  VGA_Ctrl/mem_FPCAT_0_i_895/CO[3]
                         net (fo=29, routed)          1.351    16.105    VGA_Ctrl/mem_FPCAT_0_i_895_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.685 r  VGA_Ctrl/mem_FPCAT_0_i_896/CO[3]
                         net (fo=6, routed)           1.095    17.781    VGA_Ctrl/mem_FPCAT_0_i_896_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    18.379 r  VGA_Ctrl/mem_FPCAT_0_i_1120/O[1]
                         net (fo=2, routed)           0.814    19.193    VGA_Ctrl/mem_FPCAT_0_i_1120_n_6
    SLICE_X1Y30          LUT3 (Prop_lut3_I2_O)        0.331    19.524 r  VGA_Ctrl/mem_FPCAT_0_i_1038/O
                         net (fo=2, routed)           0.983    20.507    VGA_Ctrl/mem_FPCAT_0_i_1038_n_0
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.332    20.839 r  VGA_Ctrl/mem_FPCAT_0_i_1042/O
                         net (fo=1, routed)           0.000    20.839    VGA_Ctrl/mem_FPCAT_0_i_1042_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.352 r  VGA_Ctrl/mem_FPCAT_0_i_738/CO[3]
                         net (fo=1, routed)           0.000    21.352    VGA_Ctrl/mem_FPCAT_0_i_738_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.469 r  VGA_Ctrl/mem_FPCAT_0_i_737/CO[3]
                         net (fo=1, routed)           0.000    21.469    VGA_Ctrl/mem_FPCAT_0_i_737_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.586 r  VGA_Ctrl/mem_FPCAT_0_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.586    VGA_Ctrl/mem_FPCAT_0_i_1166_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.901 r  VGA_Ctrl/mem_FPCAT_0_i_932/O[3]
                         net (fo=5, routed)           1.307    23.208    VGA_Ctrl/mem_FPCAT_0_i_932_n_4
    SLICE_X0Y38          LUT3 (Prop_lut3_I1_O)        0.307    23.515 r  VGA_Ctrl/mem_FPCAT_0_i_1167/O
                         net (fo=1, routed)           0.789    24.304    VGA_Ctrl/mem_FPCAT_0_i_1167_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    24.428 r  VGA_Ctrl/mem_FPCAT_0_i_928/O
                         net (fo=1, routed)           0.000    24.428    VGA_Ctrl/mem_FPCAT_0_i_928_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.829 r  VGA_Ctrl/mem_FPCAT_0_i_586/CO[3]
                         net (fo=1, routed)           0.000    24.829    VGA_Ctrl/mem_FPCAT_0_i_586_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.142 r  VGA_Ctrl/mem_FPCAT_0_i_325/O[3]
                         net (fo=6, routed)           1.228    26.370    VGA_Ctrl_n_224
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.306    26.676 r  mem_FPCAT_0_i_322/O
                         net (fo=1, routed)           0.000    26.676    mem_FPCAT_0_i_322_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.226 r  mem_FPCAT_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    27.226    mem_FPCAT_0_i_162_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.465 r  mem_FPCAT_0_i_68/O[2]
                         net (fo=32, routed)          1.010    28.475    VGA_Ctrl/mem_FPCAT_0_i_66_0[2]
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.302    28.777 r  VGA_Ctrl/mem_FPCAT_0_i_177/O
                         net (fo=1, routed)           0.000    28.777    VGA_Ctrl/mem_FPCAT_0_i_177_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.178 r  VGA_Ctrl/mem_FPCAT_0_i_71/CO[3]
                         net (fo=31, routed)          1.151    30.329    VGA_Ctrl/mem_FPCAT_0_i_71_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.152    30.481 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=32, routed)          2.421    32.902    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.326    33.228 r  VGA_Ctrl/mem_FPCAT_0_i_62/O
                         net (fo=1, routed)           0.569    33.796    VGA_Ctrl/mem_FPCAT_0_i_62_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.303 r  VGA_Ctrl/mem_FPCAT_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.303    VGA_Ctrl/mem_FPCAT_0_i_34_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.417 r  VGA_Ctrl/mem_FPCAT_0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.417    VGA_Ctrl/mem_FPCAT_0_i_49_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.656 r  VGA_Ctrl/mem_FPCAT_0_i_48/O[2]
                         net (fo=2, routed)           1.197    35.853    VGA_Ctrl/Pixel_Gen/FPCAT_addr10_in[13]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.302    36.155 r  VGA_Ctrl/mem_FPCAT_0_i_50/O
                         net (fo=1, routed)           0.000    36.155    VGA_Ctrl/mem_FPCAT_0_i_50_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.531 r  VGA_Ctrl/mem_FPCAT_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.531    VGA_Ctrl/mem_FPCAT_0_i_23_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.648 r  VGA_Ctrl/mem_FPCAT_0_i_782/CO[3]
                         net (fo=1, routed)           0.000    36.648    VGA_Ctrl/mem_FPCAT_0_i_782_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.971 r  VGA_Ctrl/mem_FPCAT_0_i_781/O[1]
                         net (fo=21, routed)          1.681    38.652    FPCAT_addr0[19]
    SLICE_X9Y46          LUT3 (Prop_lut3_I1_O)        0.334    38.986 r  mem_FPCAT_0_i_1451/O
                         net (fo=1, routed)           0.613    39.599    VGA_Ctrl/mem_FPCAT_0_i_1271_1[2]
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    40.211 r  VGA_Ctrl/mem_FPCAT_0_i_1272/CO[3]
                         net (fo=1, routed)           0.000    40.211    VGA_Ctrl/mem_FPCAT_0_i_1272_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.534 r  VGA_Ctrl/mem_FPCAT_0_i_1113/O[1]
                         net (fo=3, routed)           0.979    41.513    VGA_Ctrl_n_327
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.334    41.847 r  mem_FPCAT_0_i_1094/O
                         net (fo=1, routed)           0.499    42.346    VGA_Ctrl/mem_FPCAT_0_i_776[1]
    SLICE_X11Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    42.946 r  VGA_Ctrl/mem_FPCAT_0_i_780/CO[3]
                         net (fo=1, routed)           0.000    42.946    VGA_Ctrl/mem_FPCAT_0_i_780_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  VGA_Ctrl/mem_FPCAT_0_i_504/CO[3]
                         net (fo=1, routed)           0.000    43.060    VGA_Ctrl/mem_FPCAT_0_i_504_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.299 r  VGA_Ctrl/mem_FPCAT_0_i_501/O[2]
                         net (fo=3, routed)           1.617    44.916    VGA_Ctrl_n_505
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.302    45.218 r  mem_FPCAT_0_i_485/O
                         net (fo=1, routed)           0.476    45.694    VGA_Ctrl/mem_FPCAT_0_i_142[0]
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    46.273 r  VGA_Ctrl/mem_FPCAT_0_i_277/O[2]
                         net (fo=3, routed)           0.789    47.062    VGA_Ctrl_n_516
    SLICE_X5Y48          LUT3 (Prop_lut3_I2_O)        0.301    47.363 r  mem_FPCAT_0_i_137/O
                         net (fo=2, routed)           0.529    47.892    mem_FPCAT_0_i_137_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.429 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           0.818    49.247    mem_FPCAT_0_i_58_n_5
    SLICE_X4Y45          LUT2 (Prop_lut2_I1_O)        0.302    49.549 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    49.549    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5[2]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.797 r  VGA_Ctrl/mem_FPCAT_0_i_10/O[2]
                         net (fo=2, routed)           0.467    50.264    Pixel_Gen/mem_FPCAT_0_i_9_0[2]
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    50.946 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           0.988    51.934    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X3Y45          LUT3 (Prop_lut3_I1_O)        0.124    52.058 r  Pixel_Gen/mem_FPCAT_0_i_1/O
                         net (fo=1, routed)           0.862    52.921    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y18         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.908ns  (logic 15.757ns (29.782%)  route 37.151ns (70.218%))
  Logic Levels:           49  (CARRY4=28 FDRE=1 LUT2=3 LUT3=8 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[3]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA_Ctrl/pixel_cnt_reg[3]/Q
                         net (fo=36, routed)          2.228     2.917    VGA_Ctrl/Q[0]
    SLICE_X8Y27          LUT4 (Prop_lut4_I0_O)        0.124     3.041 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=21, routed)          2.130     5.170    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I3_O)        0.124     5.294 f  VGA_Ctrl/mem_FPCAT_0_i_167/O
                         net (fo=11, routed)          0.701     5.995    VGA_Ctrl/av_cnt[7]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124     6.119 f  VGA_Ctrl/mem_FPCAT_0_i_69/O
                         net (fo=58, routed)          3.522     9.641    VGA_Ctrl/mem_FPCAT_0_i_69_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.765 r  VGA_Ctrl/mem_FPCAT_0_i_345/O
                         net (fo=130, routed)         4.350    14.115    VGA_Ctrl/mem_FPCAT_0_i_1043_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I2_O)        0.124    14.239 r  VGA_Ctrl/mem_FPCAT_0_i_1357/O
                         net (fo=1, routed)           0.000    14.239    VGA_Ctrl/mem_FPCAT_0_i_1357_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.640 r  VGA_Ctrl/mem_FPCAT_0_i_1146/CO[3]
                         net (fo=1, routed)           0.000    14.640    VGA_Ctrl/mem_FPCAT_0_i_1146_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  VGA_Ctrl/mem_FPCAT_0_i_895/CO[3]
                         net (fo=29, routed)          1.351    16.105    VGA_Ctrl/mem_FPCAT_0_i_895_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.685 r  VGA_Ctrl/mem_FPCAT_0_i_896/CO[3]
                         net (fo=6, routed)           1.095    17.781    VGA_Ctrl/mem_FPCAT_0_i_896_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    18.379 r  VGA_Ctrl/mem_FPCAT_0_i_1120/O[1]
                         net (fo=2, routed)           0.814    19.193    VGA_Ctrl/mem_FPCAT_0_i_1120_n_6
    SLICE_X1Y30          LUT3 (Prop_lut3_I2_O)        0.331    19.524 r  VGA_Ctrl/mem_FPCAT_0_i_1038/O
                         net (fo=2, routed)           0.983    20.507    VGA_Ctrl/mem_FPCAT_0_i_1038_n_0
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.332    20.839 r  VGA_Ctrl/mem_FPCAT_0_i_1042/O
                         net (fo=1, routed)           0.000    20.839    VGA_Ctrl/mem_FPCAT_0_i_1042_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.352 r  VGA_Ctrl/mem_FPCAT_0_i_738/CO[3]
                         net (fo=1, routed)           0.000    21.352    VGA_Ctrl/mem_FPCAT_0_i_738_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.469 r  VGA_Ctrl/mem_FPCAT_0_i_737/CO[3]
                         net (fo=1, routed)           0.000    21.469    VGA_Ctrl/mem_FPCAT_0_i_737_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.586 r  VGA_Ctrl/mem_FPCAT_0_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.586    VGA_Ctrl/mem_FPCAT_0_i_1166_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.901 r  VGA_Ctrl/mem_FPCAT_0_i_932/O[3]
                         net (fo=5, routed)           1.307    23.208    VGA_Ctrl/mem_FPCAT_0_i_932_n_4
    SLICE_X0Y38          LUT3 (Prop_lut3_I1_O)        0.307    23.515 r  VGA_Ctrl/mem_FPCAT_0_i_1167/O
                         net (fo=1, routed)           0.789    24.304    VGA_Ctrl/mem_FPCAT_0_i_1167_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    24.428 r  VGA_Ctrl/mem_FPCAT_0_i_928/O
                         net (fo=1, routed)           0.000    24.428    VGA_Ctrl/mem_FPCAT_0_i_928_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.829 r  VGA_Ctrl/mem_FPCAT_0_i_586/CO[3]
                         net (fo=1, routed)           0.000    24.829    VGA_Ctrl/mem_FPCAT_0_i_586_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.142 r  VGA_Ctrl/mem_FPCAT_0_i_325/O[3]
                         net (fo=6, routed)           1.228    26.370    VGA_Ctrl_n_224
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.306    26.676 r  mem_FPCAT_0_i_322/O
                         net (fo=1, routed)           0.000    26.676    mem_FPCAT_0_i_322_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.226 r  mem_FPCAT_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    27.226    mem_FPCAT_0_i_162_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.465 r  mem_FPCAT_0_i_68/O[2]
                         net (fo=32, routed)          1.010    28.475    VGA_Ctrl/mem_FPCAT_0_i_66_0[2]
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.302    28.777 r  VGA_Ctrl/mem_FPCAT_0_i_177/O
                         net (fo=1, routed)           0.000    28.777    VGA_Ctrl/mem_FPCAT_0_i_177_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.178 r  VGA_Ctrl/mem_FPCAT_0_i_71/CO[3]
                         net (fo=31, routed)          1.151    30.329    VGA_Ctrl/mem_FPCAT_0_i_71_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.152    30.481 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=32, routed)          2.421    32.902    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.326    33.228 r  VGA_Ctrl/mem_FPCAT_0_i_62/O
                         net (fo=1, routed)           0.569    33.796    VGA_Ctrl/mem_FPCAT_0_i_62_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.303 r  VGA_Ctrl/mem_FPCAT_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.303    VGA_Ctrl/mem_FPCAT_0_i_34_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.417 r  VGA_Ctrl/mem_FPCAT_0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.417    VGA_Ctrl/mem_FPCAT_0_i_49_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.656 r  VGA_Ctrl/mem_FPCAT_0_i_48/O[2]
                         net (fo=2, routed)           1.197    35.853    VGA_Ctrl/Pixel_Gen/FPCAT_addr10_in[13]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.302    36.155 r  VGA_Ctrl/mem_FPCAT_0_i_50/O
                         net (fo=1, routed)           0.000    36.155    VGA_Ctrl/mem_FPCAT_0_i_50_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.531 r  VGA_Ctrl/mem_FPCAT_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.531    VGA_Ctrl/mem_FPCAT_0_i_23_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.648 r  VGA_Ctrl/mem_FPCAT_0_i_782/CO[3]
                         net (fo=1, routed)           0.000    36.648    VGA_Ctrl/mem_FPCAT_0_i_782_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.971 r  VGA_Ctrl/mem_FPCAT_0_i_781/O[1]
                         net (fo=21, routed)          1.681    38.652    FPCAT_addr0[19]
    SLICE_X9Y46          LUT3 (Prop_lut3_I1_O)        0.334    38.986 r  mem_FPCAT_0_i_1451/O
                         net (fo=1, routed)           0.613    39.599    VGA_Ctrl/mem_FPCAT_0_i_1271_1[2]
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    40.211 r  VGA_Ctrl/mem_FPCAT_0_i_1272/CO[3]
                         net (fo=1, routed)           0.000    40.211    VGA_Ctrl/mem_FPCAT_0_i_1272_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.534 r  VGA_Ctrl/mem_FPCAT_0_i_1113/O[1]
                         net (fo=3, routed)           0.979    41.513    VGA_Ctrl_n_327
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.334    41.847 r  mem_FPCAT_0_i_1094/O
                         net (fo=1, routed)           0.499    42.346    VGA_Ctrl/mem_FPCAT_0_i_776[1]
    SLICE_X11Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    42.946 r  VGA_Ctrl/mem_FPCAT_0_i_780/CO[3]
                         net (fo=1, routed)           0.000    42.946    VGA_Ctrl/mem_FPCAT_0_i_780_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  VGA_Ctrl/mem_FPCAT_0_i_504/CO[3]
                         net (fo=1, routed)           0.000    43.060    VGA_Ctrl/mem_FPCAT_0_i_504_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.299 r  VGA_Ctrl/mem_FPCAT_0_i_501/O[2]
                         net (fo=3, routed)           1.617    44.916    VGA_Ctrl_n_505
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.302    45.218 r  mem_FPCAT_0_i_485/O
                         net (fo=1, routed)           0.476    45.694    VGA_Ctrl/mem_FPCAT_0_i_142[0]
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    46.273 r  VGA_Ctrl/mem_FPCAT_0_i_277/O[2]
                         net (fo=3, routed)           0.789    47.062    VGA_Ctrl_n_516
    SLICE_X5Y48          LUT3 (Prop_lut3_I2_O)        0.301    47.363 r  mem_FPCAT_0_i_137/O
                         net (fo=2, routed)           0.529    47.892    mem_FPCAT_0_i_137_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.429 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           0.818    49.247    mem_FPCAT_0_i_58_n_5
    SLICE_X4Y45          LUT2 (Prop_lut2_I1_O)        0.302    49.549 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    49.549    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5[2]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.797 r  VGA_Ctrl/mem_FPCAT_0_i_10/O[2]
                         net (fo=2, routed)           0.467    50.264    Pixel_Gen/mem_FPCAT_0_i_9_0[2]
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    50.946 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           0.914    51.860    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124    51.984 r  Pixel_Gen/mem_FPCAT_0_i_5/O
                         net (fo=1, routed)           0.924    52.908    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y18         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.844ns  (logic 15.757ns (29.818%)  route 37.087ns (70.182%))
  Logic Levels:           49  (CARRY4=28 FDRE=1 LUT2=3 LUT3=8 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[3]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA_Ctrl/pixel_cnt_reg[3]/Q
                         net (fo=36, routed)          2.228     2.917    VGA_Ctrl/Q[0]
    SLICE_X8Y27          LUT4 (Prop_lut4_I0_O)        0.124     3.041 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=21, routed)          2.130     5.170    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I3_O)        0.124     5.294 f  VGA_Ctrl/mem_FPCAT_0_i_167/O
                         net (fo=11, routed)          0.701     5.995    VGA_Ctrl/av_cnt[7]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124     6.119 f  VGA_Ctrl/mem_FPCAT_0_i_69/O
                         net (fo=58, routed)          3.522     9.641    VGA_Ctrl/mem_FPCAT_0_i_69_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.765 r  VGA_Ctrl/mem_FPCAT_0_i_345/O
                         net (fo=130, routed)         4.350    14.115    VGA_Ctrl/mem_FPCAT_0_i_1043_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I2_O)        0.124    14.239 r  VGA_Ctrl/mem_FPCAT_0_i_1357/O
                         net (fo=1, routed)           0.000    14.239    VGA_Ctrl/mem_FPCAT_0_i_1357_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.640 r  VGA_Ctrl/mem_FPCAT_0_i_1146/CO[3]
                         net (fo=1, routed)           0.000    14.640    VGA_Ctrl/mem_FPCAT_0_i_1146_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  VGA_Ctrl/mem_FPCAT_0_i_895/CO[3]
                         net (fo=29, routed)          1.351    16.105    VGA_Ctrl/mem_FPCAT_0_i_895_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.685 r  VGA_Ctrl/mem_FPCAT_0_i_896/CO[3]
                         net (fo=6, routed)           1.095    17.781    VGA_Ctrl/mem_FPCAT_0_i_896_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    18.379 r  VGA_Ctrl/mem_FPCAT_0_i_1120/O[1]
                         net (fo=2, routed)           0.814    19.193    VGA_Ctrl/mem_FPCAT_0_i_1120_n_6
    SLICE_X1Y30          LUT3 (Prop_lut3_I2_O)        0.331    19.524 r  VGA_Ctrl/mem_FPCAT_0_i_1038/O
                         net (fo=2, routed)           0.983    20.507    VGA_Ctrl/mem_FPCAT_0_i_1038_n_0
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.332    20.839 r  VGA_Ctrl/mem_FPCAT_0_i_1042/O
                         net (fo=1, routed)           0.000    20.839    VGA_Ctrl/mem_FPCAT_0_i_1042_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.352 r  VGA_Ctrl/mem_FPCAT_0_i_738/CO[3]
                         net (fo=1, routed)           0.000    21.352    VGA_Ctrl/mem_FPCAT_0_i_738_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.469 r  VGA_Ctrl/mem_FPCAT_0_i_737/CO[3]
                         net (fo=1, routed)           0.000    21.469    VGA_Ctrl/mem_FPCAT_0_i_737_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.586 r  VGA_Ctrl/mem_FPCAT_0_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.586    VGA_Ctrl/mem_FPCAT_0_i_1166_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.901 r  VGA_Ctrl/mem_FPCAT_0_i_932/O[3]
                         net (fo=5, routed)           1.307    23.208    VGA_Ctrl/mem_FPCAT_0_i_932_n_4
    SLICE_X0Y38          LUT3 (Prop_lut3_I1_O)        0.307    23.515 r  VGA_Ctrl/mem_FPCAT_0_i_1167/O
                         net (fo=1, routed)           0.789    24.304    VGA_Ctrl/mem_FPCAT_0_i_1167_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    24.428 r  VGA_Ctrl/mem_FPCAT_0_i_928/O
                         net (fo=1, routed)           0.000    24.428    VGA_Ctrl/mem_FPCAT_0_i_928_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.829 r  VGA_Ctrl/mem_FPCAT_0_i_586/CO[3]
                         net (fo=1, routed)           0.000    24.829    VGA_Ctrl/mem_FPCAT_0_i_586_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.142 r  VGA_Ctrl/mem_FPCAT_0_i_325/O[3]
                         net (fo=6, routed)           1.228    26.370    VGA_Ctrl_n_224
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.306    26.676 r  mem_FPCAT_0_i_322/O
                         net (fo=1, routed)           0.000    26.676    mem_FPCAT_0_i_322_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.226 r  mem_FPCAT_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    27.226    mem_FPCAT_0_i_162_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.465 r  mem_FPCAT_0_i_68/O[2]
                         net (fo=32, routed)          1.010    28.475    VGA_Ctrl/mem_FPCAT_0_i_66_0[2]
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.302    28.777 r  VGA_Ctrl/mem_FPCAT_0_i_177/O
                         net (fo=1, routed)           0.000    28.777    VGA_Ctrl/mem_FPCAT_0_i_177_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.178 r  VGA_Ctrl/mem_FPCAT_0_i_71/CO[3]
                         net (fo=31, routed)          1.151    30.329    VGA_Ctrl/mem_FPCAT_0_i_71_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.152    30.481 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=32, routed)          2.421    32.902    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.326    33.228 r  VGA_Ctrl/mem_FPCAT_0_i_62/O
                         net (fo=1, routed)           0.569    33.796    VGA_Ctrl/mem_FPCAT_0_i_62_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.303 r  VGA_Ctrl/mem_FPCAT_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.303    VGA_Ctrl/mem_FPCAT_0_i_34_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.417 r  VGA_Ctrl/mem_FPCAT_0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.417    VGA_Ctrl/mem_FPCAT_0_i_49_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.656 r  VGA_Ctrl/mem_FPCAT_0_i_48/O[2]
                         net (fo=2, routed)           1.197    35.853    VGA_Ctrl/Pixel_Gen/FPCAT_addr10_in[13]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.302    36.155 r  VGA_Ctrl/mem_FPCAT_0_i_50/O
                         net (fo=1, routed)           0.000    36.155    VGA_Ctrl/mem_FPCAT_0_i_50_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.531 r  VGA_Ctrl/mem_FPCAT_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.531    VGA_Ctrl/mem_FPCAT_0_i_23_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.648 r  VGA_Ctrl/mem_FPCAT_0_i_782/CO[3]
                         net (fo=1, routed)           0.000    36.648    VGA_Ctrl/mem_FPCAT_0_i_782_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.971 r  VGA_Ctrl/mem_FPCAT_0_i_781/O[1]
                         net (fo=21, routed)          1.681    38.652    FPCAT_addr0[19]
    SLICE_X9Y46          LUT3 (Prop_lut3_I1_O)        0.334    38.986 r  mem_FPCAT_0_i_1451/O
                         net (fo=1, routed)           0.613    39.599    VGA_Ctrl/mem_FPCAT_0_i_1271_1[2]
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    40.211 r  VGA_Ctrl/mem_FPCAT_0_i_1272/CO[3]
                         net (fo=1, routed)           0.000    40.211    VGA_Ctrl/mem_FPCAT_0_i_1272_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.534 r  VGA_Ctrl/mem_FPCAT_0_i_1113/O[1]
                         net (fo=3, routed)           0.979    41.513    VGA_Ctrl_n_327
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.334    41.847 r  mem_FPCAT_0_i_1094/O
                         net (fo=1, routed)           0.499    42.346    VGA_Ctrl/mem_FPCAT_0_i_776[1]
    SLICE_X11Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    42.946 r  VGA_Ctrl/mem_FPCAT_0_i_780/CO[3]
                         net (fo=1, routed)           0.000    42.946    VGA_Ctrl/mem_FPCAT_0_i_780_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  VGA_Ctrl/mem_FPCAT_0_i_504/CO[3]
                         net (fo=1, routed)           0.000    43.060    VGA_Ctrl/mem_FPCAT_0_i_504_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.299 r  VGA_Ctrl/mem_FPCAT_0_i_501/O[2]
                         net (fo=3, routed)           1.617    44.916    VGA_Ctrl_n_505
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.302    45.218 r  mem_FPCAT_0_i_485/O
                         net (fo=1, routed)           0.476    45.694    VGA_Ctrl/mem_FPCAT_0_i_142[0]
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    46.273 r  VGA_Ctrl/mem_FPCAT_0_i_277/O[2]
                         net (fo=3, routed)           0.789    47.062    VGA_Ctrl_n_516
    SLICE_X5Y48          LUT3 (Prop_lut3_I2_O)        0.301    47.363 r  mem_FPCAT_0_i_137/O
                         net (fo=2, routed)           0.529    47.892    mem_FPCAT_0_i_137_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.429 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           0.818    49.247    mem_FPCAT_0_i_58_n_5
    SLICE_X4Y45          LUT2 (Prop_lut2_I1_O)        0.302    49.549 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    49.549    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5[2]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.797 r  VGA_Ctrl/mem_FPCAT_0_i_10/O[2]
                         net (fo=2, routed)           0.467    50.264    Pixel_Gen/mem_FPCAT_0_i_9_0[2]
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    50.946 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           0.916    51.862    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124    51.986 r  Pixel_Gen/mem_FPCAT_0_i_6/O
                         net (fo=1, routed)           0.858    52.844    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y18         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.832ns  (logic 15.783ns (29.874%)  route 37.049ns (70.126%))
  Logic Levels:           49  (CARRY4=28 FDRE=1 LUT2=3 LUT3=8 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[3]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA_Ctrl/pixel_cnt_reg[3]/Q
                         net (fo=36, routed)          2.228     2.917    VGA_Ctrl/Q[0]
    SLICE_X8Y27          LUT4 (Prop_lut4_I0_O)        0.124     3.041 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=21, routed)          2.130     5.170    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I3_O)        0.124     5.294 f  VGA_Ctrl/mem_FPCAT_0_i_167/O
                         net (fo=11, routed)          0.701     5.995    VGA_Ctrl/av_cnt[7]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124     6.119 f  VGA_Ctrl/mem_FPCAT_0_i_69/O
                         net (fo=58, routed)          3.522     9.641    VGA_Ctrl/mem_FPCAT_0_i_69_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.765 r  VGA_Ctrl/mem_FPCAT_0_i_345/O
                         net (fo=130, routed)         4.350    14.115    VGA_Ctrl/mem_FPCAT_0_i_1043_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I2_O)        0.124    14.239 r  VGA_Ctrl/mem_FPCAT_0_i_1357/O
                         net (fo=1, routed)           0.000    14.239    VGA_Ctrl/mem_FPCAT_0_i_1357_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.640 r  VGA_Ctrl/mem_FPCAT_0_i_1146/CO[3]
                         net (fo=1, routed)           0.000    14.640    VGA_Ctrl/mem_FPCAT_0_i_1146_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  VGA_Ctrl/mem_FPCAT_0_i_895/CO[3]
                         net (fo=29, routed)          1.351    16.105    VGA_Ctrl/mem_FPCAT_0_i_895_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.685 r  VGA_Ctrl/mem_FPCAT_0_i_896/CO[3]
                         net (fo=6, routed)           1.095    17.781    VGA_Ctrl/mem_FPCAT_0_i_896_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    18.379 r  VGA_Ctrl/mem_FPCAT_0_i_1120/O[1]
                         net (fo=2, routed)           0.814    19.193    VGA_Ctrl/mem_FPCAT_0_i_1120_n_6
    SLICE_X1Y30          LUT3 (Prop_lut3_I2_O)        0.331    19.524 r  VGA_Ctrl/mem_FPCAT_0_i_1038/O
                         net (fo=2, routed)           0.983    20.507    VGA_Ctrl/mem_FPCAT_0_i_1038_n_0
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.332    20.839 r  VGA_Ctrl/mem_FPCAT_0_i_1042/O
                         net (fo=1, routed)           0.000    20.839    VGA_Ctrl/mem_FPCAT_0_i_1042_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.352 r  VGA_Ctrl/mem_FPCAT_0_i_738/CO[3]
                         net (fo=1, routed)           0.000    21.352    VGA_Ctrl/mem_FPCAT_0_i_738_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.469 r  VGA_Ctrl/mem_FPCAT_0_i_737/CO[3]
                         net (fo=1, routed)           0.000    21.469    VGA_Ctrl/mem_FPCAT_0_i_737_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.586 r  VGA_Ctrl/mem_FPCAT_0_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.586    VGA_Ctrl/mem_FPCAT_0_i_1166_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.901 r  VGA_Ctrl/mem_FPCAT_0_i_932/O[3]
                         net (fo=5, routed)           1.307    23.208    VGA_Ctrl/mem_FPCAT_0_i_932_n_4
    SLICE_X0Y38          LUT3 (Prop_lut3_I1_O)        0.307    23.515 r  VGA_Ctrl/mem_FPCAT_0_i_1167/O
                         net (fo=1, routed)           0.789    24.304    VGA_Ctrl/mem_FPCAT_0_i_1167_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    24.428 r  VGA_Ctrl/mem_FPCAT_0_i_928/O
                         net (fo=1, routed)           0.000    24.428    VGA_Ctrl/mem_FPCAT_0_i_928_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.829 r  VGA_Ctrl/mem_FPCAT_0_i_586/CO[3]
                         net (fo=1, routed)           0.000    24.829    VGA_Ctrl/mem_FPCAT_0_i_586_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.142 r  VGA_Ctrl/mem_FPCAT_0_i_325/O[3]
                         net (fo=6, routed)           1.228    26.370    VGA_Ctrl_n_224
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.306    26.676 r  mem_FPCAT_0_i_322/O
                         net (fo=1, routed)           0.000    26.676    mem_FPCAT_0_i_322_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.226 r  mem_FPCAT_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    27.226    mem_FPCAT_0_i_162_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.465 r  mem_FPCAT_0_i_68/O[2]
                         net (fo=32, routed)          1.010    28.475    VGA_Ctrl/mem_FPCAT_0_i_66_0[2]
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.302    28.777 r  VGA_Ctrl/mem_FPCAT_0_i_177/O
                         net (fo=1, routed)           0.000    28.777    VGA_Ctrl/mem_FPCAT_0_i_177_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.178 r  VGA_Ctrl/mem_FPCAT_0_i_71/CO[3]
                         net (fo=31, routed)          1.151    30.329    VGA_Ctrl/mem_FPCAT_0_i_71_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.152    30.481 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=32, routed)          2.421    32.902    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.326    33.228 r  VGA_Ctrl/mem_FPCAT_0_i_62/O
                         net (fo=1, routed)           0.569    33.796    VGA_Ctrl/mem_FPCAT_0_i_62_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.303 r  VGA_Ctrl/mem_FPCAT_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.303    VGA_Ctrl/mem_FPCAT_0_i_34_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.417 r  VGA_Ctrl/mem_FPCAT_0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.417    VGA_Ctrl/mem_FPCAT_0_i_49_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.656 r  VGA_Ctrl/mem_FPCAT_0_i_48/O[2]
                         net (fo=2, routed)           1.197    35.853    VGA_Ctrl/Pixel_Gen/FPCAT_addr10_in[13]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.302    36.155 r  VGA_Ctrl/mem_FPCAT_0_i_50/O
                         net (fo=1, routed)           0.000    36.155    VGA_Ctrl/mem_FPCAT_0_i_50_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.531 r  VGA_Ctrl/mem_FPCAT_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.531    VGA_Ctrl/mem_FPCAT_0_i_23_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.648 r  VGA_Ctrl/mem_FPCAT_0_i_782/CO[3]
                         net (fo=1, routed)           0.000    36.648    VGA_Ctrl/mem_FPCAT_0_i_782_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.971 r  VGA_Ctrl/mem_FPCAT_0_i_781/O[1]
                         net (fo=21, routed)          1.681    38.652    FPCAT_addr0[19]
    SLICE_X9Y46          LUT3 (Prop_lut3_I1_O)        0.334    38.986 r  mem_FPCAT_0_i_1451/O
                         net (fo=1, routed)           0.613    39.599    VGA_Ctrl/mem_FPCAT_0_i_1271_1[2]
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    40.211 r  VGA_Ctrl/mem_FPCAT_0_i_1272/CO[3]
                         net (fo=1, routed)           0.000    40.211    VGA_Ctrl/mem_FPCAT_0_i_1272_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.534 r  VGA_Ctrl/mem_FPCAT_0_i_1113/O[1]
                         net (fo=3, routed)           0.979    41.513    VGA_Ctrl_n_327
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.334    41.847 r  mem_FPCAT_0_i_1094/O
                         net (fo=1, routed)           0.499    42.346    VGA_Ctrl/mem_FPCAT_0_i_776[1]
    SLICE_X11Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    42.946 r  VGA_Ctrl/mem_FPCAT_0_i_780/CO[3]
                         net (fo=1, routed)           0.000    42.946    VGA_Ctrl/mem_FPCAT_0_i_780_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  VGA_Ctrl/mem_FPCAT_0_i_504/CO[3]
                         net (fo=1, routed)           0.000    43.060    VGA_Ctrl/mem_FPCAT_0_i_504_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.299 r  VGA_Ctrl/mem_FPCAT_0_i_501/O[2]
                         net (fo=3, routed)           1.617    44.916    VGA_Ctrl_n_505
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.302    45.218 r  mem_FPCAT_0_i_485/O
                         net (fo=1, routed)           0.476    45.694    VGA_Ctrl/mem_FPCAT_0_i_142[0]
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    46.273 r  VGA_Ctrl/mem_FPCAT_0_i_277/O[2]
                         net (fo=3, routed)           0.789    47.062    VGA_Ctrl_n_516
    SLICE_X5Y48          LUT3 (Prop_lut3_I2_O)        0.301    47.363 r  mem_FPCAT_0_i_137/O
                         net (fo=2, routed)           0.529    47.892    mem_FPCAT_0_i_137_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.429 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           0.818    49.247    mem_FPCAT_0_i_58_n_5
    SLICE_X4Y45          LUT2 (Prop_lut2_I1_O)        0.302    49.549 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    49.549    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5[2]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.797 r  VGA_Ctrl/mem_FPCAT_0_i_10/O[2]
                         net (fo=2, routed)           0.467    50.264    Pixel_Gen/mem_FPCAT_0_i_9_0[2]
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    50.946 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           0.916    51.862    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.150    52.012 r  Pixel_Gen/mem_FPCAT_0_i_4/O
                         net (fo=1, routed)           0.821    52.832    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y18         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.780ns  (logic 15.785ns (29.907%)  route 36.995ns (70.093%))
  Logic Levels:           49  (CARRY4=28 FDRE=1 LUT2=3 LUT3=8 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[3]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA_Ctrl/pixel_cnt_reg[3]/Q
                         net (fo=36, routed)          2.228     2.917    VGA_Ctrl/Q[0]
    SLICE_X8Y27          LUT4 (Prop_lut4_I0_O)        0.124     3.041 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=21, routed)          2.130     5.170    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I3_O)        0.124     5.294 f  VGA_Ctrl/mem_FPCAT_0_i_167/O
                         net (fo=11, routed)          0.701     5.995    VGA_Ctrl/av_cnt[7]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124     6.119 f  VGA_Ctrl/mem_FPCAT_0_i_69/O
                         net (fo=58, routed)          3.522     9.641    VGA_Ctrl/mem_FPCAT_0_i_69_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.765 r  VGA_Ctrl/mem_FPCAT_0_i_345/O
                         net (fo=130, routed)         4.350    14.115    VGA_Ctrl/mem_FPCAT_0_i_1043_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I2_O)        0.124    14.239 r  VGA_Ctrl/mem_FPCAT_0_i_1357/O
                         net (fo=1, routed)           0.000    14.239    VGA_Ctrl/mem_FPCAT_0_i_1357_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.640 r  VGA_Ctrl/mem_FPCAT_0_i_1146/CO[3]
                         net (fo=1, routed)           0.000    14.640    VGA_Ctrl/mem_FPCAT_0_i_1146_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  VGA_Ctrl/mem_FPCAT_0_i_895/CO[3]
                         net (fo=29, routed)          1.351    16.105    VGA_Ctrl/mem_FPCAT_0_i_895_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.685 r  VGA_Ctrl/mem_FPCAT_0_i_896/CO[3]
                         net (fo=6, routed)           1.095    17.781    VGA_Ctrl/mem_FPCAT_0_i_896_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    18.379 r  VGA_Ctrl/mem_FPCAT_0_i_1120/O[1]
                         net (fo=2, routed)           0.814    19.193    VGA_Ctrl/mem_FPCAT_0_i_1120_n_6
    SLICE_X1Y30          LUT3 (Prop_lut3_I2_O)        0.331    19.524 r  VGA_Ctrl/mem_FPCAT_0_i_1038/O
                         net (fo=2, routed)           0.983    20.507    VGA_Ctrl/mem_FPCAT_0_i_1038_n_0
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.332    20.839 r  VGA_Ctrl/mem_FPCAT_0_i_1042/O
                         net (fo=1, routed)           0.000    20.839    VGA_Ctrl/mem_FPCAT_0_i_1042_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.352 r  VGA_Ctrl/mem_FPCAT_0_i_738/CO[3]
                         net (fo=1, routed)           0.000    21.352    VGA_Ctrl/mem_FPCAT_0_i_738_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.469 r  VGA_Ctrl/mem_FPCAT_0_i_737/CO[3]
                         net (fo=1, routed)           0.000    21.469    VGA_Ctrl/mem_FPCAT_0_i_737_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.586 r  VGA_Ctrl/mem_FPCAT_0_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.586    VGA_Ctrl/mem_FPCAT_0_i_1166_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.901 r  VGA_Ctrl/mem_FPCAT_0_i_932/O[3]
                         net (fo=5, routed)           1.307    23.208    VGA_Ctrl/mem_FPCAT_0_i_932_n_4
    SLICE_X0Y38          LUT3 (Prop_lut3_I1_O)        0.307    23.515 r  VGA_Ctrl/mem_FPCAT_0_i_1167/O
                         net (fo=1, routed)           0.789    24.304    VGA_Ctrl/mem_FPCAT_0_i_1167_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    24.428 r  VGA_Ctrl/mem_FPCAT_0_i_928/O
                         net (fo=1, routed)           0.000    24.428    VGA_Ctrl/mem_FPCAT_0_i_928_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.829 r  VGA_Ctrl/mem_FPCAT_0_i_586/CO[3]
                         net (fo=1, routed)           0.000    24.829    VGA_Ctrl/mem_FPCAT_0_i_586_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.142 r  VGA_Ctrl/mem_FPCAT_0_i_325/O[3]
                         net (fo=6, routed)           1.228    26.370    VGA_Ctrl_n_224
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.306    26.676 r  mem_FPCAT_0_i_322/O
                         net (fo=1, routed)           0.000    26.676    mem_FPCAT_0_i_322_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.226 r  mem_FPCAT_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    27.226    mem_FPCAT_0_i_162_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.465 r  mem_FPCAT_0_i_68/O[2]
                         net (fo=32, routed)          1.010    28.475    VGA_Ctrl/mem_FPCAT_0_i_66_0[2]
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.302    28.777 r  VGA_Ctrl/mem_FPCAT_0_i_177/O
                         net (fo=1, routed)           0.000    28.777    VGA_Ctrl/mem_FPCAT_0_i_177_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.178 r  VGA_Ctrl/mem_FPCAT_0_i_71/CO[3]
                         net (fo=31, routed)          1.151    30.329    VGA_Ctrl/mem_FPCAT_0_i_71_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.152    30.481 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=32, routed)          2.421    32.902    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.326    33.228 r  VGA_Ctrl/mem_FPCAT_0_i_62/O
                         net (fo=1, routed)           0.569    33.796    VGA_Ctrl/mem_FPCAT_0_i_62_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.303 r  VGA_Ctrl/mem_FPCAT_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.303    VGA_Ctrl/mem_FPCAT_0_i_34_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.417 r  VGA_Ctrl/mem_FPCAT_0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.417    VGA_Ctrl/mem_FPCAT_0_i_49_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.656 r  VGA_Ctrl/mem_FPCAT_0_i_48/O[2]
                         net (fo=2, routed)           1.197    35.853    VGA_Ctrl/Pixel_Gen/FPCAT_addr10_in[13]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.302    36.155 r  VGA_Ctrl/mem_FPCAT_0_i_50/O
                         net (fo=1, routed)           0.000    36.155    VGA_Ctrl/mem_FPCAT_0_i_50_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.531 r  VGA_Ctrl/mem_FPCAT_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.531    VGA_Ctrl/mem_FPCAT_0_i_23_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.648 r  VGA_Ctrl/mem_FPCAT_0_i_782/CO[3]
                         net (fo=1, routed)           0.000    36.648    VGA_Ctrl/mem_FPCAT_0_i_782_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.971 r  VGA_Ctrl/mem_FPCAT_0_i_781/O[1]
                         net (fo=21, routed)          1.681    38.652    FPCAT_addr0[19]
    SLICE_X9Y46          LUT3 (Prop_lut3_I1_O)        0.334    38.986 r  mem_FPCAT_0_i_1451/O
                         net (fo=1, routed)           0.613    39.599    VGA_Ctrl/mem_FPCAT_0_i_1271_1[2]
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    40.211 r  VGA_Ctrl/mem_FPCAT_0_i_1272/CO[3]
                         net (fo=1, routed)           0.000    40.211    VGA_Ctrl/mem_FPCAT_0_i_1272_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.534 r  VGA_Ctrl/mem_FPCAT_0_i_1113/O[1]
                         net (fo=3, routed)           0.979    41.513    VGA_Ctrl_n_327
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.334    41.847 r  mem_FPCAT_0_i_1094/O
                         net (fo=1, routed)           0.499    42.346    VGA_Ctrl/mem_FPCAT_0_i_776[1]
    SLICE_X11Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    42.946 r  VGA_Ctrl/mem_FPCAT_0_i_780/CO[3]
                         net (fo=1, routed)           0.000    42.946    VGA_Ctrl/mem_FPCAT_0_i_780_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  VGA_Ctrl/mem_FPCAT_0_i_504/CO[3]
                         net (fo=1, routed)           0.000    43.060    VGA_Ctrl/mem_FPCAT_0_i_504_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.299 r  VGA_Ctrl/mem_FPCAT_0_i_501/O[2]
                         net (fo=3, routed)           1.617    44.916    VGA_Ctrl_n_505
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.302    45.218 r  mem_FPCAT_0_i_485/O
                         net (fo=1, routed)           0.476    45.694    VGA_Ctrl/mem_FPCAT_0_i_142[0]
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    46.273 r  VGA_Ctrl/mem_FPCAT_0_i_277/O[2]
                         net (fo=3, routed)           0.789    47.062    VGA_Ctrl_n_516
    SLICE_X5Y48          LUT3 (Prop_lut3_I2_O)        0.301    47.363 r  mem_FPCAT_0_i_137/O
                         net (fo=2, routed)           0.529    47.892    mem_FPCAT_0_i_137_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.429 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           0.818    49.247    mem_FPCAT_0_i_58_n_5
    SLICE_X4Y45          LUT2 (Prop_lut2_I1_O)        0.302    49.549 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    49.549    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5[2]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.797 r  VGA_Ctrl/mem_FPCAT_0_i_10/O[2]
                         net (fo=2, routed)           0.467    50.264    Pixel_Gen/mem_FPCAT_0_i_9_0[2]
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    50.946 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           0.988    51.934    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X3Y45          LUT3 (Prop_lut3_I1_O)        0.152    52.086 r  Pixel_Gen/mem_FPCAT_0_i_2/O
                         net (fo=1, routed)           0.693    52.780    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y18         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.713ns  (logic 15.757ns (29.892%)  route 36.956ns (70.108%))
  Logic Levels:           49  (CARRY4=28 FDRE=1 LUT2=3 LUT3=8 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[3]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA_Ctrl/pixel_cnt_reg[3]/Q
                         net (fo=36, routed)          2.228     2.917    VGA_Ctrl/Q[0]
    SLICE_X8Y27          LUT4 (Prop_lut4_I0_O)        0.124     3.041 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=21, routed)          2.130     5.170    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I3_O)        0.124     5.294 f  VGA_Ctrl/mem_FPCAT_0_i_167/O
                         net (fo=11, routed)          0.701     5.995    VGA_Ctrl/av_cnt[7]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124     6.119 f  VGA_Ctrl/mem_FPCAT_0_i_69/O
                         net (fo=58, routed)          3.522     9.641    VGA_Ctrl/mem_FPCAT_0_i_69_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.765 r  VGA_Ctrl/mem_FPCAT_0_i_345/O
                         net (fo=130, routed)         4.350    14.115    VGA_Ctrl/mem_FPCAT_0_i_1043_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I2_O)        0.124    14.239 r  VGA_Ctrl/mem_FPCAT_0_i_1357/O
                         net (fo=1, routed)           0.000    14.239    VGA_Ctrl/mem_FPCAT_0_i_1357_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.640 r  VGA_Ctrl/mem_FPCAT_0_i_1146/CO[3]
                         net (fo=1, routed)           0.000    14.640    VGA_Ctrl/mem_FPCAT_0_i_1146_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  VGA_Ctrl/mem_FPCAT_0_i_895/CO[3]
                         net (fo=29, routed)          1.351    16.105    VGA_Ctrl/mem_FPCAT_0_i_895_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.685 r  VGA_Ctrl/mem_FPCAT_0_i_896/CO[3]
                         net (fo=6, routed)           1.095    17.781    VGA_Ctrl/mem_FPCAT_0_i_896_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    18.379 r  VGA_Ctrl/mem_FPCAT_0_i_1120/O[1]
                         net (fo=2, routed)           0.814    19.193    VGA_Ctrl/mem_FPCAT_0_i_1120_n_6
    SLICE_X1Y30          LUT3 (Prop_lut3_I2_O)        0.331    19.524 r  VGA_Ctrl/mem_FPCAT_0_i_1038/O
                         net (fo=2, routed)           0.983    20.507    VGA_Ctrl/mem_FPCAT_0_i_1038_n_0
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.332    20.839 r  VGA_Ctrl/mem_FPCAT_0_i_1042/O
                         net (fo=1, routed)           0.000    20.839    VGA_Ctrl/mem_FPCAT_0_i_1042_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.352 r  VGA_Ctrl/mem_FPCAT_0_i_738/CO[3]
                         net (fo=1, routed)           0.000    21.352    VGA_Ctrl/mem_FPCAT_0_i_738_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.469 r  VGA_Ctrl/mem_FPCAT_0_i_737/CO[3]
                         net (fo=1, routed)           0.000    21.469    VGA_Ctrl/mem_FPCAT_0_i_737_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.586 r  VGA_Ctrl/mem_FPCAT_0_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.586    VGA_Ctrl/mem_FPCAT_0_i_1166_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.901 r  VGA_Ctrl/mem_FPCAT_0_i_932/O[3]
                         net (fo=5, routed)           1.307    23.208    VGA_Ctrl/mem_FPCAT_0_i_932_n_4
    SLICE_X0Y38          LUT3 (Prop_lut3_I1_O)        0.307    23.515 r  VGA_Ctrl/mem_FPCAT_0_i_1167/O
                         net (fo=1, routed)           0.789    24.304    VGA_Ctrl/mem_FPCAT_0_i_1167_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    24.428 r  VGA_Ctrl/mem_FPCAT_0_i_928/O
                         net (fo=1, routed)           0.000    24.428    VGA_Ctrl/mem_FPCAT_0_i_928_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.829 r  VGA_Ctrl/mem_FPCAT_0_i_586/CO[3]
                         net (fo=1, routed)           0.000    24.829    VGA_Ctrl/mem_FPCAT_0_i_586_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.142 r  VGA_Ctrl/mem_FPCAT_0_i_325/O[3]
                         net (fo=6, routed)           1.228    26.370    VGA_Ctrl_n_224
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.306    26.676 r  mem_FPCAT_0_i_322/O
                         net (fo=1, routed)           0.000    26.676    mem_FPCAT_0_i_322_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.226 r  mem_FPCAT_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    27.226    mem_FPCAT_0_i_162_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.465 r  mem_FPCAT_0_i_68/O[2]
                         net (fo=32, routed)          1.010    28.475    VGA_Ctrl/mem_FPCAT_0_i_66_0[2]
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.302    28.777 r  VGA_Ctrl/mem_FPCAT_0_i_177/O
                         net (fo=1, routed)           0.000    28.777    VGA_Ctrl/mem_FPCAT_0_i_177_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.178 r  VGA_Ctrl/mem_FPCAT_0_i_71/CO[3]
                         net (fo=31, routed)          1.151    30.329    VGA_Ctrl/mem_FPCAT_0_i_71_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.152    30.481 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=32, routed)          2.421    32.902    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.326    33.228 r  VGA_Ctrl/mem_FPCAT_0_i_62/O
                         net (fo=1, routed)           0.569    33.796    VGA_Ctrl/mem_FPCAT_0_i_62_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.303 r  VGA_Ctrl/mem_FPCAT_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.303    VGA_Ctrl/mem_FPCAT_0_i_34_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.417 r  VGA_Ctrl/mem_FPCAT_0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.417    VGA_Ctrl/mem_FPCAT_0_i_49_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.656 r  VGA_Ctrl/mem_FPCAT_0_i_48/O[2]
                         net (fo=2, routed)           1.197    35.853    VGA_Ctrl/Pixel_Gen/FPCAT_addr10_in[13]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.302    36.155 r  VGA_Ctrl/mem_FPCAT_0_i_50/O
                         net (fo=1, routed)           0.000    36.155    VGA_Ctrl/mem_FPCAT_0_i_50_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.531 r  VGA_Ctrl/mem_FPCAT_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.531    VGA_Ctrl/mem_FPCAT_0_i_23_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.648 r  VGA_Ctrl/mem_FPCAT_0_i_782/CO[3]
                         net (fo=1, routed)           0.000    36.648    VGA_Ctrl/mem_FPCAT_0_i_782_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.971 r  VGA_Ctrl/mem_FPCAT_0_i_781/O[1]
                         net (fo=21, routed)          1.681    38.652    FPCAT_addr0[19]
    SLICE_X9Y46          LUT3 (Prop_lut3_I1_O)        0.334    38.986 r  mem_FPCAT_0_i_1451/O
                         net (fo=1, routed)           0.613    39.599    VGA_Ctrl/mem_FPCAT_0_i_1271_1[2]
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    40.211 r  VGA_Ctrl/mem_FPCAT_0_i_1272/CO[3]
                         net (fo=1, routed)           0.000    40.211    VGA_Ctrl/mem_FPCAT_0_i_1272_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.534 r  VGA_Ctrl/mem_FPCAT_0_i_1113/O[1]
                         net (fo=3, routed)           0.979    41.513    VGA_Ctrl_n_327
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.334    41.847 r  mem_FPCAT_0_i_1094/O
                         net (fo=1, routed)           0.499    42.346    VGA_Ctrl/mem_FPCAT_0_i_776[1]
    SLICE_X11Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    42.946 r  VGA_Ctrl/mem_FPCAT_0_i_780/CO[3]
                         net (fo=1, routed)           0.000    42.946    VGA_Ctrl/mem_FPCAT_0_i_780_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  VGA_Ctrl/mem_FPCAT_0_i_504/CO[3]
                         net (fo=1, routed)           0.000    43.060    VGA_Ctrl/mem_FPCAT_0_i_504_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.299 r  VGA_Ctrl/mem_FPCAT_0_i_501/O[2]
                         net (fo=3, routed)           1.617    44.916    VGA_Ctrl_n_505
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.302    45.218 r  mem_FPCAT_0_i_485/O
                         net (fo=1, routed)           0.476    45.694    VGA_Ctrl/mem_FPCAT_0_i_142[0]
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    46.273 r  VGA_Ctrl/mem_FPCAT_0_i_277/O[2]
                         net (fo=3, routed)           0.789    47.062    VGA_Ctrl_n_516
    SLICE_X5Y48          LUT3 (Prop_lut3_I2_O)        0.301    47.363 r  mem_FPCAT_0_i_137/O
                         net (fo=2, routed)           0.529    47.892    mem_FPCAT_0_i_137_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.429 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           0.818    49.247    mem_FPCAT_0_i_58_n_5
    SLICE_X4Y45          LUT2 (Prop_lut2_I1_O)        0.302    49.549 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    49.549    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5[2]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.797 r  VGA_Ctrl/mem_FPCAT_0_i_10/O[2]
                         net (fo=2, routed)           0.467    50.264    Pixel_Gen/mem_FPCAT_0_i_9_0[2]
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    50.946 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           0.953    51.899    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X3Y45          LUT3 (Prop_lut3_I1_O)        0.124    52.023 r  Pixel_Gen/mem_FPCAT_0_i_7/O
                         net (fo=1, routed)           0.690    52.713    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y18         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.574ns  (logic 9.478ns (25.225%)  route 28.096ns (74.775%))
  Logic Levels:           32  (CARRY4=16 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[3]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA_Ctrl/pixel_cnt_reg[3]/Q
                         net (fo=36, routed)          2.228     2.917    VGA_Ctrl/Q[0]
    SLICE_X8Y27          LUT4 (Prop_lut4_I0_O)        0.124     3.041 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=21, routed)          2.130     5.170    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I3_O)        0.124     5.294 f  VGA_Ctrl/mem_FPCAT_0_i_167/O
                         net (fo=11, routed)          0.701     5.995    VGA_Ctrl/av_cnt[7]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124     6.119 f  VGA_Ctrl/mem_FPCAT_0_i_69/O
                         net (fo=58, routed)          3.522     9.641    VGA_Ctrl/mem_FPCAT_0_i_69_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.765 r  VGA_Ctrl/mem_FPCAT_0_i_345/O
                         net (fo=130, routed)         4.350    14.115    VGA_Ctrl/mem_FPCAT_0_i_1043_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I2_O)        0.124    14.239 r  VGA_Ctrl/mem_FPCAT_0_i_1357/O
                         net (fo=1, routed)           0.000    14.239    VGA_Ctrl/mem_FPCAT_0_i_1357_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.640 r  VGA_Ctrl/mem_FPCAT_0_i_1146/CO[3]
                         net (fo=1, routed)           0.000    14.640    VGA_Ctrl/mem_FPCAT_0_i_1146_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  VGA_Ctrl/mem_FPCAT_0_i_895/CO[3]
                         net (fo=29, routed)          1.351    16.105    VGA_Ctrl/mem_FPCAT_0_i_895_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.685 r  VGA_Ctrl/mem_FPCAT_0_i_896/CO[3]
                         net (fo=6, routed)           1.095    17.781    VGA_Ctrl/mem_FPCAT_0_i_896_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    18.379 r  VGA_Ctrl/mem_FPCAT_0_i_1120/O[1]
                         net (fo=2, routed)           0.814    19.193    VGA_Ctrl/mem_FPCAT_0_i_1120_n_6
    SLICE_X1Y30          LUT3 (Prop_lut3_I2_O)        0.331    19.524 r  VGA_Ctrl/mem_FPCAT_0_i_1038/O
                         net (fo=2, routed)           0.983    20.507    VGA_Ctrl/mem_FPCAT_0_i_1038_n_0
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.332    20.839 r  VGA_Ctrl/mem_FPCAT_0_i_1042/O
                         net (fo=1, routed)           0.000    20.839    VGA_Ctrl/mem_FPCAT_0_i_1042_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.352 r  VGA_Ctrl/mem_FPCAT_0_i_738/CO[3]
                         net (fo=1, routed)           0.000    21.352    VGA_Ctrl/mem_FPCAT_0_i_738_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.469 r  VGA_Ctrl/mem_FPCAT_0_i_737/CO[3]
                         net (fo=1, routed)           0.000    21.469    VGA_Ctrl/mem_FPCAT_0_i_737_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.586 r  VGA_Ctrl/mem_FPCAT_0_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.586    VGA_Ctrl/mem_FPCAT_0_i_1166_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.901 r  VGA_Ctrl/mem_FPCAT_0_i_932/O[3]
                         net (fo=5, routed)           1.307    23.208    VGA_Ctrl/mem_FPCAT_0_i_932_n_4
    SLICE_X0Y38          LUT3 (Prop_lut3_I1_O)        0.307    23.515 r  VGA_Ctrl/mem_FPCAT_0_i_1167/O
                         net (fo=1, routed)           0.789    24.304    VGA_Ctrl/mem_FPCAT_0_i_1167_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    24.428 r  VGA_Ctrl/mem_FPCAT_0_i_928/O
                         net (fo=1, routed)           0.000    24.428    VGA_Ctrl/mem_FPCAT_0_i_928_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.829 r  VGA_Ctrl/mem_FPCAT_0_i_586/CO[3]
                         net (fo=1, routed)           0.000    24.829    VGA_Ctrl/mem_FPCAT_0_i_586_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.142 r  VGA_Ctrl/mem_FPCAT_0_i_325/O[3]
                         net (fo=6, routed)           1.228    26.370    VGA_Ctrl_n_224
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.306    26.676 r  mem_FPCAT_0_i_322/O
                         net (fo=1, routed)           0.000    26.676    mem_FPCAT_0_i_322_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.226 r  mem_FPCAT_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    27.226    mem_FPCAT_0_i_162_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.465 r  mem_FPCAT_0_i_68/O[2]
                         net (fo=32, routed)          1.010    28.475    VGA_Ctrl/mem_FPCAT_0_i_66_0[2]
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.302    28.777 r  VGA_Ctrl/mem_FPCAT_0_i_177/O
                         net (fo=1, routed)           0.000    28.777    VGA_Ctrl/mem_FPCAT_0_i_177_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.178 r  VGA_Ctrl/mem_FPCAT_0_i_71/CO[3]
                         net (fo=31, routed)          1.151    30.329    VGA_Ctrl/mem_FPCAT_0_i_71_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.152    30.481 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=32, routed)          1.723    32.204    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I3_O)        0.326    32.530 r  VGA_Ctrl/mem_FPCAT_0_i_66/O
                         net (fo=1, routed)           0.000    32.530    VGA_Ctrl/mem_FPCAT_0_i_66_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    32.777 r  VGA_Ctrl/mem_FPCAT_0_i_34/O[0]
                         net (fo=2, routed)           1.044    33.820    VGA_Ctrl/Pixel_Gen/FPCAT_addr10_in[3]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.299    34.119 r  VGA_Ctrl/mem_FPCAT_0_i_38/O
                         net (fo=1, routed)           0.000    34.119    VGA_Ctrl/mem_FPCAT_0_i_38_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    34.349 f  VGA_Ctrl/mem_FPCAT_0_i_13/O[1]
                         net (fo=25, routed)          1.792    36.142    Pixel_Gen/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2[1]
    SLICE_X4Y43          LUT1 (Prop_lut1_I0_O)        0.306    36.448 r  Pixel_Gen/mem_FPCAT_0_i_16/O
                         net (fo=1, routed)           0.000    36.448    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_3[1]
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    36.696 r  VGA_Ctrl/mem_FPCAT_0_i_8/O[3]
                         net (fo=1, routed)           0.878    37.574    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y18         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.963ns  (logic 8.943ns (24.194%)  route 28.020ns (75.806%))
  Logic Levels:           30  (CARRY4=15 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[3]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA_Ctrl/pixel_cnt_reg[3]/Q
                         net (fo=36, routed)          2.228     2.917    VGA_Ctrl/Q[0]
    SLICE_X8Y27          LUT4 (Prop_lut4_I0_O)        0.124     3.041 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=21, routed)          2.130     5.170    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I3_O)        0.124     5.294 f  VGA_Ctrl/mem_FPCAT_0_i_167/O
                         net (fo=11, routed)          0.701     5.995    VGA_Ctrl/av_cnt[7]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124     6.119 f  VGA_Ctrl/mem_FPCAT_0_i_69/O
                         net (fo=58, routed)          3.522     9.641    VGA_Ctrl/mem_FPCAT_0_i_69_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.765 r  VGA_Ctrl/mem_FPCAT_0_i_345/O
                         net (fo=130, routed)         4.350    14.115    VGA_Ctrl/mem_FPCAT_0_i_1043_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I2_O)        0.124    14.239 r  VGA_Ctrl/mem_FPCAT_0_i_1357/O
                         net (fo=1, routed)           0.000    14.239    VGA_Ctrl/mem_FPCAT_0_i_1357_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.640 r  VGA_Ctrl/mem_FPCAT_0_i_1146/CO[3]
                         net (fo=1, routed)           0.000    14.640    VGA_Ctrl/mem_FPCAT_0_i_1146_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  VGA_Ctrl/mem_FPCAT_0_i_895/CO[3]
                         net (fo=29, routed)          1.351    16.105    VGA_Ctrl/mem_FPCAT_0_i_895_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.685 r  VGA_Ctrl/mem_FPCAT_0_i_896/CO[3]
                         net (fo=6, routed)           1.095    17.781    VGA_Ctrl/mem_FPCAT_0_i_896_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    18.379 r  VGA_Ctrl/mem_FPCAT_0_i_1120/O[1]
                         net (fo=2, routed)           0.814    19.193    VGA_Ctrl/mem_FPCAT_0_i_1120_n_6
    SLICE_X1Y30          LUT3 (Prop_lut3_I2_O)        0.331    19.524 r  VGA_Ctrl/mem_FPCAT_0_i_1038/O
                         net (fo=2, routed)           0.983    20.507    VGA_Ctrl/mem_FPCAT_0_i_1038_n_0
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.332    20.839 r  VGA_Ctrl/mem_FPCAT_0_i_1042/O
                         net (fo=1, routed)           0.000    20.839    VGA_Ctrl/mem_FPCAT_0_i_1042_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.352 r  VGA_Ctrl/mem_FPCAT_0_i_738/CO[3]
                         net (fo=1, routed)           0.000    21.352    VGA_Ctrl/mem_FPCAT_0_i_738_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.469 r  VGA_Ctrl/mem_FPCAT_0_i_737/CO[3]
                         net (fo=1, routed)           0.000    21.469    VGA_Ctrl/mem_FPCAT_0_i_737_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.586 r  VGA_Ctrl/mem_FPCAT_0_i_1166/CO[3]
                         net (fo=1, routed)           0.000    21.586    VGA_Ctrl/mem_FPCAT_0_i_1166_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.901 r  VGA_Ctrl/mem_FPCAT_0_i_932/O[3]
                         net (fo=5, routed)           1.307    23.208    VGA_Ctrl/mem_FPCAT_0_i_932_n_4
    SLICE_X0Y38          LUT3 (Prop_lut3_I1_O)        0.307    23.515 r  VGA_Ctrl/mem_FPCAT_0_i_1167/O
                         net (fo=1, routed)           0.789    24.304    VGA_Ctrl/mem_FPCAT_0_i_1167_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    24.428 r  VGA_Ctrl/mem_FPCAT_0_i_928/O
                         net (fo=1, routed)           0.000    24.428    VGA_Ctrl/mem_FPCAT_0_i_928_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.829 r  VGA_Ctrl/mem_FPCAT_0_i_586/CO[3]
                         net (fo=1, routed)           0.000    24.829    VGA_Ctrl/mem_FPCAT_0_i_586_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.142 r  VGA_Ctrl/mem_FPCAT_0_i_325/O[3]
                         net (fo=6, routed)           1.228    26.370    VGA_Ctrl_n_224
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.306    26.676 r  mem_FPCAT_0_i_322/O
                         net (fo=1, routed)           0.000    26.676    mem_FPCAT_0_i_322_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.226 r  mem_FPCAT_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    27.226    mem_FPCAT_0_i_162_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.465 r  mem_FPCAT_0_i_68/O[2]
                         net (fo=32, routed)          1.010    28.475    VGA_Ctrl/mem_FPCAT_0_i_66_0[2]
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.302    28.777 r  VGA_Ctrl/mem_FPCAT_0_i_177/O
                         net (fo=1, routed)           0.000    28.777    VGA_Ctrl/mem_FPCAT_0_i_177_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.178 r  VGA_Ctrl/mem_FPCAT_0_i_71/CO[3]
                         net (fo=31, routed)          1.151    30.329    VGA_Ctrl/mem_FPCAT_0_i_71_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.152    30.481 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=32, routed)          2.325    32.806    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.326    33.132 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    33.132    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    33.384 f  VGA_Ctrl/mem_FPCAT_0_i_13/O[0]
                         net (fo=28, routed)          2.298    35.681    Pixel_Gen/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2[0]
    SLICE_X4Y43          LUT1 (Prop_lut1_I0_O)        0.295    35.976 r  Pixel_Gen/mem_FPCAT_0_i_17/O
                         net (fo=1, routed)           0.000    35.976    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_3[0]
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    36.224 r  VGA_Ctrl/mem_FPCAT_0_i_8/O[2]
                         net (fo=1, routed)           0.739    36.963    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y18         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.530ns  (logic 9.109ns (29.836%)  route 21.421ns (70.164%))
  Logic Levels:           29  (CARRY4=13 FDRE=1 LUT1=1 LUT2=2 LUT3=4 LUT4=6 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[3]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.689     0.689 r  VGA_Ctrl/pixel_cnt_reg[3]/Q
                         net (fo=36, routed)          2.228     2.917    VGA_Ctrl/Q[0]
    SLICE_X8Y27          LUT4 (Prop_lut4_I0_O)        0.124     3.041 f  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=21, routed)          0.811     3.852    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.976 r  VGA_Ctrl/mem_GAME_START_0_i_62/O
                         net (fo=58, routed)          1.570     5.546    VGA_Ctrl/mem_GAME_START_0_i_62_n_0
    SLICE_X0Y21          LUT4 (Prop_lut4_I2_O)        0.124     5.670 f  VGA_Ctrl/mem_FPCAT_0_i_70/O
                         net (fo=60, routed)          1.934     7.604    VGA_Ctrl/av_cnt[9]
    SLICE_X7Y32          LUT4 (Prop_lut4_I0_O)        0.124     7.728 r  VGA_Ctrl/mem_GAME_START_0_i_118/O
                         net (fo=37, routed)          1.717     9.445    VGA_Ctrl/mem_GAME_START_0_i_227_n_0
    SLICE_X3Y22          LUT3 (Prop_lut3_I2_O)        0.154     9.599 r  VGA_Ctrl/mem_GAME_START_0_i_72/O
                         net (fo=2, routed)           0.586    10.185    VGA_Ctrl/mem_GAME_START_0_i_72_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.327    10.512 r  VGA_Ctrl/mem_GAME_START_0_i_76/O
                         net (fo=1, routed)           0.000    10.512    VGA_Ctrl/mem_GAME_START_0_i_76_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.913 r  VGA_Ctrl/mem_GAME_START_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.913    VGA_Ctrl/mem_GAME_START_0_i_43_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.247 r  VGA_Ctrl/mem_GAME_START_0_i_42/O[1]
                         net (fo=2, routed)           1.032    12.279    VGA_Ctrl/Pixel_Gen/GAME_START_addr10_in[14]
    SLICE_X7Y28          LUT2 (Prop_lut2_I0_O)        0.303    12.582 r  VGA_Ctrl/mem_GAME_START_0_i_288/O
                         net (fo=1, routed)           0.000    12.582    VGA_Ctrl/mem_GAME_START_0_i_288_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.129 r  VGA_Ctrl/mem_GAME_START_0_i_230/O[2]
                         net (fo=21, routed)          2.589    15.718    GAME_START_addr0[16]
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    16.050 r  mem_GAME_START_0_i_329/O
                         net (fo=2, routed)           1.117    17.166    mem_GAME_START_0_i_329_n_0
    SLICE_X7Y19          LUT4 (Prop_lut4_I3_O)        0.327    17.493 r  mem_GAME_START_0_i_333/O
                         net (fo=1, routed)           0.000    17.493    VGA_Ctrl/mem_GAME_START_0_i_240_0[3]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.894 r  VGA_Ctrl/mem_GAME_START_0_i_244/CO[3]
                         net (fo=1, routed)           0.000    17.894    VGA_Ctrl/mem_GAME_START_0_i_244_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.008 r  VGA_Ctrl/mem_GAME_START_0_i_199/CO[3]
                         net (fo=1, routed)           0.000    18.008    VGA_Ctrl/mem_GAME_START_0_i_199_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.122 r  VGA_Ctrl/mem_GAME_START_0_i_138/CO[3]
                         net (fo=1, routed)           0.000    18.122    VGA_Ctrl/mem_GAME_START_0_i_138_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.456 r  VGA_Ctrl/mem_GAME_START_0_i_125/O[1]
                         net (fo=3, routed)           0.933    19.389    VGA_Ctrl/mem_GAME_START_0_i_187[1]
    SLICE_X1Y24          LUT3 (Prop_lut3_I2_O)        0.303    19.692 r  VGA_Ctrl/mem_GAME_START_0_i_105/O
                         net (fo=1, routed)           0.894    20.586    VGA_Ctrl/mem_GAME_START_0_i_105_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.971 r  VGA_Ctrl/mem_GAME_START_0_i_55/CO[3]
                         net (fo=1, routed)           0.009    20.980    VGA_Ctrl/mem_GAME_START_0_i_55_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.314 r  VGA_Ctrl/mem_GAME_START_0_i_54/O[1]
                         net (fo=11, routed)          1.623    22.937    VGA_Ctrl_n_357
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.303    23.240 r  mem_GAME_START_0_i_94/O
                         net (fo=1, routed)           0.000    23.240    mem_GAME_START_0_i_94_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.820 r  mem_GAME_START_0_i_53/O[2]
                         net (fo=3, routed)           0.674    24.494    mem_GAME_START_0_i_53_n_5
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.302    24.796 r  mem_GAME_START_0_i_87/O
                         net (fo=1, routed)           0.000    24.796    mem_GAME_START_0_i_87_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.439 r  mem_GAME_START_0_i_52/O[3]
                         net (fo=1, routed)           0.821    26.259    mem_GAME_START_0_i_52_n_4
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.307    26.566 r  mem_GAME_START_0_i_23/O
                         net (fo=1, routed)           0.000    26.566    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2[3]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.814 f  VGA_Ctrl/mem_GAME_START_0_i_10/O[3]
                         net (fo=1, routed)           0.817    27.632    Pixel_Gen/mem_GAME_START_0_i_9_0[3]
    SLICE_X1Y20          LUT1 (Prop_lut1_I0_O)        0.306    27.938 r  Pixel_Gen/mem_GAME_START_0_i_20/O
                         net (fo=1, routed)           0.000    27.938    Pixel_Gen/mem_GAME_START_0_i_20_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.339 r  Pixel_Gen/mem_GAME_START_0_i_9/CO[3]
                         net (fo=7, routed)           1.156    29.495    Pixel_Gen/mem_GAME_START_0_i_9_n_0
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.124    29.619 r  Pixel_Gen/mem_GAME_START_0_i_6/O
                         net (fo=1, routed)           0.911    30.530    Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y8          RAMB18E1                                     r  Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.239ns (62.172%)  route 0.145ns (37.828%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[3]/C
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Ctrl/line_cnt_reg[3]/Q
                         net (fo=47, routed)          0.145     0.339    VGA_Ctrl/line_cnt_reg[3]
    SLICE_X1Y23          LUT5 (Prop_lut5_I1_O)        0.045     0.384 r  VGA_Ctrl/line_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.384    VGA_Ctrl/line_cnt[4]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  VGA_Ctrl/line_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.239ns (60.608%)  route 0.155ns (39.392%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[2]/C
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Ctrl/line_cnt_reg[2]/Q
                         net (fo=55, routed)          0.155     0.349    VGA_Ctrl/line_cnt_reg[2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.045     0.394 r  VGA_Ctrl/line_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.394    VGA_Ctrl/p_0_in__0[3]
    SLICE_X0Y23          FDRE                                         r  VGA_Ctrl/line_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.239ns (60.050%)  route 0.159ns (39.950%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[1]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Ctrl/line_cnt_reg[1]/Q
                         net (fo=63, routed)          0.159     0.353    VGA_Ctrl/line_cnt_reg[1]
    SLICE_X0Y20          LUT6 (Prop_lut6_I3_O)        0.045     0.398 r  VGA_Ctrl/line_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.398    VGA_Ctrl/p_0_in__0[5]
    SLICE_X0Y20          FDRE                                         r  VGA_Ctrl/line_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.239ns (54.633%)  route 0.198ns (45.367%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[1]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Ctrl/line_cnt_reg[1]/Q
                         net (fo=63, routed)          0.143     0.337    VGA_Ctrl/line_cnt_reg[1]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.045     0.382 r  VGA_Ctrl/line_cnt[1]_i_1/O
                         net (fo=1, routed)           0.055     0.437    VGA_Ctrl/line_cnt[1]_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  VGA_Ctrl/line_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.239ns (54.020%)  route 0.203ns (45.980%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[6]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Ctrl/line_cnt_reg[6]/Q
                         net (fo=34, routed)          0.203     0.397    VGA_Ctrl/line_cnt_reg[8]_0[0]
    SLICE_X0Y20          LUT6 (Prop_lut6_I2_O)        0.045     0.442 r  VGA_Ctrl/line_cnt[9]_i_3/O
                         net (fo=1, routed)           0.000     0.442    VGA_Ctrl/p_0_in__0[9]
    SLICE_X0Y20          FDRE                                         r  VGA_Ctrl/line_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.262ns (58.775%)  route 0.184ns (41.225%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[6]/C
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA_Ctrl/pixel_cnt_reg[6]/Q
                         net (fo=27, routed)          0.129     0.346    VGA_Ctrl/Q[1]
    SLICE_X13Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.391 r  VGA_Ctrl/pixel_cnt[6]_i_1/O
                         net (fo=1, routed)           0.055     0.446    VGA_Ctrl/p_0_in[6]
    SLICE_X12Y21         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.283ns (62.082%)  route 0.173ns (37.918%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[8]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.181     0.181 r  VGA_Ctrl/line_cnt_reg[8]/Q
                         net (fo=21, routed)          0.173     0.354    VGA_Ctrl/line_cnt_reg[8]_0[2]
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.102     0.456 r  VGA_Ctrl/line_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.456    VGA_Ctrl/p_0_in__0[8]
    SLICE_X1Y22          FDRE                                         r  VGA_Ctrl/line_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.260ns (56.574%)  route 0.200ns (43.426%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=38, routed)          0.200     0.417    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X12Y24         LUT3 (Prop_lut3_I2_O)        0.043     0.460 r  VGA_Ctrl/pixel_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.460    VGA_Ctrl/p_0_in[2]
    SLICE_X12Y24         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.262ns (56.950%)  route 0.198ns (43.050%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[0]/C
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA_Ctrl/pixel_cnt_reg[0]/Q
                         net (fo=23, routed)          0.198     0.415    VGA_Ctrl/pixel_cnt_reg[0]
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.460 r  VGA_Ctrl/pixel_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.460    VGA_Ctrl/p_0_in[5]
    SLICE_X12Y23         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.262ns (56.763%)  route 0.200ns (43.237%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=38, routed)          0.200     0.417    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X12Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.462 r  VGA_Ctrl/pixel_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.462    VGA_Ctrl/p_0_in[1]
    SLICE_X12Y24         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.792ns  (logic 4.347ns (40.283%)  route 6.445ns (59.717%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.562     5.083    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Mouse_Ctrl/MC1/xpos_reg[4]/Q
                         net (fo=9, routed)           1.753     7.292    Mouse_Ctrl/MC1/mouseX[4]
    SLICE_X12Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.416 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.825     8.241    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_8_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.365 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           0.973     9.338    Mouse_Ctrl/MD1/mouseInStart
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.462 r  Mouse_Ctrl/MD1/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.894    12.356    vgaBlue_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    15.875 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.875    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.746ns  (logic 4.349ns (40.470%)  route 6.397ns (59.530%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.562     5.083    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Mouse_Ctrl/MC1/xpos_reg[4]/Q
                         net (fo=9, routed)           1.753     7.292    Mouse_Ctrl/MC1/mouseX[4]
    SLICE_X12Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.416 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.825     8.241    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_8_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.365 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           0.973     9.338    Mouse_Ctrl/MD1/mouseInStart
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.462 r  Mouse_Ctrl/MD1/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.846    12.308    vgaBlue_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.829 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.829    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.480ns  (logic 4.352ns (41.524%)  route 6.128ns (58.476%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.562     5.083    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Mouse_Ctrl/MC1/xpos_reg[4]/Q
                         net (fo=9, routed)           1.753     7.292    Mouse_Ctrl/MC1/mouseX[4]
    SLICE_X12Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.416 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.825     8.241    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_8_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.365 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           0.822     9.187    Mouse_Ctrl/MD1/mouseInStart
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.311 r  Mouse_Ctrl/MD1/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.728    12.040    vgaBlue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    15.563 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.563    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.446ns  (logic 4.331ns (41.466%)  route 6.114ns (58.534%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.562     5.083    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Mouse_Ctrl/MC1/xpos_reg[4]/Q
                         net (fo=9, routed)           1.753     7.292    Mouse_Ctrl/MC1/mouseX[4]
    SLICE_X12Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.416 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.825     8.241    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_8_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.365 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           0.973     9.338    Mouse_Ctrl/MD1/mouseInStart
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.462 r  Mouse_Ctrl/MD1/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.563    12.025    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.529 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.529    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_DATA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.362ns  (logic 4.040ns (38.989%)  route 6.322ns (61.011%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.636     5.157    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.675 f  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           6.322    11.997    PS2_DATA_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522    15.519 r  PS2_DATA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.519    PS2_DATA
    B17                                                               r  PS2_DATA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.182ns  (logic 4.414ns (43.351%)  route 5.768ns (56.649%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.558     5.079    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           1.125     6.722    Mouse_Ctrl/MD1/enable_mouse_display_reg_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.846 f  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.121     7.967    VGA_Ctrl/vgaBlue[2]
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124     8.091 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.490     8.582    VGA_Ctrl/pixel_cnt_reg[9]_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.706 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.032    11.737    vgaGreen_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.261 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.261    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.975ns  (logic 4.323ns (43.341%)  route 5.652ns (56.659%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.562     5.083    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Mouse_Ctrl/MC1/xpos_reg[4]/Q
                         net (fo=9, routed)           1.753     7.292    Mouse_Ctrl/MC1/mouseX[4]
    SLICE_X12Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.416 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.825     8.241    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_8_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.365 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           0.822     9.187    Mouse_Ctrl/MD1/mouseInStart
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.311 r  Mouse_Ctrl/MD1/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.252    11.563    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    15.058 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.058    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.879ns  (logic 4.395ns (44.492%)  route 5.484ns (55.508%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.558     5.079    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           1.125     6.722    Mouse_Ctrl/MD1/enable_mouse_display_reg_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.846 f  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.121     7.967    VGA_Ctrl/vgaBlue[2]
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124     8.091 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.490     8.582    VGA_Ctrl/pixel_cnt_reg[9]_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.706 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.747    11.453    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.958 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.958    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.742ns  (logic 4.296ns (44.104%)  route 5.445ns (55.896%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.558     5.079    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           1.125     6.722    Mouse_Ctrl/MD1/enable_mouse_display_reg_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.846 f  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.980     7.826    VGA_Ctrl/vgaBlue[2]
    SLICE_X10Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.950 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           3.340    11.290    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    14.821 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.821    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.262ns  (logic 4.295ns (46.375%)  route 4.967ns (53.625%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.558     5.079    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           1.125     6.722    Mouse_Ctrl/MD1/enable_mouse_display_reg_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.846 f  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.980     7.826    VGA_Ctrl/vgaBlue[2]
    SLICE_X10Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.950 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           2.862    10.812    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    14.341 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.341    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_scene_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_next_scene_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.728ns  (logic 0.245ns (33.649%)  route 0.483ns (66.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  FSM_sequential_scene_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.148     1.589 f  FSM_sequential_scene_reg[2]/Q
                         net (fo=5, routed)           0.370     1.959    Mouse_Ctrl/MC1/scene[1]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.097     2.056 r  Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[0]_i_1/O
                         net (fo=1, routed)           0.113     2.169    next_scene__0[0]
    SLICE_X12Y18         LDCE                                         r  FSM_sequential_next_scene_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_next_scene_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.738ns  (logic 0.209ns (28.331%)  route 0.529ns (71.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  FSM_sequential_scene_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  FSM_sequential_scene_reg[0]/Q
                         net (fo=4, routed)           0.283     1.888    Mouse_Ctrl/MC1/scene[0]
    SLICE_X12Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.933 r  Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[1]_i_1/O
                         net (fo=1, routed)           0.246     2.179    next_scene__0[1]
    SLICE_X12Y18         LDCE                                         r  FSM_sequential_next_scene_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_next_scene_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.782ns  (logic 0.246ns (31.464%)  route 0.536ns (68.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  FSM_sequential_scene_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.148     1.589 f  FSM_sequential_scene_reg[2]/Q
                         net (fo=5, routed)           0.370     1.959    Mouse_Ctrl/MC1/scene[1]
    SLICE_X12Y17         LUT4 (Prop_lut4_I2_O)        0.098     2.057 r  Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[2]_i_1/O
                         net (fo=1, routed)           0.166     2.223    next_scene__0[2]
    SLICE_X12Y18         LDCE                                         r  FSM_sequential_next_scene_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.406ns (60.374%)  route 0.923ns (39.626%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.559     1.442    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           0.257     1.863    Mouse_Ctrl/MD1/enable_mouse_display_reg_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.908 r  Mouse_Ctrl/MD1/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.666     2.574    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.770 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.770    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.429ns (60.876%)  route 0.918ns (39.124%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.559     1.442    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           0.189     1.795    VGA_Ctrl/enable_mouse_display
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.840 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.729     2.569    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.789 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.789    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.413ns (59.103%)  route 0.977ns (40.897%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.559     1.442    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           0.189     1.795    VGA_Ctrl/enable_mouse_display
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.840 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.789     2.629    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.832 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.832    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.435ns (59.511%)  route 0.976ns (40.489%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.559     1.442    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           0.189     1.795    VGA_Ctrl/enable_mouse_display
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.840 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.787     2.627    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.853 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.853    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 0.965ns (39.975%)  route 1.449ns (60.025%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.590     1.473    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.449     3.063    PS2_CLK_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.887 r  PS2_CLK_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.887    PS2_CLK
    C17                                                               r  PS2_CLK (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.414ns (56.143%)  route 1.104ns (43.857%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.558     1.441    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  Mouse_Ctrl/MD1/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Mouse_Ctrl/MD1/red_out_reg[3]/Q
                         net (fo=5, routed)           0.310     1.915    Mouse_Ctrl/MD1/red_out_reg[3]_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.960 r  Mouse_Ctrl/MD1/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.794     2.754    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.959 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.959    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.545ns  (logic 1.439ns (56.552%)  route 1.106ns (43.448%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.559     1.442    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           0.189     1.795    VGA_Ctrl/enable_mouse_display
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.840 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.917     2.757    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.987 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.987    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.428ns  (logic 2.218ns (34.506%)  route 4.210ns (65.493%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[8]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.590     0.590 r  VGA_Ctrl/line_cnt_reg[8]/Q
                         net (fo=21, routed)          1.819     2.409    VGA_Ctrl/line_cnt_reg[8]_0[2]
    SLICE_X6Y15          LUT5 (Prop_lut5_I2_O)        0.299     2.708 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=37, routed)          1.330     4.038    VGA_Ctrl/line_cnt_reg[9]_0
    SLICE_X5Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.162 r  VGA_Ctrl/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     4.162    Mouse_Ctrl/MD1/_inferred__2/i__carry__0_1[1]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.712 r  Mouse_Ctrl/MD1/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.712    Mouse_Ctrl/MD1/_inferred__2/i__carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.826 r  Mouse_Ctrl/MD1/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.826    Mouse_Ctrl/MD1/_inferred__2/i__carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.054 f  Mouse_Ctrl/MD1/_inferred__2/i__carry__1/CO[2]
                         net (fo=1, routed)           1.060     6.115    Mouse_Ctrl/MD1/_inferred__2/i__carry__1_n_1
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.313     6.428 r  Mouse_Ctrl/MD1/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000     6.428    Mouse_Ctrl/MD1/enable_mouse_display_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.441     4.782    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/mousepixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.380ns  (logic 1.613ns (25.283%)  route 4.767ns (74.717%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[8]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.590     0.590 r  VGA_Ctrl/line_cnt_reg[8]/Q
                         net (fo=21, routed)          1.819     2.409    VGA_Ctrl/line_cnt_reg[8]_0[2]
    SLICE_X6Y15          LUT5 (Prop_lut5_I2_O)        0.299     2.708 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=37, routed)          1.156     3.864    VGA_Ctrl/line_cnt_reg[9]_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I1_O)        0.148     4.012 r  VGA_Ctrl/mousepixel[1]_i_16/O
                         net (fo=1, routed)           0.469     4.481    VGA_Ctrl/mousepixel[1]_i_16_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I5_O)        0.328     4.809 r  VGA_Ctrl/mousepixel[1]_i_9/O
                         net (fo=5, routed)           0.326     5.136    Mouse_Ctrl/MD1/minusOp0_out[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.260 r  Mouse_Ctrl/MD1/mousepixel[1]_i_2/O
                         net (fo=2, routed)           0.996     6.256    Mouse_Ctrl/MD1/mousepixel[1]_i_2_n_0
    SLICE_X10Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.380 r  Mouse_Ctrl/MD1/mousepixel[1]_i_1/O
                         net (fo=1, routed)           0.000     6.380    Mouse_Ctrl/MD1/mousepixel[1]_i_1_n_0
    SLICE_X10Y17         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.443     4.784    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[1]/C

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/mousepixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.093ns  (logic 1.613ns (26.471%)  route 4.480ns (73.529%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[8]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.590     0.590 r  VGA_Ctrl/line_cnt_reg[8]/Q
                         net (fo=21, routed)          1.819     2.409    VGA_Ctrl/line_cnt_reg[8]_0[2]
    SLICE_X6Y15          LUT5 (Prop_lut5_I2_O)        0.299     2.708 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=37, routed)          1.156     3.864    VGA_Ctrl/line_cnt_reg[9]_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I1_O)        0.148     4.012 r  VGA_Ctrl/mousepixel[1]_i_16/O
                         net (fo=1, routed)           0.469     4.481    VGA_Ctrl/mousepixel[1]_i_16_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I5_O)        0.328     4.809 r  VGA_Ctrl/mousepixel[1]_i_9/O
                         net (fo=5, routed)           0.603     5.413    Mouse_Ctrl/MD1/minusOp0_out[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.537 r  Mouse_Ctrl/MD1/mousepixel[0]_i_2/O
                         net (fo=1, routed)           0.433     5.969    Mouse_Ctrl/MD1/mousepixel[0]_i_2_n_0
    SLICE_X9Y17          LUT5 (Prop_lut5_I2_O)        0.124     6.093 r  Mouse_Ctrl/MD1/mousepixel[0]_i_1/O
                         net (fo=1, routed)           0.000     6.093    Mouse_Ctrl/MD1/mousepixel[0]_i_1_n_0
    SLICE_X9Y17          FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.442     4.783    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.751ns  (logic 1.576ns (27.402%)  route 4.175ns (72.598%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.827     5.279    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.124     5.403 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.348     5.751    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X3Y12          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.515     4.856    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.751ns  (logic 1.576ns (27.402%)  route 4.175ns (72.598%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.827     5.279    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.124     5.403 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.348     5.751    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X3Y12          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.515     4.856    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.751ns  (logic 1.576ns (27.402%)  route 4.175ns (72.598%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.827     5.279    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.124     5.403 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.348     5.751    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X3Y12          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.515     4.856    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.751ns  (logic 1.576ns (27.402%)  route 4.175ns (72.598%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.827     5.279    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.124     5.403 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.348     5.751    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X3Y12          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.515     4.856    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.555ns  (logic 1.572ns (28.305%)  route 3.983ns (71.695%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.652     5.101    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.124     5.225 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.330     5.555    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter0
    SLICE_X2Y6           FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.519     4.860    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.555ns  (logic 1.572ns (28.305%)  route 3.983ns (71.695%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.652     5.101    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.124     5.225 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.330     5.555    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter0
    SLICE_X2Y6           FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.519     4.860    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.555ns  (logic 1.572ns (28.305%)  route 3.983ns (71.695%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.652     5.101    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.124     5.225 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.330     5.555    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter0
    SLICE_X2Y6           FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.519     4.860    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_next_scene_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_scene_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.291ns (67.334%)  route 0.141ns (32.666%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         LDCE                         0.000     0.000 r  FSM_sequential_next_scene_reg[1]/G
    SLICE_X12Y18         LDCE (EnToQ_ldce_G_Q)        0.246     0.246 r  FSM_sequential_next_scene_reg[1]/Q
                         net (fo=1, routed)           0.141     0.387    next_scene[1]
    SLICE_X12Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.432 r  FSM_sequential_scene[1]_i_1/O
                         net (fo=1, routed)           0.000     0.432    FSM_sequential_scene[1]_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  FSM_sequential_scene_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  FSM_sequential_scene_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_next_scene_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_scene_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.289ns (57.095%)  route 0.217ns (42.905%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         LDCE                         0.000     0.000 r  FSM_sequential_next_scene_reg[2]/G
    SLICE_X12Y18         LDCE (EnToQ_ldce_G_Q)        0.246     0.246 r  FSM_sequential_next_scene_reg[2]/Q
                         net (fo=1, routed)           0.217     0.463    next_scene[2]
    SLICE_X12Y19         LUT2 (Prop_lut2_I0_O)        0.043     0.506 r  FSM_sequential_scene[2]_i_1/O
                         net (fo=1, routed)           0.000     0.506    FSM_sequential_scene[2]_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  FSM_sequential_scene_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  FSM_sequential_scene_reg[2]/C

Slack:                    inf
  Source:                 FSM_sequential_next_scene_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_scene_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.291ns (48.475%)  route 0.309ns (51.525%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         LDCE                         0.000     0.000 r  FSM_sequential_next_scene_reg[0]/G
    SLICE_X12Y18         LDCE (EnToQ_ldce_G_Q)        0.246     0.246 r  FSM_sequential_next_scene_reg[0]/Q
                         net (fo=1, routed)           0.309     0.555    next_scene[0]
    SLICE_X12Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.600 r  FSM_sequential_scene[0]_i_1/O
                         net (fo=1, routed)           0.000     0.600    FSM_sequential_scene[0]_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  FSM_sequential_scene_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  FSM_sequential_scene_reg[0]/C

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/mousepixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.352ns (30.248%)  route 0.812ns (69.752%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[0]/C
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA_Ctrl/pixel_cnt_reg[0]/Q
                         net (fo=23, routed)          0.373     0.590    VGA_Ctrl/pixel_cnt_reg[0]
    SLICE_X13Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.635 r  VGA_Ctrl/mousepixel[1]_i_10/O
                         net (fo=5, routed)           0.387     1.022    Mouse_Ctrl/MD1/minusOp2_out[1]
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.045     1.067 r  Mouse_Ctrl/MD1/mousepixel[0]_i_3/O
                         net (fo=1, routed)           0.051     1.119    Mouse_Ctrl/MD1/mousepixel[0]_i_3_n_0
    SLICE_X9Y17          LUT5 (Prop_lut5_I4_O)        0.045     1.164 r  Mouse_Ctrl/MD1/mousepixel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.164    Mouse_Ctrl/MD1/mousepixel[0]_i_1_n_0
    SLICE_X9Y17          FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.828     1.955    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[0]/C

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.536ns (45.619%)  route 0.639ns (54.381%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[7]/C
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA_Ctrl/pixel_cnt_reg[7]/Q
                         net (fo=83, routed)          0.466     0.683    Mouse_Ctrl/MC1/_inferred__1/i__carry__1[2]
    SLICE_X13Y17         LUT6 (Prop_lut6_I1_O)        0.045     0.728 r  Mouse_Ctrl/MC1/i__carry_i_5/O
                         net (fo=1, routed)           0.000     0.728    Mouse_Ctrl/MD1/geqOp_inferred__0/i__carry__0_1[3]
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.843 r  Mouse_Ctrl/MD1/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.843    Mouse_Ctrl/MD1/geqOp_inferred__0/i__carry_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.888 r  Mouse_Ctrl/MD1/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.173     1.061    Mouse_Ctrl/MD1/geqOp
    SLICE_X10Y18         LUT5 (Prop_lut5_I1_O)        0.114     1.175 r  Mouse_Ctrl/MD1/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000     1.175    Mouse_Ctrl/MD1/enable_mouse_display_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.827     1.954    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/mousepixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.352ns (29.915%)  route 0.825ns (70.085%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[0]/C
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA_Ctrl/pixel_cnt_reg[0]/Q
                         net (fo=23, routed)          0.373     0.590    VGA_Ctrl/pixel_cnt_reg[0]
    SLICE_X13Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.635 r  VGA_Ctrl/mousepixel[1]_i_10/O
                         net (fo=5, routed)           0.311     0.947    Mouse_Ctrl/MD1/minusOp2_out[1]
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.992 r  Mouse_Ctrl/MD1/mousepixel[1]_i_4/O
                         net (fo=1, routed)           0.140     1.132    Mouse_Ctrl/MD1/mousepixel[1]_i_4_n_0
    SLICE_X10Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.177 r  Mouse_Ctrl/MD1/mousepixel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.177    Mouse_Ctrl/MD1/mousepixel[1]_i_1_n_0
    SLICE_X10Y17         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.828     1.955    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[1]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.220ns (14.034%)  route 1.348ns (85.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.348     1.568    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X3Y13          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.861     1.988    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.217ns (13.495%)  route 1.388ns (86.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.388     1.605    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X1Y6           FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.866     1.993    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.265ns (15.448%)  route 1.451ns (84.552%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.451     1.671    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X3Y13          LUT4 (Prop_lut4_I0_O)        0.045     1.716 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.716    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.861     1.988    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.729ns  (logic 0.262ns (15.129%)  route 1.467ns (84.871%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.467     1.684    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.045     1.729 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.729    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.866     1.993    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/C





