INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDD/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WCLK
INFO: [VRFC 10-311] analyzing module WCLK_WCLK_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.srcs/sources_1/new/top_simulate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.srcs/sim_1/new/tb_simulate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_simulate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.sim/sim_1/behav/xsim/glbl.v:6]
