module wideexpr_00352(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (s6)<=($signed(({(ctrl[0]?~^($unsigned(s0)):2'b00)})>>(($signed((ctrl[4]?(3'sb101)+(s2):(ctrl[3]?3'sb010:s5))))>>(s2))));
  assign y1 = (($signed(+((ctrl[1]?(1'sb1)^~(-(3'sb000)):(s2)^~((s7)-(s1))))))-($signed((+($unsigned($signed(s5))))>=(+(4'sb1110)))))&($signed(+(2'b00)));
  assign y2 = {2{+($unsigned($signed(-((($signed(u5))^~($signed(s7)))>>>(((5'sb11001)-(5'sb01001))^~((ctrl[0]?1'sb1:s4)))))))}};
  assign y3 = {3{{4{s1}}}};
  assign y4 = $signed(({4{(+(((ctrl[4]?5'sb01101:6'sb010011))>>((3'sb010)<<(s6))))<<((ctrl[3]?(s2)^((4'sb1100)|(u5)):$signed(s4)))}})^~(~&(((ctrl[2]?6'sb010110:(ctrl[3]?(3'sb111)>>(4'sb0001):(3'sb001)>>>(u7))))>>>(((ctrl[1]?-(6'sb100010):(5'sb01111)>>>(2'sb00)))<<<(+($signed(2'sb00)))))));
  assign y5 = u4;
  assign y6 = ~|(((s4)>>>((ctrl[7]?3'sb010:(ctrl[2]?2'sb11:6'b011111))))<<((u3)<({3{s4}})));
  assign y7 = {(1'sb0)^((ctrl[4]?((ctrl[0]?s6:3'sb011))<=((ctrl[2]?$signed((1'sb1)>>>(u5)):-((ctrl[1]?5'sb11000:s1)))):$signed((({u1,6'sb000110})>=({4{4'sb1110}}))<<($unsigned({s0,u6,s5,s2})))))};
endmodule
