#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002c2f903e050 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000002c2f90b8360_0 .net "PC", 31 0, v000002c2f90b0cc0_0;  1 drivers
v000002c2f90b8ae0_0 .var "clk", 0 0;
v000002c2f90b84a0_0 .net "clkout", 0 0, L_000002c2f9044fc0;  1 drivers
v000002c2f90b80e0_0 .net "cycles_consumed", 31 0, v000002c2f90b6540_0;  1 drivers
v000002c2f90b8400_0 .net "regs0", 31 0, L_000002c2f9044b60;  1 drivers
v000002c2f90b87c0_0 .net "regs1", 31 0, L_000002c2f90441c0;  1 drivers
v000002c2f90b8b80_0 .net "regs2", 31 0, L_000002c2f9044230;  1 drivers
v000002c2f90b7dc0_0 .net "regs3", 31 0, L_000002c2f9044540;  1 drivers
v000002c2f90b7a00_0 .net "regs4", 31 0, L_000002c2f9044460;  1 drivers
v000002c2f90b7f00_0 .net "regs5", 31 0, L_000002c2f9044620;  1 drivers
v000002c2f90b7aa0_0 .var "rst", 0 0;
S_000002c2f903ed50 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000002c2f903e050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002c2f904d480 .param/l "RType" 0 4 2, C4<000000>;
P_000002c2f904d4b8 .param/l "add" 0 4 5, C4<100000>;
P_000002c2f904d4f0 .param/l "addi" 0 4 8, C4<001000>;
P_000002c2f904d528 .param/l "addu" 0 4 5, C4<100001>;
P_000002c2f904d560 .param/l "and_" 0 4 5, C4<100100>;
P_000002c2f904d598 .param/l "andi" 0 4 8, C4<001100>;
P_000002c2f904d5d0 .param/l "beq" 0 4 10, C4<000100>;
P_000002c2f904d608 .param/l "bne" 0 4 10, C4<000101>;
P_000002c2f904d640 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000002c2f904d678 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002c2f904d6b0 .param/l "j" 0 4 12, C4<000010>;
P_000002c2f904d6e8 .param/l "jal" 0 4 12, C4<000011>;
P_000002c2f904d720 .param/l "jr" 0 4 6, C4<001000>;
P_000002c2f904d758 .param/l "lw" 0 4 8, C4<100011>;
P_000002c2f904d790 .param/l "nor_" 0 4 5, C4<100111>;
P_000002c2f904d7c8 .param/l "or_" 0 4 5, C4<100101>;
P_000002c2f904d800 .param/l "ori" 0 4 8, C4<001101>;
P_000002c2f904d838 .param/l "sgt" 0 4 6, C4<101011>;
P_000002c2f904d870 .param/l "sll" 0 4 6, C4<000000>;
P_000002c2f904d8a8 .param/l "slt" 0 4 5, C4<101010>;
P_000002c2f904d8e0 .param/l "slti" 0 4 8, C4<101010>;
P_000002c2f904d918 .param/l "srl" 0 4 6, C4<000010>;
P_000002c2f904d950 .param/l "sub" 0 4 5, C4<100010>;
P_000002c2f904d988 .param/l "subu" 0 4 5, C4<100011>;
P_000002c2f904d9c0 .param/l "sw" 0 4 8, C4<101011>;
P_000002c2f904d9f8 .param/l "xor_" 0 4 5, C4<100110>;
P_000002c2f904da30 .param/l "xori" 0 4 8, C4<001110>;
L_000002c2f9044e00 .functor NOT 1, v000002c2f90b7aa0_0, C4<0>, C4<0>, C4<0>;
L_000002c2f90444d0 .functor NOT 1, v000002c2f90b7aa0_0, C4<0>, C4<0>, C4<0>;
L_000002c2f9044690 .functor NOT 1, v000002c2f90b7aa0_0, C4<0>, C4<0>, C4<0>;
L_000002c2f9044380 .functor NOT 1, v000002c2f90b7aa0_0, C4<0>, C4<0>, C4<0>;
L_000002c2f9044e70 .functor NOT 1, v000002c2f90b7aa0_0, C4<0>, C4<0>, C4<0>;
L_000002c2f9044a10 .functor NOT 1, v000002c2f90b7aa0_0, C4<0>, C4<0>, C4<0>;
L_000002c2f9044a80 .functor NOT 1, v000002c2f90b7aa0_0, C4<0>, C4<0>, C4<0>;
L_000002c2f90440e0 .functor NOT 1, v000002c2f90b7aa0_0, C4<0>, C4<0>, C4<0>;
L_000002c2f9044fc0 .functor OR 1, v000002c2f90b8ae0_0, v000002c2f903a580_0, C4<0>, C4<0>;
L_000002c2f9044ee0 .functor OR 1, L_000002c2f90b7820, L_000002c2f90b78c0, C4<0>, C4<0>;
L_000002c2f9044f50 .functor AND 1, L_000002c2f9111fd0, L_000002c2f9112ed0, C4<1>, C4<1>;
L_000002c2f9044850 .functor NOT 1, v000002c2f90b7aa0_0, C4<0>, C4<0>, C4<0>;
L_000002c2f9044700 .functor OR 1, L_000002c2f9111530, L_000002c2f91115d0, C4<0>, C4<0>;
L_000002c2f9044cb0 .functor OR 1, L_000002c2f9044700, L_000002c2f9112070, C4<0>, C4<0>;
L_000002c2f9044770 .functor OR 1, L_000002c2f9111670, L_000002c2f9111a30, C4<0>, C4<0>;
L_000002c2f9044d20 .functor AND 1, L_000002c2f9113150, L_000002c2f9044770, C4<1>, C4<1>;
L_000002c2f90447e0 .functor OR 1, L_000002c2f91131f0, L_000002c2f9112d90, C4<0>, C4<0>;
L_000002c2f90448c0 .functor AND 1, L_000002c2f9112610, L_000002c2f90447e0, C4<1>, C4<1>;
v000002c2f90b20c0_0 .net "ALUOp", 3 0, v000002c2f903aa80_0;  1 drivers
v000002c2f90b1760_0 .net "ALUResult", 31 0, v000002c2f90a9940_0;  1 drivers
v000002c2f90b16c0_0 .net "ALUSrc", 0 0, v000002c2f903bd40_0;  1 drivers
v000002c2f90b2980_0 .net "ALUin2", 31 0, L_000002c2f91127f0;  1 drivers
v000002c2f90b23e0_0 .net "MemReadEn", 0 0, v000002c2f903ada0_0;  1 drivers
v000002c2f90b1a80_0 .net "MemWriteEn", 0 0, v000002c2f903be80_0;  1 drivers
v000002c2f90b2520_0 .net "MemtoReg", 0 0, v000002c2f903bf20_0;  1 drivers
v000002c2f90b1f80_0 .net "PC", 31 0, v000002c2f90b0cc0_0;  alias, 1 drivers
v000002c2f90b2340_0 .net "PCPlus1", 31 0, L_000002c2f90b7780;  1 drivers
v000002c2f90b2840_0 .net "PCsrc", 1 0, v000002c2f90a9c60_0;  1 drivers
v000002c2f90b2a20_0 .net "RegDst", 0 0, v000002c2f903a260_0;  1 drivers
v000002c2f90b1080_0 .net "RegWriteEn", 0 0, v000002c2f903a3a0_0;  1 drivers
v000002c2f90b1300_0 .net "WriteRegister", 4 0, L_000002c2f9111cb0;  1 drivers
v000002c2f90b0e00_0 .net *"_ivl_0", 0 0, L_000002c2f9044e00;  1 drivers
L_000002c2f90b9470 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b25c0_0 .net/2u *"_ivl_10", 4 0, L_000002c2f90b9470;  1 drivers
L_000002c2f90b9860 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b1e40_0 .net *"_ivl_101", 15 0, L_000002c2f90b9860;  1 drivers
v000002c2f90b19e0_0 .net *"_ivl_102", 31 0, L_000002c2f9112b10;  1 drivers
L_000002c2f90b98a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b2020_0 .net *"_ivl_105", 25 0, L_000002c2f90b98a8;  1 drivers
L_000002c2f90b98f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b28e0_0 .net/2u *"_ivl_106", 31 0, L_000002c2f90b98f0;  1 drivers
v000002c2f90b1b20_0 .net *"_ivl_108", 0 0, L_000002c2f9111fd0;  1 drivers
L_000002c2f90b9938 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b2200_0 .net/2u *"_ivl_110", 5 0, L_000002c2f90b9938;  1 drivers
v000002c2f90b1da0_0 .net *"_ivl_112", 0 0, L_000002c2f9112ed0;  1 drivers
v000002c2f90b1260_0 .net *"_ivl_115", 0 0, L_000002c2f9044f50;  1 drivers
v000002c2f90b0ea0_0 .net *"_ivl_116", 47 0, L_000002c2f9111ad0;  1 drivers
L_000002c2f90b9980 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b1c60_0 .net *"_ivl_119", 15 0, L_000002c2f90b9980;  1 drivers
L_000002c2f90b94b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002c2f90b2480_0 .net/2u *"_ivl_12", 5 0, L_000002c2f90b94b8;  1 drivers
v000002c2f90b1800_0 .net *"_ivl_120", 47 0, L_000002c2f9112390;  1 drivers
L_000002c2f90b99c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b1bc0_0 .net *"_ivl_123", 15 0, L_000002c2f90b99c8;  1 drivers
v000002c2f90b22a0_0 .net *"_ivl_125", 0 0, L_000002c2f91121b0;  1 drivers
v000002c2f90b1d00_0 .net *"_ivl_126", 31 0, L_000002c2f91117b0;  1 drivers
v000002c2f90b18a0_0 .net *"_ivl_128", 47 0, L_000002c2f9111710;  1 drivers
v000002c2f90b2160_0 .net *"_ivl_130", 47 0, L_000002c2f9111850;  1 drivers
v000002c2f90b1940_0 .net *"_ivl_132", 47 0, L_000002c2f9112e30;  1 drivers
v000002c2f90b0f40_0 .net *"_ivl_134", 47 0, L_000002c2f9112930;  1 drivers
L_000002c2f90b9a10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c2f90b2ac0_0 .net/2u *"_ivl_138", 1 0, L_000002c2f90b9a10;  1 drivers
v000002c2f90b0c20_0 .net *"_ivl_14", 0 0, L_000002c2f90b8e00;  1 drivers
v000002c2f90b14e0_0 .net *"_ivl_140", 0 0, L_000002c2f9112250;  1 drivers
L_000002c2f90b9a58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002c2f90b1120_0 .net/2u *"_ivl_142", 1 0, L_000002c2f90b9a58;  1 drivers
v000002c2f90b1620_0 .net *"_ivl_144", 0 0, L_000002c2f9112a70;  1 drivers
L_000002c2f90b9aa0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002c2f90b0fe0_0 .net/2u *"_ivl_146", 1 0, L_000002c2f90b9aa0;  1 drivers
v000002c2f90b11c0_0 .net *"_ivl_148", 0 0, L_000002c2f9112750;  1 drivers
L_000002c2f90b9ae8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b1580_0 .net/2u *"_ivl_150", 31 0, L_000002c2f90b9ae8;  1 drivers
L_000002c2f90b9b30 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b1440_0 .net/2u *"_ivl_152", 31 0, L_000002c2f90b9b30;  1 drivers
v000002c2f90b2d70_0 .net *"_ivl_154", 31 0, L_000002c2f9112bb0;  1 drivers
v000002c2f90b3d10_0 .net *"_ivl_156", 31 0, L_000002c2f9112f70;  1 drivers
L_000002c2f90b9500 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002c2f90b3810_0 .net/2u *"_ivl_16", 4 0, L_000002c2f90b9500;  1 drivers
v000002c2f90b4490_0 .net *"_ivl_160", 0 0, L_000002c2f9044850;  1 drivers
L_000002c2f90b9bc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b3db0_0 .net/2u *"_ivl_162", 31 0, L_000002c2f90b9bc0;  1 drivers
L_000002c2f90b9c98 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002c2f90b3b30_0 .net/2u *"_ivl_166", 5 0, L_000002c2f90b9c98;  1 drivers
v000002c2f90b40d0_0 .net *"_ivl_168", 0 0, L_000002c2f9111530;  1 drivers
L_000002c2f90b9ce0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002c2f90b2cd0_0 .net/2u *"_ivl_170", 5 0, L_000002c2f90b9ce0;  1 drivers
v000002c2f90b42b0_0 .net *"_ivl_172", 0 0, L_000002c2f91115d0;  1 drivers
v000002c2f90b2f50_0 .net *"_ivl_175", 0 0, L_000002c2f9044700;  1 drivers
L_000002c2f90b9d28 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002c2f90b33b0_0 .net/2u *"_ivl_176", 5 0, L_000002c2f90b9d28;  1 drivers
v000002c2f90b2e10_0 .net *"_ivl_178", 0 0, L_000002c2f9112070;  1 drivers
v000002c2f90b4ad0_0 .net *"_ivl_181", 0 0, L_000002c2f9044cb0;  1 drivers
L_000002c2f90b9d70 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b3270_0 .net/2u *"_ivl_182", 15 0, L_000002c2f90b9d70;  1 drivers
v000002c2f90b3130_0 .net *"_ivl_184", 31 0, L_000002c2f9111f30;  1 drivers
v000002c2f90b3ef0_0 .net *"_ivl_187", 0 0, L_000002c2f9112570;  1 drivers
v000002c2f90b39f0_0 .net *"_ivl_188", 15 0, L_000002c2f91130b0;  1 drivers
v000002c2f90b2c30_0 .net *"_ivl_19", 4 0, L_000002c2f90b8540;  1 drivers
v000002c2f90b4670_0 .net *"_ivl_190", 31 0, L_000002c2f9111990;  1 drivers
v000002c2f90b38b0_0 .net *"_ivl_194", 31 0, L_000002c2f9112110;  1 drivers
L_000002c2f90b9db8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b2eb0_0 .net *"_ivl_197", 25 0, L_000002c2f90b9db8;  1 drivers
L_000002c2f90b9e00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b3a90_0 .net/2u *"_ivl_198", 31 0, L_000002c2f90b9e00;  1 drivers
L_000002c2f90b9428 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b3590_0 .net/2u *"_ivl_2", 5 0, L_000002c2f90b9428;  1 drivers
v000002c2f90b34f0_0 .net *"_ivl_20", 4 0, L_000002c2f90b85e0;  1 drivers
v000002c2f90b2ff0_0 .net *"_ivl_200", 0 0, L_000002c2f9113150;  1 drivers
L_000002c2f90b9e48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b36d0_0 .net/2u *"_ivl_202", 5 0, L_000002c2f90b9e48;  1 drivers
v000002c2f90b3090_0 .net *"_ivl_204", 0 0, L_000002c2f9111670;  1 drivers
L_000002c2f90b9e90 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002c2f90b3950_0 .net/2u *"_ivl_206", 5 0, L_000002c2f90b9e90;  1 drivers
v000002c2f90b3f90_0 .net *"_ivl_208", 0 0, L_000002c2f9111a30;  1 drivers
v000002c2f90b4530_0 .net *"_ivl_211", 0 0, L_000002c2f9044770;  1 drivers
v000002c2f90b3bd0_0 .net *"_ivl_213", 0 0, L_000002c2f9044d20;  1 drivers
L_000002c2f90b9ed8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002c2f90b3c70_0 .net/2u *"_ivl_214", 5 0, L_000002c2f90b9ed8;  1 drivers
v000002c2f90b4030_0 .net *"_ivl_216", 0 0, L_000002c2f9111d50;  1 drivers
L_000002c2f90b9f20 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002c2f90b47b0_0 .net/2u *"_ivl_218", 31 0, L_000002c2f90b9f20;  1 drivers
v000002c2f90b3e50_0 .net *"_ivl_220", 31 0, L_000002c2f91126b0;  1 drivers
v000002c2f90b4170_0 .net *"_ivl_224", 31 0, L_000002c2f9111e90;  1 drivers
L_000002c2f90b9f68 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b45d0_0 .net *"_ivl_227", 25 0, L_000002c2f90b9f68;  1 drivers
L_000002c2f90b9fb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b4710_0 .net/2u *"_ivl_228", 31 0, L_000002c2f90b9fb0;  1 drivers
v000002c2f90b4350_0 .net *"_ivl_230", 0 0, L_000002c2f9112610;  1 drivers
L_000002c2f90b9ff8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b4210_0 .net/2u *"_ivl_232", 5 0, L_000002c2f90b9ff8;  1 drivers
v000002c2f90b43f0_0 .net *"_ivl_234", 0 0, L_000002c2f91131f0;  1 drivers
L_000002c2f90ba040 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002c2f90b4850_0 .net/2u *"_ivl_236", 5 0, L_000002c2f90ba040;  1 drivers
v000002c2f90b48f0_0 .net *"_ivl_238", 0 0, L_000002c2f9112d90;  1 drivers
v000002c2f90b4990_0 .net *"_ivl_24", 0 0, L_000002c2f9044690;  1 drivers
v000002c2f90b31d0_0 .net *"_ivl_241", 0 0, L_000002c2f90447e0;  1 drivers
v000002c2f90b4a30_0 .net *"_ivl_243", 0 0, L_000002c2f90448c0;  1 drivers
L_000002c2f90ba088 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002c2f90b3310_0 .net/2u *"_ivl_244", 5 0, L_000002c2f90ba088;  1 drivers
v000002c2f90b3450_0 .net *"_ivl_246", 0 0, L_000002c2f9111490;  1 drivers
v000002c2f90b3630_0 .net *"_ivl_248", 31 0, L_000002c2f9113330;  1 drivers
L_000002c2f90b9548 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b3770_0 .net/2u *"_ivl_26", 4 0, L_000002c2f90b9548;  1 drivers
v000002c2f90b5960_0 .net *"_ivl_29", 4 0, L_000002c2f90b8900;  1 drivers
v000002c2f90b62c0_0 .net *"_ivl_32", 0 0, L_000002c2f9044380;  1 drivers
L_000002c2f90b9590 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b4ec0_0 .net/2u *"_ivl_34", 4 0, L_000002c2f90b9590;  1 drivers
v000002c2f90b6680_0 .net *"_ivl_37", 4 0, L_000002c2f90b7c80;  1 drivers
v000002c2f90b6ae0_0 .net *"_ivl_40", 0 0, L_000002c2f9044e70;  1 drivers
L_000002c2f90b95d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b6720_0 .net/2u *"_ivl_42", 15 0, L_000002c2f90b95d8;  1 drivers
v000002c2f90b6040_0 .net *"_ivl_45", 15 0, L_000002c2f90b8220;  1 drivers
v000002c2f90b5dc0_0 .net *"_ivl_48", 0 0, L_000002c2f9044a10;  1 drivers
v000002c2f90b5a00_0 .net *"_ivl_5", 5 0, L_000002c2f90b8860;  1 drivers
L_000002c2f90b9620 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b56e0_0 .net/2u *"_ivl_50", 36 0, L_000002c2f90b9620;  1 drivers
L_000002c2f90b9668 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b4c40_0 .net/2u *"_ivl_52", 31 0, L_000002c2f90b9668;  1 drivers
v000002c2f90b6400_0 .net *"_ivl_55", 4 0, L_000002c2f90b8680;  1 drivers
v000002c2f90b4e20_0 .net *"_ivl_56", 36 0, L_000002c2f90b8d60;  1 drivers
v000002c2f90b6220_0 .net *"_ivl_58", 36 0, L_000002c2f90b8f40;  1 drivers
v000002c2f90b67c0_0 .net *"_ivl_62", 0 0, L_000002c2f9044a80;  1 drivers
L_000002c2f90b96b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b5fa0_0 .net/2u *"_ivl_64", 5 0, L_000002c2f90b96b0;  1 drivers
v000002c2f90b60e0_0 .net *"_ivl_67", 5 0, L_000002c2f90b7500;  1 drivers
v000002c2f90b51e0_0 .net *"_ivl_70", 0 0, L_000002c2f90440e0;  1 drivers
L_000002c2f90b96f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b53c0_0 .net/2u *"_ivl_72", 57 0, L_000002c2f90b96f8;  1 drivers
L_000002c2f90b9740 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90b5aa0_0 .net/2u *"_ivl_74", 31 0, L_000002c2f90b9740;  1 drivers
v000002c2f90b4d80_0 .net *"_ivl_77", 25 0, L_000002c2f90b91c0;  1 drivers
v000002c2f90b55a0_0 .net *"_ivl_78", 57 0, L_000002c2f90b9260;  1 drivers
v000002c2f90b5b40_0 .net *"_ivl_8", 0 0, L_000002c2f90444d0;  1 drivers
v000002c2f90b50a0_0 .net *"_ivl_80", 57 0, L_000002c2f90b9300;  1 drivers
L_000002c2f90b9788 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002c2f90b5c80_0 .net/2u *"_ivl_84", 31 0, L_000002c2f90b9788;  1 drivers
L_000002c2f90b97d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002c2f90b4f60_0 .net/2u *"_ivl_88", 5 0, L_000002c2f90b97d0;  1 drivers
v000002c2f90b5000_0 .net *"_ivl_90", 0 0, L_000002c2f90b7820;  1 drivers
L_000002c2f90b9818 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002c2f90b6180_0 .net/2u *"_ivl_92", 5 0, L_000002c2f90b9818;  1 drivers
v000002c2f90b5e60_0 .net *"_ivl_94", 0 0, L_000002c2f90b78c0;  1 drivers
v000002c2f90b5780_0 .net *"_ivl_97", 0 0, L_000002c2f9044ee0;  1 drivers
v000002c2f90b5f00_0 .net *"_ivl_98", 47 0, L_000002c2f90b7960;  1 drivers
v000002c2f90b5d20_0 .net "adderResult", 31 0, L_000002c2f91124d0;  1 drivers
v000002c2f90b6360_0 .net "address", 31 0, L_000002c2f90b9120;  1 drivers
v000002c2f90b64a0_0 .net "clk", 0 0, L_000002c2f9044fc0;  alias, 1 drivers
v000002c2f90b6540_0 .var "cycles_consumed", 31 0;
o000002c2f904f278 .functor BUFZ 1, C4<z>; HiZ drive
v000002c2f90b5820_0 .net "excep_flag", 0 0, o000002c2f904f278;  0 drivers
v000002c2f90b5140_0 .net "extImm", 31 0, L_000002c2f9111b70;  1 drivers
v000002c2f90b6860_0 .net "funct", 5 0, L_000002c2f90b9080;  1 drivers
v000002c2f90b58c0_0 .net "hlt", 0 0, v000002c2f903a580_0;  1 drivers
v000002c2f90b69a0_0 .net "imm", 15 0, L_000002c2f90b8180;  1 drivers
v000002c2f90b6900_0 .net "immediate", 31 0, L_000002c2f91129d0;  1 drivers
v000002c2f90b5320_0 .net "input_clk", 0 0, v000002c2f90b8ae0_0;  1 drivers
v000002c2f90b5be0_0 .net "instruction", 31 0, L_000002c2f91118f0;  1 drivers
v000002c2f90b65e0_0 .net "memoryReadData", 31 0, v000002c2f90b1ee0_0;  1 drivers
v000002c2f90b6a40_0 .net "nextPC", 31 0, L_000002c2f91122f0;  1 drivers
v000002c2f90b4ce0_0 .net "opcode", 5 0, L_000002c2f90b76e0;  1 drivers
v000002c2f90b5280_0 .net "rd", 4 0, L_000002c2f90b7fa0;  1 drivers
v000002c2f90b5500_0 .net "readData1", 31 0, L_000002c2f9044310;  1 drivers
v000002c2f90b5460_0 .net "readData1_w", 31 0, L_000002c2f9118950;  1 drivers
v000002c2f90b5640_0 .net "readData2", 31 0, L_000002c2f90443f0;  1 drivers
v000002c2f90b75a0_0 .net "regs0", 31 0, L_000002c2f9044b60;  alias, 1 drivers
v000002c2f90b7460_0 .net "regs1", 31 0, L_000002c2f90441c0;  alias, 1 drivers
v000002c2f90b7be0_0 .net "regs2", 31 0, L_000002c2f9044230;  alias, 1 drivers
v000002c2f90b7640_0 .net "regs3", 31 0, L_000002c2f9044540;  alias, 1 drivers
v000002c2f90b8ea0_0 .net "regs4", 31 0, L_000002c2f9044460;  alias, 1 drivers
v000002c2f90b8720_0 .net "regs5", 31 0, L_000002c2f9044620;  alias, 1 drivers
v000002c2f90b82c0_0 .net "rs", 4 0, L_000002c2f90b8c20;  1 drivers
v000002c2f90b89a0_0 .net "rst", 0 0, v000002c2f90b7aa0_0;  1 drivers
v000002c2f90b8040_0 .net "rt", 4 0, L_000002c2f90b8a40;  1 drivers
v000002c2f90b7d20_0 .net "shamt", 31 0, L_000002c2f90b8fe0;  1 drivers
v000002c2f90b7e60_0 .net "wire_instruction", 31 0, L_000002c2f9044150;  1 drivers
v000002c2f90b8cc0_0 .net "writeData", 31 0, L_000002c2f9117cd0;  1 drivers
v000002c2f90b7b40_0 .net "zero", 0 0, L_000002c2f9119210;  1 drivers
L_000002c2f90b8860 .part L_000002c2f91118f0, 26, 6;
L_000002c2f90b76e0 .functor MUXZ 6, L_000002c2f90b8860, L_000002c2f90b9428, L_000002c2f9044e00, C4<>;
L_000002c2f90b8e00 .cmp/eq 6, L_000002c2f90b76e0, L_000002c2f90b94b8;
L_000002c2f90b8540 .part L_000002c2f91118f0, 11, 5;
L_000002c2f90b85e0 .functor MUXZ 5, L_000002c2f90b8540, L_000002c2f90b9500, L_000002c2f90b8e00, C4<>;
L_000002c2f90b7fa0 .functor MUXZ 5, L_000002c2f90b85e0, L_000002c2f90b9470, L_000002c2f90444d0, C4<>;
L_000002c2f90b8900 .part L_000002c2f91118f0, 21, 5;
L_000002c2f90b8c20 .functor MUXZ 5, L_000002c2f90b8900, L_000002c2f90b9548, L_000002c2f9044690, C4<>;
L_000002c2f90b7c80 .part L_000002c2f91118f0, 16, 5;
L_000002c2f90b8a40 .functor MUXZ 5, L_000002c2f90b7c80, L_000002c2f90b9590, L_000002c2f9044380, C4<>;
L_000002c2f90b8220 .part L_000002c2f91118f0, 0, 16;
L_000002c2f90b8180 .functor MUXZ 16, L_000002c2f90b8220, L_000002c2f90b95d8, L_000002c2f9044e70, C4<>;
L_000002c2f90b8680 .part L_000002c2f91118f0, 6, 5;
L_000002c2f90b8d60 .concat [ 5 32 0 0], L_000002c2f90b8680, L_000002c2f90b9668;
L_000002c2f90b8f40 .functor MUXZ 37, L_000002c2f90b8d60, L_000002c2f90b9620, L_000002c2f9044a10, C4<>;
L_000002c2f90b8fe0 .part L_000002c2f90b8f40, 0, 32;
L_000002c2f90b7500 .part L_000002c2f91118f0, 0, 6;
L_000002c2f90b9080 .functor MUXZ 6, L_000002c2f90b7500, L_000002c2f90b96b0, L_000002c2f9044a80, C4<>;
L_000002c2f90b91c0 .part L_000002c2f91118f0, 0, 26;
L_000002c2f90b9260 .concat [ 26 32 0 0], L_000002c2f90b91c0, L_000002c2f90b9740;
L_000002c2f90b9300 .functor MUXZ 58, L_000002c2f90b9260, L_000002c2f90b96f8, L_000002c2f90440e0, C4<>;
L_000002c2f90b9120 .part L_000002c2f90b9300, 0, 32;
L_000002c2f90b7780 .arith/sum 32, v000002c2f90b0cc0_0, L_000002c2f90b9788;
L_000002c2f90b7820 .cmp/eq 6, L_000002c2f90b76e0, L_000002c2f90b97d0;
L_000002c2f90b78c0 .cmp/eq 6, L_000002c2f90b76e0, L_000002c2f90b9818;
L_000002c2f90b7960 .concat [ 32 16 0 0], L_000002c2f90b9120, L_000002c2f90b9860;
L_000002c2f9112b10 .concat [ 6 26 0 0], L_000002c2f90b76e0, L_000002c2f90b98a8;
L_000002c2f9111fd0 .cmp/eq 32, L_000002c2f9112b10, L_000002c2f90b98f0;
L_000002c2f9112ed0 .cmp/eq 6, L_000002c2f90b9080, L_000002c2f90b9938;
L_000002c2f9111ad0 .concat [ 32 16 0 0], L_000002c2f9044310, L_000002c2f90b9980;
L_000002c2f9112390 .concat [ 32 16 0 0], v000002c2f90b0cc0_0, L_000002c2f90b99c8;
L_000002c2f91121b0 .part L_000002c2f90b8180, 15, 1;
LS_000002c2f91117b0_0_0 .concat [ 1 1 1 1], L_000002c2f91121b0, L_000002c2f91121b0, L_000002c2f91121b0, L_000002c2f91121b0;
LS_000002c2f91117b0_0_4 .concat [ 1 1 1 1], L_000002c2f91121b0, L_000002c2f91121b0, L_000002c2f91121b0, L_000002c2f91121b0;
LS_000002c2f91117b0_0_8 .concat [ 1 1 1 1], L_000002c2f91121b0, L_000002c2f91121b0, L_000002c2f91121b0, L_000002c2f91121b0;
LS_000002c2f91117b0_0_12 .concat [ 1 1 1 1], L_000002c2f91121b0, L_000002c2f91121b0, L_000002c2f91121b0, L_000002c2f91121b0;
LS_000002c2f91117b0_0_16 .concat [ 1 1 1 1], L_000002c2f91121b0, L_000002c2f91121b0, L_000002c2f91121b0, L_000002c2f91121b0;
LS_000002c2f91117b0_0_20 .concat [ 1 1 1 1], L_000002c2f91121b0, L_000002c2f91121b0, L_000002c2f91121b0, L_000002c2f91121b0;
LS_000002c2f91117b0_0_24 .concat [ 1 1 1 1], L_000002c2f91121b0, L_000002c2f91121b0, L_000002c2f91121b0, L_000002c2f91121b0;
LS_000002c2f91117b0_0_28 .concat [ 1 1 1 1], L_000002c2f91121b0, L_000002c2f91121b0, L_000002c2f91121b0, L_000002c2f91121b0;
LS_000002c2f91117b0_1_0 .concat [ 4 4 4 4], LS_000002c2f91117b0_0_0, LS_000002c2f91117b0_0_4, LS_000002c2f91117b0_0_8, LS_000002c2f91117b0_0_12;
LS_000002c2f91117b0_1_4 .concat [ 4 4 4 4], LS_000002c2f91117b0_0_16, LS_000002c2f91117b0_0_20, LS_000002c2f91117b0_0_24, LS_000002c2f91117b0_0_28;
L_000002c2f91117b0 .concat [ 16 16 0 0], LS_000002c2f91117b0_1_0, LS_000002c2f91117b0_1_4;
L_000002c2f9111710 .concat [ 16 32 0 0], L_000002c2f90b8180, L_000002c2f91117b0;
L_000002c2f9111850 .arith/sum 48, L_000002c2f9112390, L_000002c2f9111710;
L_000002c2f9112e30 .functor MUXZ 48, L_000002c2f9111850, L_000002c2f9111ad0, L_000002c2f9044f50, C4<>;
L_000002c2f9112930 .functor MUXZ 48, L_000002c2f9112e30, L_000002c2f90b7960, L_000002c2f9044ee0, C4<>;
L_000002c2f91124d0 .part L_000002c2f9112930, 0, 32;
L_000002c2f9112250 .cmp/eq 2, v000002c2f90a9c60_0, L_000002c2f90b9a10;
L_000002c2f9112a70 .cmp/eq 2, v000002c2f90a9c60_0, L_000002c2f90b9a58;
L_000002c2f9112750 .cmp/eq 2, v000002c2f90a9c60_0, L_000002c2f90b9aa0;
L_000002c2f9112bb0 .functor MUXZ 32, L_000002c2f90b9b30, L_000002c2f90b9ae8, L_000002c2f9112750, C4<>;
L_000002c2f9112f70 .functor MUXZ 32, L_000002c2f9112bb0, L_000002c2f91124d0, L_000002c2f9112a70, C4<>;
L_000002c2f91122f0 .functor MUXZ 32, L_000002c2f9112f70, L_000002c2f90b7780, L_000002c2f9112250, C4<>;
L_000002c2f91118f0 .functor MUXZ 32, L_000002c2f9044150, L_000002c2f90b9bc0, L_000002c2f9044850, C4<>;
L_000002c2f9111530 .cmp/eq 6, L_000002c2f90b76e0, L_000002c2f90b9c98;
L_000002c2f91115d0 .cmp/eq 6, L_000002c2f90b76e0, L_000002c2f90b9ce0;
L_000002c2f9112070 .cmp/eq 6, L_000002c2f90b76e0, L_000002c2f90b9d28;
L_000002c2f9111f30 .concat [ 16 16 0 0], L_000002c2f90b8180, L_000002c2f90b9d70;
L_000002c2f9112570 .part L_000002c2f90b8180, 15, 1;
LS_000002c2f91130b0_0_0 .concat [ 1 1 1 1], L_000002c2f9112570, L_000002c2f9112570, L_000002c2f9112570, L_000002c2f9112570;
LS_000002c2f91130b0_0_4 .concat [ 1 1 1 1], L_000002c2f9112570, L_000002c2f9112570, L_000002c2f9112570, L_000002c2f9112570;
LS_000002c2f91130b0_0_8 .concat [ 1 1 1 1], L_000002c2f9112570, L_000002c2f9112570, L_000002c2f9112570, L_000002c2f9112570;
LS_000002c2f91130b0_0_12 .concat [ 1 1 1 1], L_000002c2f9112570, L_000002c2f9112570, L_000002c2f9112570, L_000002c2f9112570;
L_000002c2f91130b0 .concat [ 4 4 4 4], LS_000002c2f91130b0_0_0, LS_000002c2f91130b0_0_4, LS_000002c2f91130b0_0_8, LS_000002c2f91130b0_0_12;
L_000002c2f9111990 .concat [ 16 16 0 0], L_000002c2f90b8180, L_000002c2f91130b0;
L_000002c2f9111b70 .functor MUXZ 32, L_000002c2f9111990, L_000002c2f9111f30, L_000002c2f9044cb0, C4<>;
L_000002c2f9112110 .concat [ 6 26 0 0], L_000002c2f90b76e0, L_000002c2f90b9db8;
L_000002c2f9113150 .cmp/eq 32, L_000002c2f9112110, L_000002c2f90b9e00;
L_000002c2f9111670 .cmp/eq 6, L_000002c2f90b9080, L_000002c2f90b9e48;
L_000002c2f9111a30 .cmp/eq 6, L_000002c2f90b9080, L_000002c2f90b9e90;
L_000002c2f9111d50 .cmp/eq 6, L_000002c2f90b76e0, L_000002c2f90b9ed8;
L_000002c2f91126b0 .functor MUXZ 32, L_000002c2f9111b70, L_000002c2f90b9f20, L_000002c2f9111d50, C4<>;
L_000002c2f91129d0 .functor MUXZ 32, L_000002c2f91126b0, L_000002c2f90b8fe0, L_000002c2f9044d20, C4<>;
L_000002c2f9111e90 .concat [ 6 26 0 0], L_000002c2f90b76e0, L_000002c2f90b9f68;
L_000002c2f9112610 .cmp/eq 32, L_000002c2f9111e90, L_000002c2f90b9fb0;
L_000002c2f91131f0 .cmp/eq 6, L_000002c2f90b9080, L_000002c2f90b9ff8;
L_000002c2f9112d90 .cmp/eq 6, L_000002c2f90b9080, L_000002c2f90ba040;
L_000002c2f9111490 .cmp/eq 6, L_000002c2f90b76e0, L_000002c2f90ba088;
L_000002c2f9113330 .functor MUXZ 32, L_000002c2f9044310, v000002c2f90b0cc0_0, L_000002c2f9111490, C4<>;
L_000002c2f9118950 .functor MUXZ 32, L_000002c2f9113330, L_000002c2f90443f0, L_000002c2f90448c0, C4<>;
S_000002c2f8fa2450 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000002c2f903ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002c2f900f2d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002c2f9044d90 .functor NOT 1, v000002c2f903bd40_0, C4<0>, C4<0>, C4<0>;
v000002c2f903b340_0 .net *"_ivl_0", 0 0, L_000002c2f9044d90;  1 drivers
v000002c2f903bc00_0 .net "in1", 31 0, L_000002c2f90443f0;  alias, 1 drivers
v000002c2f903b480_0 .net "in2", 31 0, L_000002c2f91129d0;  alias, 1 drivers
v000002c2f903bca0_0 .net "out", 31 0, L_000002c2f91127f0;  alias, 1 drivers
v000002c2f903a8a0_0 .net "s", 0 0, v000002c2f903bd40_0;  alias, 1 drivers
L_000002c2f91127f0 .functor MUXZ 32, L_000002c2f91129d0, L_000002c2f90443f0, L_000002c2f9044d90, C4<>;
S_000002c2f8fa25e0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000002c2f903ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002c2f90a9010 .param/l "RType" 0 4 2, C4<000000>;
P_000002c2f90a9048 .param/l "add" 0 4 5, C4<100000>;
P_000002c2f90a9080 .param/l "addi" 0 4 8, C4<001000>;
P_000002c2f90a90b8 .param/l "addu" 0 4 5, C4<100001>;
P_000002c2f90a90f0 .param/l "and_" 0 4 5, C4<100100>;
P_000002c2f90a9128 .param/l "andi" 0 4 8, C4<001100>;
P_000002c2f90a9160 .param/l "beq" 0 4 10, C4<000100>;
P_000002c2f90a9198 .param/l "bne" 0 4 10, C4<000101>;
P_000002c2f90a91d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002c2f90a9208 .param/l "j" 0 4 12, C4<000010>;
P_000002c2f90a9240 .param/l "jal" 0 4 12, C4<000011>;
P_000002c2f90a9278 .param/l "jr" 0 4 6, C4<001000>;
P_000002c2f90a92b0 .param/l "lw" 0 4 8, C4<100011>;
P_000002c2f90a92e8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002c2f90a9320 .param/l "or_" 0 4 5, C4<100101>;
P_000002c2f90a9358 .param/l "ori" 0 4 8, C4<001101>;
P_000002c2f90a9390 .param/l "sgt" 0 4 6, C4<101011>;
P_000002c2f90a93c8 .param/l "sll" 0 4 6, C4<000000>;
P_000002c2f90a9400 .param/l "slt" 0 4 5, C4<101010>;
P_000002c2f90a9438 .param/l "slti" 0 4 8, C4<101010>;
P_000002c2f90a9470 .param/l "srl" 0 4 6, C4<000010>;
P_000002c2f90a94a8 .param/l "sub" 0 4 5, C4<100010>;
P_000002c2f90a94e0 .param/l "subu" 0 4 5, C4<100011>;
P_000002c2f90a9518 .param/l "sw" 0 4 8, C4<101011>;
P_000002c2f90a9550 .param/l "xor_" 0 4 5, C4<100110>;
P_000002c2f90a9588 .param/l "xori" 0 4 8, C4<001110>;
v000002c2f903aa80_0 .var "ALUOp", 3 0;
v000002c2f903bd40_0 .var "ALUSrc", 0 0;
v000002c2f903ada0_0 .var "MemReadEn", 0 0;
v000002c2f903be80_0 .var "MemWriteEn", 0 0;
v000002c2f903bf20_0 .var "MemtoReg", 0 0;
v000002c2f903a260_0 .var "RegDst", 0 0;
v000002c2f903a3a0_0 .var "RegWriteEn", 0 0;
v000002c2f903a440_0 .net "funct", 5 0, L_000002c2f90b9080;  alias, 1 drivers
v000002c2f903a580_0 .var "hlt", 0 0;
v000002c2f903a4e0_0 .net "opcode", 5 0, L_000002c2f90b76e0;  alias, 1 drivers
v000002c2f903a620_0 .net "rst", 0 0, v000002c2f90b7aa0_0;  alias, 1 drivers
E_000002c2f900f990 .event anyedge, v000002c2f903a620_0, v000002c2f903a4e0_0, v000002c2f903a440_0;
S_000002c2f8fa0a90 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000002c2f903ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000002c2f9044150 .functor BUFZ 32, L_000002c2f9112430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c2f903a6c0 .array "InstMem", 0 1023, 31 0;
v000002c2f903a940_0 .net *"_ivl_0", 31 0, L_000002c2f9112430;  1 drivers
v000002c2f903a9e0_0 .net *"_ivl_3", 9 0, L_000002c2f9111df0;  1 drivers
v000002c2f903abc0_0 .net *"_ivl_4", 11 0, L_000002c2f9111c10;  1 drivers
L_000002c2f90b9b78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c2f903ac60_0 .net *"_ivl_7", 1 0, L_000002c2f90b9b78;  1 drivers
v000002c2f903ad00_0 .net "address", 31 0, v000002c2f90b0cc0_0;  alias, 1 drivers
v000002c2f903ae40_0 .var/i "i", 31 0;
v000002c2f903aee0_0 .net "q", 31 0, L_000002c2f9044150;  alias, 1 drivers
L_000002c2f9112430 .array/port v000002c2f903a6c0, L_000002c2f9111c10;
L_000002c2f9111df0 .part v000002c2f90b0cc0_0, 0, 10;
L_000002c2f9111c10 .concat [ 10 2 0 0], L_000002c2f9111df0, L_000002c2f90b9b78;
S_000002c2f8fa0c20 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000002c2f903ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002c2f9044310 .functor BUFZ 32, L_000002c2f9112890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002c2f90443f0 .functor BUFZ 32, L_000002c2f9112c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c2f90aa480_1 .array/port v000002c2f90aa480, 1;
L_000002c2f9044b60 .functor BUFZ 32, v000002c2f90aa480_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c2f90aa480_2 .array/port v000002c2f90aa480, 2;
L_000002c2f90441c0 .functor BUFZ 32, v000002c2f90aa480_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c2f90aa480_3 .array/port v000002c2f90aa480, 3;
L_000002c2f9044230 .functor BUFZ 32, v000002c2f90aa480_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c2f90aa480_4 .array/port v000002c2f90aa480, 4;
L_000002c2f9044540 .functor BUFZ 32, v000002c2f90aa480_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c2f90aa480_5 .array/port v000002c2f90aa480, 5;
L_000002c2f9044460 .functor BUFZ 32, v000002c2f90aa480_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c2f90aa480_6 .array/port v000002c2f90aa480, 6;
L_000002c2f9044620 .functor BUFZ 32, v000002c2f90aa480_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c2f8feba00_0 .net *"_ivl_0", 31 0, L_000002c2f9112890;  1 drivers
v000002c2f90aa3e0_0 .net *"_ivl_10", 6 0, L_000002c2f9113010;  1 drivers
L_000002c2f90b9c50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c2f90aa8e0_0 .net *"_ivl_13", 1 0, L_000002c2f90b9c50;  1 drivers
v000002c2f90aa980_0 .net *"_ivl_2", 6 0, L_000002c2f9112cf0;  1 drivers
L_000002c2f90b9c08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c2f90a9da0_0 .net *"_ivl_5", 1 0, L_000002c2f90b9c08;  1 drivers
v000002c2f90aad40_0 .net *"_ivl_8", 31 0, L_000002c2f9112c50;  1 drivers
v000002c2f90a96c0_0 .net "clk", 0 0, L_000002c2f9044fc0;  alias, 1 drivers
v000002c2f90a9b20_0 .var/i "i", 31 0;
v000002c2f90a9bc0_0 .net "readData1", 31 0, L_000002c2f9044310;  alias, 1 drivers
v000002c2f90aade0_0 .net "readData2", 31 0, L_000002c2f90443f0;  alias, 1 drivers
v000002c2f90aa340_0 .net "readRegister1", 4 0, L_000002c2f90b8c20;  alias, 1 drivers
v000002c2f90a9620_0 .net "readRegister2", 4 0, L_000002c2f90b8a40;  alias, 1 drivers
v000002c2f90aa480 .array "registers", 31 0, 31 0;
v000002c2f90aaa20_0 .net "regs0", 31 0, L_000002c2f9044b60;  alias, 1 drivers
v000002c2f90a9e40_0 .net "regs1", 31 0, L_000002c2f90441c0;  alias, 1 drivers
v000002c2f90aa020_0 .net "regs2", 31 0, L_000002c2f9044230;  alias, 1 drivers
v000002c2f90a9a80_0 .net "regs3", 31 0, L_000002c2f9044540;  alias, 1 drivers
v000002c2f90aa0c0_0 .net "regs4", 31 0, L_000002c2f9044460;  alias, 1 drivers
v000002c2f90a9760_0 .net "regs5", 31 0, L_000002c2f9044620;  alias, 1 drivers
v000002c2f90aa2a0_0 .net "rst", 0 0, v000002c2f90b7aa0_0;  alias, 1 drivers
v000002c2f90ab380_0 .net "we", 0 0, v000002c2f903a3a0_0;  alias, 1 drivers
v000002c2f90ab1a0_0 .net "writeData", 31 0, L_000002c2f9117cd0;  alias, 1 drivers
v000002c2f90aaac0_0 .net "writeRegister", 4 0, L_000002c2f9111cb0;  alias, 1 drivers
E_000002c2f900ee10/0 .event negedge, v000002c2f903a620_0;
E_000002c2f900ee10/1 .event posedge, v000002c2f90a96c0_0;
E_000002c2f900ee10 .event/or E_000002c2f900ee10/0, E_000002c2f900ee10/1;
L_000002c2f9112890 .array/port v000002c2f90aa480, L_000002c2f9112cf0;
L_000002c2f9112cf0 .concat [ 5 2 0 0], L_000002c2f90b8c20, L_000002c2f90b9c08;
L_000002c2f9112c50 .array/port v000002c2f90aa480, L_000002c2f9113010;
L_000002c2f9113010 .concat [ 5 2 0 0], L_000002c2f90b8a40, L_000002c2f90b9c50;
S_000002c2f8f8d7d0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002c2f8fa0c20;
 .timescale 0 0;
v000002c2f8feaf60_0 .var/i "i", 31 0;
S_000002c2f8f8d960 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000002c2f903ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002c2f90105d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002c2f90445b0 .functor NOT 1, v000002c2f903a260_0, C4<0>, C4<0>, C4<0>;
v000002c2f90aa700_0 .net *"_ivl_0", 0 0, L_000002c2f90445b0;  1 drivers
v000002c2f90aafc0_0 .net "in1", 4 0, L_000002c2f90b8a40;  alias, 1 drivers
v000002c2f90ab240_0 .net "in2", 4 0, L_000002c2f90b7fa0;  alias, 1 drivers
v000002c2f90aa520_0 .net "out", 4 0, L_000002c2f9111cb0;  alias, 1 drivers
v000002c2f90aab60_0 .net "s", 0 0, v000002c2f903a260_0;  alias, 1 drivers
L_000002c2f9111cb0 .functor MUXZ 5, L_000002c2f90b7fa0, L_000002c2f90b8a40, L_000002c2f90445b0, C4<>;
S_000002c2f8fd59e0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000002c2f903ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002c2f90108d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002c2f8fd9c30 .functor NOT 1, v000002c2f903bf20_0, C4<0>, C4<0>, C4<0>;
v000002c2f90aa5c0_0 .net *"_ivl_0", 0 0, L_000002c2f8fd9c30;  1 drivers
v000002c2f90aa660_0 .net "in1", 31 0, v000002c2f90a9940_0;  alias, 1 drivers
v000002c2f90ab2e0_0 .net "in2", 31 0, v000002c2f90b1ee0_0;  alias, 1 drivers
v000002c2f90a9800_0 .net "out", 31 0, L_000002c2f9117cd0;  alias, 1 drivers
v000002c2f90aa7a0_0 .net "s", 0 0, v000002c2f903bf20_0;  alias, 1 drivers
L_000002c2f9117cd0 .functor MUXZ 32, v000002c2f90b1ee0_0, v000002c2f90a9940_0, L_000002c2f8fd9c30, C4<>;
S_000002c2f8fd5b70 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000002c2f903ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002c2f8f86af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002c2f8f86b28 .param/l "AND" 0 9 12, C4<0010>;
P_000002c2f8f86b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000002c2f8f86b98 .param/l "OR" 0 9 12, C4<0011>;
P_000002c2f8f86bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002c2f8f86c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000002c2f8f86c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000002c2f8f86c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000002c2f8f86cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002c2f8f86ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002c2f8f86d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002c2f8f86d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002c2f90ba0d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2f90aa840_0 .net/2u *"_ivl_0", 31 0, L_000002c2f90ba0d0;  1 drivers
v000002c2f90a98a0_0 .net "opSel", 3 0, v000002c2f903aa80_0;  alias, 1 drivers
v000002c2f90ab4c0_0 .net "operand1", 31 0, L_000002c2f9118950;  alias, 1 drivers
v000002c2f90a99e0_0 .net "operand2", 31 0, L_000002c2f91127f0;  alias, 1 drivers
v000002c2f90a9940_0 .var "result", 31 0;
v000002c2f90a9ee0_0 .net "zero", 0 0, L_000002c2f9119210;  alias, 1 drivers
E_000002c2f9010590 .event anyedge, v000002c2f903aa80_0, v000002c2f90ab4c0_0, v000002c2f903bca0_0;
L_000002c2f9119210 .cmp/eq 32, v000002c2f90a9940_0, L_000002c2f90ba0d0;
S_000002c2f8f86da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000002c2f903ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002c2f90ad5f0 .param/l "RType" 0 4 2, C4<000000>;
P_000002c2f90ad628 .param/l "add" 0 4 5, C4<100000>;
P_000002c2f90ad660 .param/l "addi" 0 4 8, C4<001000>;
P_000002c2f90ad698 .param/l "addu" 0 4 5, C4<100001>;
P_000002c2f90ad6d0 .param/l "and_" 0 4 5, C4<100100>;
P_000002c2f90ad708 .param/l "andi" 0 4 8, C4<001100>;
P_000002c2f90ad740 .param/l "beq" 0 4 10, C4<000100>;
P_000002c2f90ad778 .param/l "bne" 0 4 10, C4<000101>;
P_000002c2f90ad7b0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002c2f90ad7e8 .param/l "j" 0 4 12, C4<000010>;
P_000002c2f90ad820 .param/l "jal" 0 4 12, C4<000011>;
P_000002c2f90ad858 .param/l "jr" 0 4 6, C4<001000>;
P_000002c2f90ad890 .param/l "lw" 0 4 8, C4<100011>;
P_000002c2f90ad8c8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002c2f90ad900 .param/l "or_" 0 4 5, C4<100101>;
P_000002c2f90ad938 .param/l "ori" 0 4 8, C4<001101>;
P_000002c2f90ad970 .param/l "sgt" 0 4 6, C4<101011>;
P_000002c2f90ad9a8 .param/l "sll" 0 4 6, C4<000000>;
P_000002c2f90ad9e0 .param/l "slt" 0 4 5, C4<101010>;
P_000002c2f90ada18 .param/l "slti" 0 4 8, C4<101010>;
P_000002c2f90ada50 .param/l "srl" 0 4 6, C4<000010>;
P_000002c2f90ada88 .param/l "sub" 0 4 5, C4<100010>;
P_000002c2f90adac0 .param/l "subu" 0 4 5, C4<100011>;
P_000002c2f90adaf8 .param/l "sw" 0 4 8, C4<101011>;
P_000002c2f90adb30 .param/l "xor_" 0 4 5, C4<100110>;
P_000002c2f90adb68 .param/l "xori" 0 4 8, C4<001110>;
v000002c2f90a9c60_0 .var "PCsrc", 1 0;
v000002c2f90aac00_0 .net "excep_flag", 0 0, o000002c2f904f278;  alias, 0 drivers
v000002c2f90aa160_0 .net "funct", 5 0, L_000002c2f90b9080;  alias, 1 drivers
v000002c2f90aaca0_0 .net "opcode", 5 0, L_000002c2f90b76e0;  alias, 1 drivers
v000002c2f90aa200_0 .net "operand1", 31 0, L_000002c2f9044310;  alias, 1 drivers
v000002c2f90aae80_0 .net "operand2", 31 0, L_000002c2f91127f0;  alias, 1 drivers
v000002c2f90aaf20_0 .net "rst", 0 0, v000002c2f90b7aa0_0;  alias, 1 drivers
E_000002c2f9010a50/0 .event anyedge, v000002c2f903a620_0, v000002c2f90aac00_0, v000002c2f903a4e0_0, v000002c2f90a9bc0_0;
E_000002c2f9010a50/1 .event anyedge, v000002c2f903bca0_0, v000002c2f903a440_0;
E_000002c2f9010a50 .event/or E_000002c2f9010a50/0, E_000002c2f9010a50/1;
S_000002c2f8fb9e10 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000002c2f903ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002c2f90ab060 .array "DataMem", 0 1023, 31 0;
v000002c2f90ab100_0 .net "address", 31 0, v000002c2f90a9940_0;  alias, 1 drivers
v000002c2f90ab420_0 .net "clock", 0 0, L_000002c2f9044fc0;  alias, 1 drivers
v000002c2f90a9d00_0 .net "data", 31 0, L_000002c2f90443f0;  alias, 1 drivers
v000002c2f90a9f80_0 .var/i "i", 31 0;
v000002c2f90b1ee0_0 .var "q", 31 0;
v000002c2f90b13a0_0 .net "rden", 0 0, v000002c2f903ada0_0;  alias, 1 drivers
v000002c2f90b2660_0 .net "wren", 0 0, v000002c2f903be80_0;  alias, 1 drivers
E_000002c2f9010810 .event negedge, v000002c2f90a96c0_0;
S_000002c2f8fb9fa0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000002c2f903ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002c2f9010950 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002c2f90b27a0_0 .net "PCin", 31 0, L_000002c2f91122f0;  alias, 1 drivers
v000002c2f90b0cc0_0 .var "PCout", 31 0;
v000002c2f90b2700_0 .net "clk", 0 0, L_000002c2f9044fc0;  alias, 1 drivers
v000002c2f90b0d60_0 .net "rst", 0 0, v000002c2f90b7aa0_0;  alias, 1 drivers
    .scope S_000002c2f8f86da0;
T_0 ;
    %wait E_000002c2f9010a50;
    %load/vec4 v000002c2f90aaf20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002c2f90a9c60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002c2f90aac00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002c2f90a9c60_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002c2f90aaca0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002c2f90aa200_0;
    %load/vec4 v000002c2f90aae80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002c2f90aaca0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002c2f90aa200_0;
    %load/vec4 v000002c2f90aae80_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002c2f90aaca0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002c2f90aaca0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002c2f90aaca0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002c2f90aa160_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002c2f90a9c60_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002c2f90a9c60_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002c2f8fb9fa0;
T_1 ;
    %wait E_000002c2f900ee10;
    %load/vec4 v000002c2f90b0d60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002c2f90b0cc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002c2f90b27a0_0;
    %assign/vec4 v000002c2f90b0cc0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002c2f8fa0a90;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c2f903ae40_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002c2f903ae40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002c2f903ae40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %load/vec4 v000002c2f903ae40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c2f903ae40_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f903a6c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002c2f8fa25e0;
T_3 ;
    %wait E_000002c2f900f990;
    %load/vec4 v000002c2f903a620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002c2f903a580_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002c2f903bd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002c2f903a3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002c2f903be80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002c2f903bf20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002c2f903ada0_0, 0;
    %assign/vec4 v000002c2f903a260_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002c2f903a580_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002c2f903aa80_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002c2f903bd40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002c2f903a3a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002c2f903be80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002c2f903bf20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002c2f903ada0_0, 0, 1;
    %store/vec4 v000002c2f903a260_0, 0, 1;
    %load/vec4 v000002c2f903a4e0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903a580_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903a260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903a3a0_0, 0;
    %load/vec4 v000002c2f903a440_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903bd40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903bd40_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903a3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903a260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903bd40_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903a3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c2f903a260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903bd40_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903a3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903bd40_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903a3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903bd40_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903a3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903bd40_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903a3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903bd40_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903ada0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903a3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903bd40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903bf20_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903be80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2f903bd40_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002c2f903aa80_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002c2f8fa0c20;
T_4 ;
    %wait E_000002c2f900ee10;
    %fork t_1, S_000002c2f8f8d7d0;
    %jmp t_0;
    .scope S_000002c2f8f8d7d0;
t_1 ;
    %load/vec4 v000002c2f90aa2a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c2f8feaf60_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002c2f8feaf60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002c2f8feaf60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f90aa480, 0, 4;
    %load/vec4 v000002c2f8feaf60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c2f8feaf60_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002c2f90ab380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002c2f90ab1a0_0;
    %load/vec4 v000002c2f90aaac0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f90aa480, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f90aa480, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002c2f8fa0c20;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002c2f8fa0c20;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c2f90a9b20_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002c2f90a9b20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002c2f90a9b20_0;
    %ix/getv/s 4, v000002c2f90a9b20_0;
    %load/vec4a v000002c2f90aa480, 4;
    %ix/getv/s 4, v000002c2f90a9b20_0;
    %load/vec4a v000002c2f90aa480, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002c2f90a9b20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c2f90a9b20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002c2f8fd5b70;
T_6 ;
    %wait E_000002c2f9010590;
    %load/vec4 v000002c2f90a98a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002c2f90a9940_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002c2f90ab4c0_0;
    %load/vec4 v000002c2f90a99e0_0;
    %add;
    %assign/vec4 v000002c2f90a9940_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002c2f90ab4c0_0;
    %load/vec4 v000002c2f90a99e0_0;
    %sub;
    %assign/vec4 v000002c2f90a9940_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002c2f90ab4c0_0;
    %load/vec4 v000002c2f90a99e0_0;
    %and;
    %assign/vec4 v000002c2f90a9940_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002c2f90ab4c0_0;
    %load/vec4 v000002c2f90a99e0_0;
    %or;
    %assign/vec4 v000002c2f90a9940_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002c2f90ab4c0_0;
    %load/vec4 v000002c2f90a99e0_0;
    %xor;
    %assign/vec4 v000002c2f90a9940_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002c2f90ab4c0_0;
    %load/vec4 v000002c2f90a99e0_0;
    %or;
    %inv;
    %assign/vec4 v000002c2f90a9940_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002c2f90ab4c0_0;
    %load/vec4 v000002c2f90a99e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002c2f90a9940_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002c2f90a99e0_0;
    %load/vec4 v000002c2f90ab4c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002c2f90a9940_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002c2f90ab4c0_0;
    %ix/getv 4, v000002c2f90a99e0_0;
    %shiftl 4;
    %assign/vec4 v000002c2f90a9940_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002c2f90ab4c0_0;
    %ix/getv 4, v000002c2f90a99e0_0;
    %shiftr 4;
    %assign/vec4 v000002c2f90a9940_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002c2f8fb9e10;
T_7 ;
    %wait E_000002c2f9010810;
    %load/vec4 v000002c2f90b13a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002c2f90ab100_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002c2f90ab060, 4;
    %assign/vec4 v000002c2f90b1ee0_0, 0;
T_7.0 ;
    %load/vec4 v000002c2f90b2660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002c2f90a9d00_0;
    %ix/getv 3, v000002c2f90ab100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f90ab060, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002c2f8fb9e10;
T_8 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f90ab060, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f90ab060, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f90ab060, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f90ab060, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f90ab060, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f90ab060, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f90ab060, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f90ab060, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f90ab060, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2f90ab060, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002c2f8fb9e10;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c2f90a9f80_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002c2f90a9f80_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002c2f90a9f80_0;
    %load/vec4a v000002c2f90ab060, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000002c2f90a9f80_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002c2f90a9f80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c2f90a9f80_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002c2f903ed50;
T_10 ;
    %wait E_000002c2f900ee10;
    %load/vec4 v000002c2f90b89a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c2f90b6540_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002c2f90b6540_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002c2f90b6540_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002c2f903e050;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c2f90b8ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c2f90b7aa0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002c2f903e050;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002c2f90b8ae0_0;
    %inv;
    %assign/vec4 v000002c2f90b8ae0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002c2f903e050;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c2f90b7aa0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c2f90b7aa0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000002c2f90b80e0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
