
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001075                       # Number of seconds simulated
sim_ticks                                  1075207395                       # Number of ticks simulated
final_tick                               400571921793                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 181164                       # Simulator instruction rate (inst/s)
host_op_rate                                   239397                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  33545                       # Simulator tick rate (ticks/s)
host_mem_usage                               67377724                       # Number of bytes of host memory used
host_seconds                                 32052.75                       # Real time elapsed on the host
sim_insts                                  5806806772                       # Number of instructions simulated
sim_ops                                    7673344379                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        10240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        19968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        10240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         8576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        20224                       # Number of bytes read from this memory
system.physmem.bytes_read::total               130944                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        58496                       # Number of bytes written to this memory
system.physmem.bytes_written::total             58496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           80                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          156                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           80                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           67                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          158                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1023                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             457                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  457                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9523744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13095148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1785702                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18571301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13095148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     13095148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9523744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3095217                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7976136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1785702                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     18809394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               121784877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1785702                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3095217                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1785702                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18095114                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54404388                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54404388                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54404388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9523744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13095148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1785702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18571301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13095148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     13095148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9523744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3095217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7976136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1785702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     18809394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              176189264                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210700                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172568                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21976                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86433                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80773                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21238                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2011492                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1178644                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210700                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102011                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               244806                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61076                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         49594                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124474                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2344715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.965375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2099909     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11230      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17824      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           23875      1.02%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           25128      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21391      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11493      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17591      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116274      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2344715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081716                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.457116                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991100                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        70462                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244143                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          394                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         38614                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34332                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1444791                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         38614                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1997089                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          13864                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43627                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           238529                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12988                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1443053                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1734                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5701                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2014063                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6710376                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6710376                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          298829                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40473                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72362                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          809                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        27284                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1439607                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1356987                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          331                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       177262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       431236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2344715                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.578743                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.266197                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1763267     75.20%     75.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       245344     10.46%     85.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       122564      5.23%     90.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86388      3.68%     94.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        69333      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        28881      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18198      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9494      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1246      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2344715                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            310     12.74%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           889     36.52%     49.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1235     50.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1141492     84.12%     84.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20236      1.49%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123084      9.07%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72007      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1356987                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.526283                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2434                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001794                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5061453                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1617232                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1334949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1359421                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2936                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        24616                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1466                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         38614                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          10950                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1145                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1439962                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136067                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72362                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25014                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1337090                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115703                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        19896                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187691                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189544                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71988                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.518566                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1335040                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1334949                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           767699                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2069552                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.517736                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370949                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       209526                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22032                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2306101                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533559                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.368663                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1794099     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       257187     11.15%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        93922      4.07%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44957      1.95%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        42310      1.83%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        22084      0.96%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        16497      0.72%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8462      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        26583      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2306101                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        26583                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3719473                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2918561                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 233721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.578436                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.578436                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.387832                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.387832                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6016486                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1861091                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1338536                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          204358                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       167523                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21820                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        82300                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           77534                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           20697                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          957                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1954599                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1167536                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             204358                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        98231                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               255200                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          62902                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         94632                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           122092                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21612                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2345131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.609634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.961935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2089931     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           27094      1.16%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           31521      1.34%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           17202      0.73%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           19516      0.83%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           11247      0.48%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7634      0.33%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           20062      0.86%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          120924      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2345131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.079257                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.452808                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1938633                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       111175                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           252939                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2030                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         40349                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        33073                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          352                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1425180                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1948                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         40349                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1942140                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          15847                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        86464                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           251458                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8868                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1423281                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          1726                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4375                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1980673                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6626104                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6626104                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1656218                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          324455                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          368                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          207                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            26289                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       136728                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        73038                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1709                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        16054                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1419100                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1331114                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1937                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       198116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       462788                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2345131                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.567608                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260682                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1785839     76.15%     76.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       223897      9.55%     85.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       121127      5.17%     90.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        83746      3.57%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        73393      3.13%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        37439      1.60%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         9299      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5964      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4427      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2345131                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            327     10.70%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1409     46.11%     56.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1320     43.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1114821     83.75%     83.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20769      1.56%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          161      0.01%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       122986      9.24%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        72377      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1331114                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.516249                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3056                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002296                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5012352                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1617614                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1306293                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1334170                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3173                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        27164                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2181                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           47                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         40349                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          11678                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1059                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1419468                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       136728                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        73038                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          207                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           733                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12008                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12736                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24744                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1309217                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       114873                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        21897                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              187213                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          182283                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             72340                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507756                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1306385                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1306293                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           777590                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2039823                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506622                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381205                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       972343                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1192823                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       226655                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21784                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2304782                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.517543                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.334936                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1817248     78.85%     78.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       226206      9.81%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        95227      4.13%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        56287      2.44%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        39183      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        25605      1.11%     98.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        13555      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10553      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        20918      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2304782                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       972343                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1192823                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                180421                       # Number of memory references committed
system.switch_cpus1.commit.loads               109564                       # Number of loads committed
system.switch_cpus1.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            170712                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1075379                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        24262                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        20918                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3703342                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2879307                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31876                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 233305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             972343                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1192823                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       972343                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.651776                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.651776                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.377106                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.377106                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5903132                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1816755                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1327256                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          192296                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       170464                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        16707                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       125010                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          119598                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           11850                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          561                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1993442                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1088952                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             192296                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       131448                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               241687                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          54346                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         50739                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           121847                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        16278                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2323417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.529453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.783030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2081730     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           35866      1.54%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18970      0.82%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           34922      1.50%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           11813      0.51%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           32345      1.39%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            5258      0.23%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            9060      0.39%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           93453      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2323417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074579                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.422330                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1942761                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       102117                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           241070                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          265                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         37203                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        19262                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          347                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1226055                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         37203                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1948533                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          65775                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        20195                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           236373                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        15337                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1223514                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           966                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        13555                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1613995                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5553988                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5553988                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1284619                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          329349                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            29024                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       213212                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        36693                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          267                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         8318                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1215522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1129534                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1152                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       233026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       491306                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2323417                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.486152                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.103787                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1827763     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       162588      7.00%     85.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       158163      6.81%     92.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        95254      4.10%     96.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        50397      2.17%     98.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        13219      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        15360      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          369      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          304      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2323417                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2073     58.10%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           834     23.37%     81.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          661     18.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       890909     78.87%     78.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         9239      0.82%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       193036     17.09%     96.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        36267      3.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1129534                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.438069                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3568                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003159                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4587205                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1448723                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1099150                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1133102                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads          948                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        45473                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1133                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         37203                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          41323                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1888                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1215687                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           77                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       213212                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        36693                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           436                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10018                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7625                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        17643                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1113041                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       189675                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        16493                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              225930                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          168574                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             36255                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.431673                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1099549                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1099150                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           664646                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1475399                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.426286                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.450486                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       866182                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps       980203                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       235523                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        16444                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2286214                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.428745                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.294983                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1918785     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       145999      6.39%     90.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        92552      4.05%     94.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        28773      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        47675      2.09%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         9749      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         6300      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         5512      0.24%     98.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        30869      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2286214                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       866182                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        980203                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                203291                       # Number of memory references committed
system.switch_cpus2.commit.loads               167731                       # Number of loads committed
system.switch_cpus2.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            150289                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           857611                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        12652                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        30869                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3471071                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2468703                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 255019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             866182                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               980203                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       866182                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.976783                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.976783                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.335933                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.335933                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5159514                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1441064                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1287206                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          204230                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       167432                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21804                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        82232                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           77467                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           20678                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          956                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1953393                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1167069                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             204230                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        98145                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               255064                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          62888                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         96236                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           122026                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21607                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2345383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.609290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.961475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2090319     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           27078      1.15%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           31493      1.34%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           17187      0.73%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           19506      0.83%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           11235      0.48%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7640      0.33%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20045      0.85%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          120880      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2345383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.079207                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.452627                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1937397                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       112811                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           252806                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2025                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         40339                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33044                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          352                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1424512                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1948                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         40339                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1940910                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16611                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        87322                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           251305                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8891                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1422593                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1735                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4373                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1979651                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6622866                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6622866                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1655230                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          324421                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          368                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          207                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            26360                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       136673                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        73015                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1705                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16041                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1418351                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1330348                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1937                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       198122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       462905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2345383                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.567220                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260323                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1786388     76.17%     76.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       223798      9.54%     85.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       121056      5.16%     90.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        83715      3.57%     94.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        73330      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        37416      1.60%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         9294      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         5959      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4427      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2345383                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            327     10.68%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1415     46.23%     56.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1319     43.09%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1114150     83.75%     83.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        20768      1.56%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          161      0.01%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       122923      9.24%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        72346      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1330348                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515952                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3061                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002301                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5011077                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1616877                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1305531                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1333409                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3168                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27181                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2197                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           57                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         40339                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12422                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1059                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1418719                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          224                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       136673                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        73015                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          207                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           733                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12728                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24724                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1308463                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       114813                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        21885                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              187121                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          182148                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             72308                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507464                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1305623                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1305531                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           777163                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2038650                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506327                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381215                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       971769                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1192093                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       226636                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21768                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2305044                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.517167                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.334564                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1817836     78.86%     78.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       226045      9.81%     88.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        95159      4.13%     92.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        56247      2.44%     95.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        39163      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        25587      1.11%     98.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        13553      0.59%     98.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10548      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        20906      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2305044                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       971769                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1192093                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                180310                       # Number of memory references committed
system.switch_cpus3.commit.loads               109492                       # Number of loads committed
system.switch_cpus3.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            170591                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1074718                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24240                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        20906                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3702867                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2877799                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31857                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 233053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             971769                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1192093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       971769                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.653343                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.653343                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.376883                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.376883                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5899744                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1815695                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1326704                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          203921                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       167164                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21781                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        82131                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           77366                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           20649                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          956                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1950606                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1165217                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             203921                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        98015                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               254672                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          62808                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         98584                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           121847                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2344506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.608567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.960405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2089834     89.14%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           27037      1.15%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           31442      1.34%     91.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           17166      0.73%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           19480      0.83%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           11221      0.48%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7623      0.33%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           20017      0.85%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          120686      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2344506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.079087                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.451908                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1934649                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       115120                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           252417                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2022                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         40293                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        33003                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          352                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1422282                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1948                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         40293                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1938158                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          16576                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        89686                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           250927                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8861                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1420363                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          1734                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4358                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1976544                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6612591                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6612591                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1652544                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          324000                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          368                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          207                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            26278                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       136469                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        72919                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1705                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        16008                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1416187                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1328273                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1936                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       197913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       462412                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2344506                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.566547                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.259718                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1786352     76.19%     76.19% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       223502      9.53%     85.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       120869      5.16%     90.88% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        83551      3.56%     94.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        73217      3.12%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        37365      1.59%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6         9281      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         5951      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         4418      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2344506                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            327     10.67%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1415     46.18%     56.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1322     43.15%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1112403     83.75%     83.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20720      1.56%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          161      0.01%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       122739      9.24%     94.56% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        72250      5.44%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1328273                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.515147                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3064                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002307                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5006052                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1614504                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1303497                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1331337                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3160                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27142                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         2197                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           46                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         40293                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          12405                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1059                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1416555                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          180                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       136469                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        72919                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          207                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           733                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11984                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12713                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        24697                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1306418                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       114637                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        21855                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              186849                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          181874                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             72212                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.506671                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1303589                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1303497                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           775931                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2035462                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.505538                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381206                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       970222                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1190195                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       226370                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21745                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2304213                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.516530                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.333823                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1817745     78.89%     78.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       225726      9.80%     88.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        95008      4.12%     92.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        56149      2.44%     95.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        39120      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        25540      1.11%     98.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        13524      0.59%     98.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        10526      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        20875      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2304213                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       970222                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1190195                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                180049                       # Number of memory references committed
system.switch_cpus4.commit.loads               109327                       # Number of loads committed
system.switch_cpus4.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            170332                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1073002                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        24203                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        20875                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3699903                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2873425                       # The number of ROB writes
system.switch_cpus4.timesIdled                  31822                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 233930                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             970222                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1190195                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       970222                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.657573                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.657573                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.376283                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.376283                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5890561                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1812820                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1324633                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          210541                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       172430                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21960                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        86375                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           80720                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           21219                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2009929                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1177618                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             210541                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       101939                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               244603                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          61024                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         51037                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           124379                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21797                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2344356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.964700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2099753     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           11221      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           17821      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           23853      1.02%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           25116      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           21375      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           11473      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           17576      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          116168      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2344356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081655                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.456718                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1989543                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        71899                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           243941                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          393                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         38578                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        34311                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1443509                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         38578                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1995527                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          13833                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        45107                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           238331                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        12976                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1441771                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1730                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         5697                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2012253                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6704338                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6704338                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1713743                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          298505                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            40438                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       135941                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        72299                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          809                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        27242                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1438338                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1355827                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          330                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       177059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       430598                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2344356                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.578337                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.265813                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1763374     75.22%     75.22% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       245165     10.46%     85.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       122470      5.22%     90.90% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        86316      3.68%     94.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        69268      2.95%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        28849      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        18185      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         9485      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1244      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2344356                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            310     12.73%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           890     36.55%     49.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1235     50.72%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1140539     84.12%     84.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        20201      1.49%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       122973      9.07%     94.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        71946      5.31%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1355827                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.525833                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2435                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001796                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5058773                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1615760                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1333816                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1358262                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2936                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        24581                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1462                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         38578                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          10924                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1141                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1438693                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       135941                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        72299                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           960                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12071                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12926                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        24997                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1335956                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       115612                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        19869                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              187538                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          189405                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             71926                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.518126                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1333907                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1333816                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           767014                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2067740                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.517297                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.370943                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       999147                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1229389                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       209307                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        22016                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2305778                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533178                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.368214                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1794187     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       256987     11.15%     88.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        93853      4.07%     93.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        44923      1.95%     94.98% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        42284      1.83%     96.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        22053      0.96%     97.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        16475      0.71%     98.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8452      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        26564      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2305778                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       999147                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1229389                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                182194                       # Number of memory references committed
system.switch_cpus5.commit.loads               111360                       # Number of loads committed
system.switch_cpus5.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            177256                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1107660                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        25309                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        26564                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3717897                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2915984                       # The number of ROB writes
system.switch_cpus5.timesIdled                  32142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 234080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             999147                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1229389                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       999147                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.580637                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.580637                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.387501                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.387501                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6011334                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1859482                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1337376                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          230360                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       191942                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22676                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        89379                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           81882                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           24242                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1037                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1993032                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1262966                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             230360                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       106124                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               262261                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          64238                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        102008                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles         1522                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines           125465                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21643                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2400221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.647167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.022557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2137960     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           15882      0.66%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20046      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           32144      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13074      0.54%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           17091      0.71%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           19831      0.83%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9343      0.39%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          134850      5.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2400221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089341                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.489819                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1982906                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       115045                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           260972                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          159                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         41133                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34752                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1543024                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         41133                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1985385                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           6328                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       102713                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           258613                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6043                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1533187                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           845                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4107                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2142427                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7124655                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7124655                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1755554                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          386851                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          364                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          189                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22284                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       145205                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        73902                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          867                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16758                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1494728                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          366                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1421909                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2006                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       203841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       431478                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2400221                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.592408                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.316376                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1799348     74.97%     74.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       272996     11.37%     86.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       111949      4.66%     91.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        63466      2.64%     93.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        84470      3.52%     97.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        26971      1.12%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        26363      1.10%     99.39% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        13560      0.56%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1098      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2400221                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          10017     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1398     11.00%     89.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1290     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1198123     84.26%     84.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        19199      1.35%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       130834      9.20%     94.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        73579      5.17%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1421909                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.551462                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              12705                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008935                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5258750                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1698955                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1382487                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1434614                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1128                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        31099                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1413                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         41133                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4728                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          643                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1495095                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          920                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       145205                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        73902                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          190                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12706                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13099                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        25805                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1395536                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       128081                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        26373                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              201636                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          196719                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             73555                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.541234                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1382521                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1382487                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           827974                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2226576                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.536173                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371860                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1021167                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1258215                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       236875                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22657                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2359088                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533348                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.352379                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1826189     77.41%     77.41% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       270440     11.46%     88.87% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        97978      4.15%     93.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        48597      2.06%     95.09% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        44537      1.89%     96.98% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        18862      0.80%     97.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        18705      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8900      0.38%     98.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        24880      1.05%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2359088                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1021167                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1258215                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                186587                       # Number of memory references committed
system.switch_cpus6.commit.loads               114102                       # Number of loads committed
system.switch_cpus6.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            182348                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1132803                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25962                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        24880                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3829285                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3031331                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 178215                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1021167                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1258215                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1021167                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.524990                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.524990                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.396041                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.396041                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6276524                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1934365                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1424903                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          192726                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       170877                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        16798                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       125083                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          119952                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           11825                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          565                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1998622                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1091278                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             192726                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       131777                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               242231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          54614                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         50348                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           122210                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        16385                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2328928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.529287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.782886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2086697     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           36043      1.55%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18981      0.82%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           35053      1.51%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           11767      0.51%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           32377      1.39%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            5233      0.22%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9060      0.39%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8           93717      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2328928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074745                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.423233                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1948839                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       100820                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           241615                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          275                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         37378                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        19291                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          350                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1228643                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         37378                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1954538                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          67065                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        17821                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           236957                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        15168                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1226043                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1001                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        13347                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1616854                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      5565088                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      5565088                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1286117                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          330737                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            28786                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       213856                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        36662                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          198                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8320                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1217884                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1131651                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1095                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       234181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       492781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2328928                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.485911                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.103740                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1832523     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       162640      6.98%     85.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       158549      6.81%     92.48% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        95354      4.09%     96.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        50505      2.17%     98.74% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        13282      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        15406      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7          367      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8          302      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2328928                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2067     58.06%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           830     23.31%     81.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          663     18.62%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       892505     78.87%     78.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult         9230      0.82%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       193554     17.10%     96.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        36279      3.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1131651                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.438890                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3560                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.003146                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4596885                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1452238                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1101063                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1135211                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads          976                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        45743                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1098                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         37378                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          43085                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1837                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1218049                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           72                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       213856                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        36662                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           411                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10060                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         7682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        17742                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1115102                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       190271                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        16549                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              226543                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          168886                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             36272                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.432472                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1101446                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1101063                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           665730                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1477051                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.427027                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.450716                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       867457                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps       981478                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       236630                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        16532                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2291550                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.428303                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.294640                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1923833     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       145987      6.37%     90.32% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        92594      4.04%     94.36% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        28902      1.26%     95.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        47728      2.08%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5         9771      0.43%     98.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         6262      0.27%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5526      0.24%     98.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        30947      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2291550                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       867457                       # Number of instructions committed
system.switch_cpus7.commit.committedOps        981478                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                203677                       # Number of memory references committed
system.switch_cpus7.commit.loads               168113                       # Number of loads committed
system.switch_cpus7.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            150500                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           858679                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        12654                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        30947                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3478711                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2473617                       # The number of ROB writes
system.switch_cpus7.timesIdled                  44594                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 249508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             867457                       # Number of Instructions Simulated
system.switch_cpus7.committedOps               981478                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       867457                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.972408                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.972408                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.336428                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.336428                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5169340                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1443084                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1289994                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           164                       # number of misc regfile writes
system.l20.replacements                           107                       # number of replacements
system.l20.tagsinuse                      4094.651512                       # Cycle average of tags in use
system.l20.total_refs                          193957                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4203                       # Sample count of references to valid blocks.
system.l20.avg_refs                         46.147276                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           90.022891                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    21.730389                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    41.418527                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3941.479705                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021978                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005305                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.010112                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.962275                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999671                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          318                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    320                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             105                       # number of Writeback hits
system.l20.Writeback_hits::total                  105                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          321                       # number of demand (read+write) hits
system.l20.demand_hits::total                     323                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          321                       # number of overall hits
system.l20.overall_hits::total                    323                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data           80                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  107                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data           80                       # number of demand (read+write) misses
system.l20.demand_misses::total                   107                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data           80                       # number of overall misses
system.l20.overall_misses::total                  107                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     36273979                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     41566679                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       77840658                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     36273979                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     41566679                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        77840658                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     36273979                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     41566679                       # number of overall miss cycles
system.l20.overall_miss_latency::total       77840658                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          398                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                427                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          105                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              105                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          401                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 430                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          401                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                430                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.201005                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250585                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199501                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248837                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199501                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248837                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519583.487500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 727482.785047                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519583.487500                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 727482.785047                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519583.487500                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 727482.785047                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  57                       # number of writebacks
system.l20.writebacks::total                       57                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data           80                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             107                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data           80                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              107                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data           80                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             107                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     34332971                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     35820085                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     70153056                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     34332971                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     35820085                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     70153056                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     34332971                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     35820085                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     70153056                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.201005                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250585                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199501                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248837                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199501                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248837                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1271591.518519                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447751.062500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 655636.037383                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1271591.518519                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447751.062500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 655636.037383                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1271591.518519                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447751.062500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 655636.037383                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           125                       # number of replacements
system.l21.tagsinuse                      4095.235905                       # Cycle average of tags in use
system.l21.total_refs                          261208                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l21.avg_refs                         61.882966                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          258.524542                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.761856                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    46.244984                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3776.704522                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.063116                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003360                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.011290                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.922047                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999813                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          372                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    372                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             222                       # number of Writeback hits
system.l21.Writeback_hits::total                  222                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          372                       # number of demand (read+write) hits
system.l21.demand_hits::total                     372                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          372                       # number of overall hits
system.l21.overall_hits::total                    372                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          110                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  124                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          110                       # number of demand (read+write) misses
system.l21.demand_misses::total                   124                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          110                       # number of overall misses
system.l21.overall_misses::total                  124                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5461141                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     55668986                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       61130127                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5461141                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     55668986                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        61130127                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5461141                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     55668986                       # number of overall miss cycles
system.l21.overall_miss_latency::total       61130127                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          482                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                496                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          222                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              222                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          482                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 496                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          482                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                496                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.228216                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.250000                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.228216                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.250000                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.228216                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.250000                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 390081.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 506081.690909                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 492984.895161                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 390081.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 506081.690909                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 492984.895161                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 390081.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 506081.690909                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 492984.895161                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  80                       # number of writebacks
system.l21.writebacks::total                       80                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          110                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             124                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          110                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              124                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          110                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             124                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4449445                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     47725231                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     52174676                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4449445                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     47725231                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     52174676                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4449445                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     47725231                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     52174676                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.228216                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.228216                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.250000                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.228216                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.250000                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 317817.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 433865.736364                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 420763.516129                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 317817.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 433865.736364                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 420763.516129                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 317817.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 433865.736364                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 420763.516129                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           171                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                           75603                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4267                       # Sample count of references to valid blocks.
system.l22.avg_refs                         17.718069                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                  79                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.823235                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    76.249929                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3926.926835                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019287                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003375                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.018616                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.958722                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          345                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    345                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks              70                       # number of Writeback hits
system.l22.Writeback_hits::total                   70                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          345                       # number of demand (read+write) hits
system.l22.demand_hits::total                     345                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          345                       # number of overall hits
system.l22.overall_hits::total                    345                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          156                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  171                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          156                       # number of demand (read+write) misses
system.l22.demand_misses::total                   171                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          156                       # number of overall misses
system.l22.overall_misses::total                  171                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6617694                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     67951059                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       74568753                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6617694                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     67951059                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        74568753                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6617694                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     67951059                       # number of overall miss cycles
system.l22.overall_miss_latency::total       74568753                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          501                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                516                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks           70                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total               70                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          501                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 516                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          501                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                516                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.311377                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.331395                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.311377                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.331395                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.311377                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.331395                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 441179.600000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 435583.711538                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 436074.578947                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 441179.600000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 435583.711538                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 436074.578947                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 441179.600000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 435583.711538                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 436074.578947                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  24                       # number of writebacks
system.l22.writebacks::total                       24                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          156                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             171                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          156                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              171                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          156                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             171                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      5540694                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     56750259                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     62290953                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      5540694                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     56750259                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     62290953                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      5540694                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     56750259                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     62290953                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.311377                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.331395                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.311377                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.331395                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.311377                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.331395                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 369379.600000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 363783.711538                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 364274.578947                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 369379.600000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 363783.711538                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 364274.578947                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 369379.600000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 363783.711538                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 364274.578947                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           125                       # number of replacements
system.l23.tagsinuse                      4095.239218                       # Cycle average of tags in use
system.l23.total_refs                          261208                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l23.avg_refs                         61.882966                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          258.528181                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.755373                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    46.276053                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3776.679610                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.063117                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003358                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.011298                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.922041                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999814                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          372                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    372                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             222                       # number of Writeback hits
system.l23.Writeback_hits::total                  222                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          372                       # number of demand (read+write) hits
system.l23.demand_hits::total                     372                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          372                       # number of overall hits
system.l23.overall_hits::total                    372                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          110                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  124                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          110                       # number of demand (read+write) misses
system.l23.demand_misses::total                   124                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          110                       # number of overall misses
system.l23.overall_misses::total                  124                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6661194                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     56584969                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       63246163                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6661194                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     56584969                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        63246163                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6661194                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     56584969                       # number of overall miss cycles
system.l23.overall_miss_latency::total       63246163                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          482                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                496                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          222                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              222                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          482                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 496                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          482                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                496                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.228216                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.250000                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.228216                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.250000                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.228216                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.250000                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 475799.571429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 514408.809091                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 510049.701613                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 475799.571429                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 514408.809091                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 510049.701613                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 475799.571429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 514408.809091                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 510049.701613                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  80                       # number of writebacks
system.l23.writebacks::total                       80                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          110                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             124                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          110                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              124                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          110                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             124                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5655994                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     48679564                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     54335558                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5655994                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     48679564                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     54335558                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5655994                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     48679564                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     54335558                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.228216                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.228216                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.250000                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.228216                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.250000                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 403999.571429                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 442541.490909                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 438189.983871                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 403999.571429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 442541.490909                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 438189.983871                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 403999.571429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 442541.490909                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 438189.983871                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           125                       # number of replacements
system.l24.tagsinuse                      4095.238230                       # Cycle average of tags in use
system.l24.total_refs                          261208                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l24.avg_refs                         61.882966                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          258.532768                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    13.760347                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    46.218416                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3776.726699                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.063118                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003359                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.011284                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.922052                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999814                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          372                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    372                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             222                       # number of Writeback hits
system.l24.Writeback_hits::total                  222                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          372                       # number of demand (read+write) hits
system.l24.demand_hits::total                     372                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          372                       # number of overall hits
system.l24.overall_hits::total                    372                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          110                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  124                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          110                       # number of demand (read+write) misses
system.l24.demand_misses::total                   124                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          110                       # number of overall misses
system.l24.overall_misses::total                  124                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      5188914                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     58258880                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       63447794                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      5188914                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     58258880                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        63447794                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      5188914                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     58258880                       # number of overall miss cycles
system.l24.overall_miss_latency::total       63447794                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          482                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                496                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          222                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              222                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          482                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 496                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          482                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                496                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.228216                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.250000                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.228216                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.250000                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.228216                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.250000                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 370636.714286                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 529626.181818                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 511675.758065                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 370636.714286                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 529626.181818                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 511675.758065                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 370636.714286                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 529626.181818                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 511675.758065                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  80                       # number of writebacks
system.l24.writebacks::total                       80                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          110                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             124                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          110                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              124                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          110                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             124                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      4181885                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     50351140                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     54533025                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      4181885                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     50351140                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     54533025                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      4181885                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     50351140                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     54533025                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.228216                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.228216                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.250000                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.228216                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.250000                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 298706.071429                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 457737.636364                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 439782.459677                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 298706.071429                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 457737.636364                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 439782.459677                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 298706.071429                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 457737.636364                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 439782.459677                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           107                       # number of replacements
system.l25.tagsinuse                      4094.650626                       # Cycle average of tags in use
system.l25.total_refs                          193955                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4203                       # Sample count of references to valid blocks.
system.l25.avg_refs                         46.146800                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           90.021899                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    21.732159                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    41.424216                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3941.472353                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.021978                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005306                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.010113                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.962274                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999671                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          317                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    319                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             104                       # number of Writeback hits
system.l25.Writeback_hits::total                  104                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          320                       # number of demand (read+write) hits
system.l25.demand_hits::total                     322                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          320                       # number of overall hits
system.l25.overall_hits::total                    322                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data           80                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  107                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data           80                       # number of demand (read+write) misses
system.l25.demand_misses::total                   107                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data           80                       # number of overall misses
system.l25.overall_misses::total                  107                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     35731850                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     41637440                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       77369290                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     35731850                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     41637440                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        77369290                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     35731850                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     41637440                       # number of overall miss cycles
system.l25.overall_miss_latency::total       77369290                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           29                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          397                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                426                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          104                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              104                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           29                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          400                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 429                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           29                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          400                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                429                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.931034                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.201511                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.251174                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.931034                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.200000                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.249417                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.931034                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.200000                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.249417                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1323401.851852                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data       520468                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 723077.476636                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1323401.851852                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data       520468                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 723077.476636                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1323401.851852                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data       520468                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 723077.476636                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  57                       # number of writebacks
system.l25.writebacks::total                       57                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data           80                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             107                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data           80                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              107                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data           80                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             107                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     33792810                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     35893024                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     69685834                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     33792810                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     35893024                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     69685834                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     33792810                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     35893024                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     69685834                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.201511                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.251174                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.931034                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.200000                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.249417                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.931034                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.200000                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.249417                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1251585.555556                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 448662.800000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 651269.476636                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1251585.555556                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 448662.800000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 651269.476636                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1251585.555556                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 448662.800000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 651269.476636                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                            93                       # number of replacements
system.l26.tagsinuse                      4095.754662                       # Cycle average of tags in use
system.l26.total_refs                          181606                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l26.avg_refs                         43.373776                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          135.588015                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    11.746760                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    33.454818                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3914.965068                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.033103                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002868                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.008168                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.955802                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999940                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          322                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    324                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             108                       # number of Writeback hits
system.l26.Writeback_hits::total                  108                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          324                       # number of demand (read+write) hits
system.l26.demand_hits::total                     326                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          324                       # number of overall hits
system.l26.overall_hits::total                    326                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           26                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data           67                       # number of ReadReq misses
system.l26.ReadReq_misses::total                   93                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           26                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data           67                       # number of demand (read+write) misses
system.l26.demand_misses::total                    93                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           26                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data           67                       # number of overall misses
system.l26.overall_misses::total                   93                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     41931453                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     33637369                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       75568822                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     41931453                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     33637369                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        75568822                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     41931453                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     33637369                       # number of overall miss cycles
system.l26.overall_miss_latency::total       75568822                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          389                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                417                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          108                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              108                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          391                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 419                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          391                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                419                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.172237                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.223022                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.171355                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.221957                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.171355                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.221957                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1612748.192308                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 502050.283582                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 812567.978495                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1612748.192308                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 502050.283582                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 812567.978495                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1612748.192308                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 502050.283582                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 812567.978495                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  55                       # number of writebacks
system.l26.writebacks::total                       55                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           26                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data           67                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total              93                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           26                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data           67                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total               93                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           26                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data           67                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total              93                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     40063881                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     28821002                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     68884883                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     40063881                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     28821002                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     68884883                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     40063881                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     28821002                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     68884883                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.172237                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.223022                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.171355                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.221957                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.171355                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.221957                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1540918.500000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 430164.208955                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 740697.666667                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1540918.500000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 430164.208955                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 740697.666667                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1540918.500000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 430164.208955                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 740697.666667                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           173                       # number of replacements
system.l27.tagsinuse                             4096                       # Cycle average of tags in use
system.l27.total_refs                           75602                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4269                       # Sample count of references to valid blocks.
system.l27.avg_refs                         17.709534                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks                  79                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    13.949422                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    76.812976                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3926.237602                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019287                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003406                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.018753                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.958554                       # Average percentage of cache occupancy
system.l27.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          344                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    344                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks              70                       # number of Writeback hits
system.l27.Writeback_hits::total                   70                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          344                       # number of demand (read+write) hits
system.l27.demand_hits::total                     344                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          344                       # number of overall hits
system.l27.overall_hits::total                    344                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           15                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          158                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  173                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           15                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          158                       # number of demand (read+write) misses
system.l27.demand_misses::total                   173                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           15                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          158                       # number of overall misses
system.l27.overall_misses::total                  173                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      7147320                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     67284750                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       74432070                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      7147320                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     67284750                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        74432070                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      7147320                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     67284750                       # number of overall miss cycles
system.l27.overall_miss_latency::total       74432070                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           15                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          502                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                517                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks           70                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total               70                       # number of Writeback accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           15                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          502                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 517                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           15                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          502                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                517                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.314741                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.334623                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.314741                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.334623                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.314741                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.334623                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst       476488                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 425852.848101                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 430243.179191                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst       476488                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 425852.848101                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 430243.179191                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst       476488                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 425852.848101                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 430243.179191                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  24                       # number of writebacks
system.l27.writebacks::total                       24                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           15                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          158                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             173                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           15                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          158                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              173                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           15                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          158                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             173                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      6070320                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     55934015                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     62004335                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      6070320                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     55934015                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     62004335                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      6070320                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     55934015                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     62004335                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.314741                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.334623                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.314741                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.334623                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.314741                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.334623                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       404688                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 354012.753165                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 358406.560694                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst       404688                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 354012.753165                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 358406.560694                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst       404688                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 354012.753165                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 358406.560694                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               497.982151                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132397                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1488357.930556                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    22.982151                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.036830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.798048                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124433                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124433                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124433                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124433                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124433                       # number of overall hits
system.cpu0.icache.overall_hits::total         124433                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.cpu0.icache.overall_misses::total           41                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     42091395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42091395                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     42091395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42091395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     42091395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42091395                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124474                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124474                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124474                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124474                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1026619.390244                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1026619.390244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1026619.390244                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     36637041                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     36637041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     36637041                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1263346.241379                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   401                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322462                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              172484.721461                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   142.990299                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   113.009701                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.558556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.441444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        84750                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          84750                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70554                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155304                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155304                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155304                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155304                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1259                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1259                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           16                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1275                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1275                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1275                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1275                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    235150224                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    235150224                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1266606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1266606                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    236416830                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    236416830                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    236416830                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    236416830                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        86009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        86009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156579                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156579                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156579                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156579                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014638                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014638                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008143                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008143                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186775.396346                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186775.396346                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79162.875000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79162.875000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185424.964706                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185424.964706                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185424.964706                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185424.964706                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          105                       # number of writebacks
system.cpu0.dcache.writebacks::total              105                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          861                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          861                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          874                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          874                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     62909280                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     62909280                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     63101580                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     63101580                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     63101580                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     63101580                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002561                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002561                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002561                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002561                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158063.517588                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 158063.517588                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 157360.548628                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 157360.548628                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 157360.548628                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 157360.548628                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.760915                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750705803                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1513519.764113                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.760915                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022053                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794489                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       122073                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         122073                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       122073                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          122073                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       122073                       # number of overall hits
system.cpu1.icache.overall_hits::total         122073                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7023465                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7023465                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7023465                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7023465                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7023465                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7023465                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       122092                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       122092                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       122092                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       122092                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       122092                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       122092                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000156                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000156                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 369656.052632                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 369656.052632                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 369656.052632                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 369656.052632                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 369656.052632                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 369656.052632                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5577932                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5577932                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5577932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5577932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5577932                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5577932                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 398423.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 398423.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 398423.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 398423.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 398423.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 398423.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   482                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               118287110                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   738                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              160280.636856                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   159.941650                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    96.058350                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.624772                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.375228                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        84297                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          84297                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        70426                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         70426                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          165                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          160                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       154723                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          154723                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       154723                       # number of overall hits
system.cpu1.dcache.overall_hits::total         154723                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1649                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1649                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           84                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1733                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1733                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1733                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1733                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    352988366                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    352988366                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     44540828                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     44540828                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    397529194                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    397529194                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    397529194                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    397529194                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        85946                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        85946                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        70510                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        70510                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       156456                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       156456                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       156456                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       156456                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.019186                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019186                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.001191                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001191                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011077                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011077                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011077                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011077                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 214062.077623                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 214062.077623                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 530247.952381                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 530247.952381                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 229387.878823                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 229387.878823                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 229387.878823                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 229387.878823                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       535907                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       535907                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          222                       # number of writebacks
system.cpu1.dcache.writebacks::total              222                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1167                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1167                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           84                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1251                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1251                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1251                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1251                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          482                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          482                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          482                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          482                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          482                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          482                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     80888546                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     80888546                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     80888546                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     80888546                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     80888546                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     80888546                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005608                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005608                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003081                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003081                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003081                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003081                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 167818.560166                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 167818.560166                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 167818.560166                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 167818.560166                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 167818.560166                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 167818.560166                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               539.822234                       # Cycle average of tags in use
system.cpu2.icache.total_refs               647138901                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1196190.205176                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.822234                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          526                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022151                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.842949                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.865100                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       121829                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         121829                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       121829                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          121829                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       121829                       # number of overall hits
system.cpu2.icache.overall_hits::total         121829                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7713842                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7713842                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7713842                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7713842                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7713842                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7713842                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       121847                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       121847                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       121847                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       121847                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       121847                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       121847                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000148                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000148                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000148                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000148                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000148                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000148                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 428546.777778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 428546.777778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 428546.777778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 428546.777778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 428546.777778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 428546.777778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6742822                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6742822                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6742822                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6742822                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6742822                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6742822                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 449521.466667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 449521.466667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 449521.466667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 449521.466667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 449521.466667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 449521.466667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   501                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               151384444                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   757                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              199979.450462                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   131.159538                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   124.840462                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.512342                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.487658                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       172261                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         172261                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        35395                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         35395                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           83                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           82                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       207656                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          207656                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       207656                       # number of overall hits
system.cpu2.dcache.overall_hits::total         207656                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1774                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1774                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1774                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1774                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1774                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1774                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    424525024                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    424525024                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    424525024                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    424525024                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    424525024                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    424525024                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       174035                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       174035                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        35395                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        35395                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       209430                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       209430                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       209430                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       209430                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010193                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010193                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008471                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008471                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008471                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008471                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 239303.846674                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 239303.846674                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 239303.846674                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 239303.846674                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 239303.846674                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 239303.846674                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           70                       # number of writebacks
system.cpu2.dcache.writebacks::total               70                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1273                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1273                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1273                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1273                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1273                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1273                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          501                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          501                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          501                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          501                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          501                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          501                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     91741107                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     91741107                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     91741107                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     91741107                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     91741107                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     91741107                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002879                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002879                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002392                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002392                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002392                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002392                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 183115.982036                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 183115.982036                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 183115.982036                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 183115.982036                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 183115.982036                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 183115.982036                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.754438                       # Cycle average of tags in use
system.cpu3.icache.total_refs               750705737                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1513519.631048                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.754438                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022042                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794478                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       122007                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         122007                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       122007                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          122007                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       122007                       # number of overall hits
system.cpu3.icache.overall_hits::total         122007                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      9037461                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      9037461                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      9037461                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      9037461                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      9037461                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      9037461                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       122026                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       122026                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       122026                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       122026                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       122026                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       122026                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 475655.842105                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 475655.842105                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 475655.842105                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 475655.842105                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 475655.842105                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 475655.842105                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6777741                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6777741                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6777741                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6777741                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6777741                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6777741                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 484124.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 484124.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 484124.357143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 484124.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 484124.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 484124.357143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   482                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               118287021                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   738                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              160280.516260                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   160.086352                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    95.913648                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.625337                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.374663                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84247                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84247                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        70387                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         70387                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          165                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          160                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       154634                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          154634                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       154634                       # number of overall hits
system.cpu3.dcache.overall_hits::total         154634                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1649                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1649                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           84                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1733                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1733                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1733                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1733                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    352829363                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    352829363                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     52559054                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     52559054                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    405388417                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    405388417                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    405388417                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    405388417                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        85896                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        85896                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        70471                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        70471                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       156367                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       156367                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       156367                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       156367                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019198                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019198                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.001192                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001192                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011083                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011083                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011083                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011083                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 213965.653730                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 213965.653730                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 625703.023810                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 625703.023810                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 233922.918061                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 233922.918061                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 233922.918061                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 233922.918061                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       654833                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       654833                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          222                       # number of writebacks
system.cpu3.dcache.writebacks::total              222                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1167                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1167                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           84                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1251                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1251                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1251                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1251                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          482                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          482                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          482                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          482                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          482                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          482                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     81801011                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     81801011                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     81801011                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     81801011                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     81801011                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     81801011                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005611                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005611                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003082                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003082                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003082                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003082                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 169711.641079                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 169711.641079                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 169711.641079                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 169711.641079                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 169711.641079                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 169711.641079                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               495.759410                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750705558                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1513519.270161                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.759410                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.022050                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.794486                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       121828                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         121828                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       121828                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          121828                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       121828                       # number of overall hits
system.cpu4.icache.overall_hits::total         121828                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           19                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           19                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           19                       # number of overall misses
system.cpu4.icache.overall_misses::total           19                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6300268                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6300268                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6300268                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6300268                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6300268                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6300268                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       121847                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       121847                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       121847                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       121847                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       121847                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       121847                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000156                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000156                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 331593.052632                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 331593.052632                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 331593.052632                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 331593.052632                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 331593.052632                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 331593.052632                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5305671                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5305671                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5305671                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5305671                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5305671                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5305671                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 378976.500000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 378976.500000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 378976.500000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 378976.500000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 378976.500000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 378976.500000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   482                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               118286810                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   738                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              160280.230352                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   160.038179                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    95.961821                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.625149                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.374851                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        84132                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          84132                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        70291                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         70291                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          165                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          160                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       154423                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          154423                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       154423                       # number of overall hits
system.cpu4.dcache.overall_hits::total         154423                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1649                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1649                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           84                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1733                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1733                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1733                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1733                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    363377077                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    363377077                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     55836809                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     55836809                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    419213886                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    419213886                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    419213886                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    419213886                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        85781                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        85781                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        70375                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        70375                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       156156                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       156156                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       156156                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       156156                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019223                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019223                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.001194                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001194                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011098                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011098                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011098                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011098                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 220362.084294                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 220362.084294                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 664723.916667                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 664723.916667                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 241900.684362                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 241900.684362                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 241900.684362                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 241900.684362                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       527892                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets       527892                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          222                       # number of writebacks
system.cpu4.dcache.writebacks::total              222                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1167                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1167                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           84                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1251                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1251                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1251                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1251                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          482                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          482                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          482                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          482                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          482                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          482                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     83479597                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     83479597                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     83479597                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     83479597                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     83479597                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     83479597                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005619                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005619                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003087                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003087                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003087                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003087                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 173194.184647                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 173194.184647                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 173194.184647                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 173194.184647                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 173194.184647                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 173194.184647                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               497.984151                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750132302                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1488357.742063                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    22.984151                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.036834                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.798052                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       124338                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         124338                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       124338                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          124338                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       124338                       # number of overall hits
system.cpu5.icache.overall_hits::total         124338                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.cpu5.icache.overall_misses::total           41                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     41023787                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     41023787                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     41023787                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     41023787                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     41023787                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     41023787                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       124379                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       124379                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       124379                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       124379                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       124379                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       124379                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000330                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000330                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000330                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000330                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000330                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000330                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1000580.170732                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1000580.170732                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1000580.170732                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1000580.170732                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1000580.170732                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1000580.170732                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           29                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           29                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     36095646                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     36095646                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     36095646                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     36095646                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     36095646                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     36095646                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1244677.448276                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1244677.448276                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1244677.448276                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1244677.448276                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1244677.448276                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1244677.448276                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   400                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               113322328                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   656                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              172747.451220                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   143.027591                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   112.972409                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.558702                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.441298                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        84678                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          84678                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        70492                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         70492                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          171                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          170                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       155170                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          155170                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       155170                       # number of overall hits
system.cpu5.dcache.overall_hits::total         155170                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1258                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1258                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           16                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1274                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1274                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1274                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1274                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    227753367                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    227753367                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1266846                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1266846                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    229020213                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    229020213                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    229020213                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    229020213                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        85936                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        85936                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        70508                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        70508                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       156444                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       156444                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       156444                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       156444                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.014639                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.014639                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000227                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008143                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008143                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008143                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008143                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 181044.011924                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 181044.011924                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 79177.875000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 79177.875000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 179764.688383                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 179764.688383                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 179764.688383                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 179764.688383                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          104                       # number of writebacks
system.cpu5.dcache.writebacks::total              104                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          861                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          861                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          874                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          874                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          874                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          874                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          397                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          400                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          400                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     62925022                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     62925022                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     63117322                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     63117322                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     63117322                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     63117322                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004620                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004620                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002557                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002557                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002557                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002557                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 158501.314861                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 158501.314861                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 157793.305000                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 157793.305000                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 157793.305000                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 157793.305000                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               466.988282                       # Cycle average of tags in use
system.cpu6.icache.total_refs               753574764                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1560196.198758                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    11.988282                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.019212                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.748379                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       125423                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         125423                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       125423                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          125423                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       125423                       # number of overall hits
system.cpu6.icache.overall_hits::total         125423                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.cpu6.icache.overall_misses::total           40                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     60290554                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     60290554                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     60290554                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     60290554                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     60290554                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     60290554                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       125463                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       125463                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       125463                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       125463                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       125463                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       125463                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000319                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000319                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000319                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000319                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000319                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000319                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1507263.850000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1507263.850000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1507263.850000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1507263.850000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1507263.850000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1507263.850000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       694252                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs       347126                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     42297645                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     42297645                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     42297645                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     42297645                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     42297645                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     42297645                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000223                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000223                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000223                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000223                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1510630.178571                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1510630.178571                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1510630.178571                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1510630.178571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1510630.178571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1510630.178571                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   391                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               109420399                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   647                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              169119.627512                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   141.348555                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   114.651445                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.552143                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.447857                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        98188                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          98188                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        72119                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         72119                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          182                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          182                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          176                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       170307                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          170307                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       170307                       # number of overall hits
system.cpu6.dcache.overall_hits::total         170307                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1004                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1004                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1011                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1011                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1011                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1011                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    144555617                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    144555617                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       565165                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       565165                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    145120782                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    145120782                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    145120782                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    145120782                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        99192                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        99192                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        72126                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        72126                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       171318                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       171318                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       171318                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       171318                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010122                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010122                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000097                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005901                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005901                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005901                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005901                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 143979.698207                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 143979.698207                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 80737.857143                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 80737.857143                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 143541.821958                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 143541.821958                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 143541.821958                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 143541.821958                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          108                       # number of writebacks
system.cpu6.dcache.writebacks::total              108                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          615                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          615                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          620                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          620                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          620                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          620                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          389                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          391                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          391                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     55097873                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     55097873                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       128200                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       128200                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     55226073                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     55226073                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     55226073                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     55226073                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003922                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003922                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002282                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002282                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002282                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002282                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 141639.776350                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 141639.776350                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 141243.153453                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 141243.153453                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 141243.153453                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 141243.153453                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               539.948421                       # Cycle average of tags in use
system.cpu7.icache.total_refs               647139264                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1196190.876155                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.948421                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          526                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.022353                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.842949                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.865302                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       122192                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         122192                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       122192                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          122192                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       122192                       # number of overall hits
system.cpu7.icache.overall_hits::total         122192                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           18                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           18                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           18                       # number of overall misses
system.cpu7.icache.overall_misses::total           18                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8143647                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8143647                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8143647                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8143647                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8143647                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8143647                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       122210                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       122210                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       122210                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       122210                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       122210                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       122210                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000147                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000147                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 452424.833333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 452424.833333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 452424.833333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 452424.833333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 452424.833333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 452424.833333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           15                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           15                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           15                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7272200                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7272200                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7272200                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7272200                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7272200                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7272200                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 484813.333333                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 484813.333333                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 484813.333333                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 484813.333333                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 484813.333333                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 484813.333333                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   502                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               151385004                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   758                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              199716.364116                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   131.329217                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   124.670783                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.513005                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.486995                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       172817                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         172817                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        35399                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         35399                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           83                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           82                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       208216                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          208216                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       208216                       # number of overall hits
system.cpu7.dcache.overall_hits::total         208216                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1799                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1799                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1799                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1799                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1799                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1799                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    417906277                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    417906277                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    417906277                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    417906277                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    417906277                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    417906277                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       174616                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       174616                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        35399                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        35399                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       210015                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       210015                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       210015                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       210015                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010303                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010303                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008566                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008566                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008566                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008566                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 232299.209005                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 232299.209005                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 232299.209005                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 232299.209005                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 232299.209005                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 232299.209005                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           70                       # number of writebacks
system.cpu7.dcache.writebacks::total               70                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1297                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1297                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1297                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1297                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1297                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1297                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          502                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          502                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          502                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          502                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          502                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          502                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     91049730                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     91049730                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     91049730                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     91049730                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     91049730                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     91049730                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002875                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002875                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002390                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002390                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002390                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002390                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 181373.964143                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 181373.964143                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 181373.964143                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 181373.964143                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 181373.964143                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 181373.964143                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
