<!-- Created Wed Mar 23 10:25:46 2022 from ITL Source digital/u49_connect -->
<Test name="u49_connect"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u49_u49"><ChainTCK><node name="SRT_JTAG_TCK_MIFPGA_3V3" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="JTAG_TMS_MIFPGA_3V3" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="JTAG_TDI_MIFPGA_3V3" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="JTAG_TDO_MIFPGA_3V3" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainEnable><node name="DPLL_SYNCE_RESET_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="MIFPGA_ACT2_RESET_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_4080_QS3VH257_I170_E" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_4103_AVC8T245_I56_OE" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_4103_AVC8T245_I60_OE" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_4103_PCA9617_I144_EN" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
</Chain>
<Device name="u49"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="Y5"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R6"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="T6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="V7"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<Pin name="J5"><node name="UNNAMED_4140_CV5CGXFC4CFG672_I392_MSEL4" />
<opensCoverage>Full</opensCoverage></Pin>
<Pin name="K5"><node name="UNNAMED_4140_CV5CGXFC4CFG672_I392_MSEL3" />
<opensCoverage>Full</opensCoverage></Pin>
<Pin name="A2"><node name="UNNAMED_4140_CV5CGXFC4CFG672_I392_MSEL2" />
<opensCoverage>Full</opensCoverage></Pin>
<Pin name="L6"><node name="UNNAMED_4140_CV5CGXFC4CFG672_I392_MSEL1" />
<opensCoverage>Full</opensCoverage></Pin>
<Pin name="M7"><node name="UNNAMED_4140_CV5CGXFC4CFG672_I392_MSEL0" />
<opensCoverage>Full</opensCoverage></Pin>
<Pin name="K6"><node name="FPGA_CPLD3_SPI_MOSI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E9"><node name="FPGA_CPLD3_DATA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D8"><node name="SRT_RT_UPLINK_M4_0_3_SYNCE_CLK" /><opensCoverage>Full</opensCoverage>
</Pin>
<Pin name="L7"><node name="FPGA_CPLD3_SPI_CS_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J10"><node name="CPLD3_FPGA_SPI_MISO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J7"><node name="CPLD3_FPGA_DATA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H7"><node name="SRT_FPGA_CPLD3_SPI_SCK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K10"><node name="SRT_FPGA_CPLD3_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J8"><node name="FPGA_CPLD4_SPI_MOSI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F7"><node name="FPGA_CPLD4_DATA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G7"><node name="SRT_RT_UPLINK_M4_4_7_SYNCE_CLK" /><opensCoverage>Full</opensCoverage>
</Pin>
<Pin name="K8"><node name="FPGA_CPLD4_SPI_CS_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K9"><node name="CPLD4_FPGA_DATA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G6"><node name="CPLD4_FPGA_SPI_MISO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F6"><node name="SRT_FPGA_CPLD4_SPI_SCK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L8"><node name="SRT_FPGA_CPLD4_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G10"><node name="SRT_RXRATE_SFP_SHIFT_STORE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C7"><node name="RXRATE_SFP_SHIFT_OE_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D7"><node name="RXRATE_SFP_SHIFT_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H10"><node name="SRT_RXRATE_SFP_R_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L9"><node name="TXRATE_SFP_SHIFT_OE_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E6"><node name="RXRATE_SFP_SHIFT_DATA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D6"><node name="SRT_TXRATE_SFP_SHIFT_STORE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M9"><node name="TXRATE_SFP_SHIFT_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H9"><node name="TXRATE_SFP_SHIFT_DATA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B7"><node name="SRT_TXRATE_SFP_R_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A7"><node name="FPGA_OSC_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H8"><node name="SRT_FPGA_OSC_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M10"><node name="FPGA_SFP_TX_DISABLE&lt;34&gt;" /><opensCoverage>Full</opensCoverage>
</Pin>
<Pin name="B6"><node name="IO_MI_STROBE_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A5"><node name="SRT_MI_IO_DATA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N9"><node name="CLK_ZL_MIFPGA_1PPS" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D13"><node name="I2C_SDA_SFP&lt;43&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D12"><node name="SRT_SFP43_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D11"><node name="SRT_SFP44_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E13"><node name="I2C_SDA_SFP&lt;44&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L11"><node name="I2C_SDA_SFP&lt;45&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C12"><node name="SRT_SFP45_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C13"><node name="SRT_SFP46_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M11"><node name="I2C_SDA_SFP&lt;46&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F12"><node name="I2C_SDA_SFP&lt;47&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B11"><node name="SRT_SFP47_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A12"><node name="SRT_QSFP_SCL&lt;0&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G12"><node name="QSFP_SDA&lt;0&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G11"><node name="QSFP_SDA&lt;1&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A13"><node name="SRT_QSFP_SCL&lt;1&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B12"><node name="SRT_QSFP_SCL&lt;2&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H12"><node name="QSFP_SDA&lt;2&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E15"><node name="QSFP_SDA&lt;3&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E11"><node name="SRT_QSFP_SCL&lt;3&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E10"><node name="SRT_QSFP_SCL&lt;4&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F16"><node name="QSFP_SDA&lt;4&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M12"><node name="QSFP_SDA&lt;5&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A11"><node name="SRT_QSFP_SCL&lt;5&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B10"><node name="SFP_MOD_ABS_FPGA&lt;33&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N12"><node name="SFP_RX_LOS_FPGA&lt;33&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D16"><node name="SFP_MOD_ABS_FPGA&lt;34&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C10"><node name="SFP_TX_FAULT_FPGA&lt;33&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D10"><node name="SFP_RX_LOS_FPGA&lt;34&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E16"><node name="SFP_TX_FAULT_FPGA&lt;34&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G14"><node name="AC_CLK25M_MI0_SYNC_E_REFCLK_N" /><opensCoverage>Full</opensCoverage>
</Pin>
<Pin name="B9"><node name="FPGA_SFP_TX_DISABLE&lt;33&gt;" /><opensCoverage>Full</opensCoverage>
</Pin>
<Pin name="C9"><node name="FPGA_SFP_LED_YEL_L&lt;33&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G15"><node name="AC_CLK25M_MI0_SYNC_E_REFCLK_P" /><opensCoverage>Full</opensCoverage>
</Pin>
<Pin name="D15"><node name="FPGA_SFP_LED_YEL_L&lt;34&gt;" /><opensCoverage>Full</opensCoverage>
</Pin>
<Pin name="A9"><node name="FPGA_SFP_LED_GRN_L&lt;34&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A8"><node name="TI_CABLE_PRSNT" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C14"><node name="JTAG_CABLE_PRSNT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K11"><node name="CLK100M_SNDN1_BUF_CLK_SEL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C15"><node name="JTAG_CABLE_PRSNT_L_DAV_HDR" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L12"><node name="SNDN_VDDHA_1P2V_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F18"><node name="SNDN_CORE_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B14"><node name="SNDN_P0V9_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A14"><node name="RT8_M4_0_3_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E18"><node name="P1V8_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H13"><node name="P3V3_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B17"><node name="P3V3_SFP_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C17"><node name="P5V_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H14"><node name="RT8_M4_4_7_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D17"><node name="VDDA_0P9V_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A16"><node name="VDDHA_P1V2_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A17"><node name="VDD_0P875V_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J11"><node name="SFP1_P3V3_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A18"><node name="P1V8_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A19"><node name="SFP0_P3V3_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J12"><node name="P3V3_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E19"><node name="FPGA_CPLD2_DATA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C18"><node name="P5V_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C19"><node name="FPGA_CPLD2_SPI_MOSI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E20"><node name="MIFPGA_LED_CTRL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G17"><node name="CPLD2_FPGA_DATA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B19"><node name="FPGA_CPLD2_SPI_CS_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C20"><node name="CPLD2_FPGA_SPI_MISO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G16"><node name="SRT_FPGA_CPLD2_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D20"><node name="FPGA_CPLD1_DATA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B20"><node name="SRT_FPGA_CPLD2_SPI_SCK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B21"><node name="FPGA_CPLD1_SPI_MOSI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D21"><node name="FPGA_CPLD_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H17"><node name="CPLD1_FPGA_DATA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A21"><node name="FPGA_CPLD1_SPI_CS_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B22"><node name="CPLD1_FPGA_SPI_MISO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H18"><node name="SRT_FPGA_CPLD1_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A24"><node name="SRT_MIFPGA_PMBUS_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A22"><node name="SRT_FPGA_CPLD1_SPI_SCK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A23"><node name="MIFPGA_PMBUS_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J16"><node name="RT9_M4_4_7_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C22"><node name="RT9_M4_0_3_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C23"><node name="SRT_RT_DOWNLINK_M4_4_7_SYNCE_CLK" /><opensCoverage>Full</opensCoverage>
</Pin>
<Pin name="H15"><node name="SRT_RT_DOWNLINK_M4_0_3_SYNCE_CLK" /><opensCoverage>Full</opensCoverage>
</Pin>
<Pin name="F21"><node name="SRT_FPGA_SNDN_I2C_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F22"><node name="FPGA_SNDN_I2C_DATA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E21"><node name="RT7_RESET_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G20"><node name="RT8_RESET_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J21"><node name="FPGA_SNDN_CORE_FREQ_SEL_0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E23"><node name="FPGA_SNDN_CORE_FREQ_SEL_1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D22"><node name="FPGA_SNDN_CORE_RESET_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J20"><node name="FPGA_SNDN_CORE_PLL_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H20"><node name="FPGA_SNDN_PCIE_PLL_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C25"><node name="FPGA_SNDN_PCIE_CORE_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D25"><node name="FPGA_SNDN_PCIE_PE_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H19"><node name="FPGA_SNDN_2P5_MS&lt;1&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K21"><node name="FPGA_SNDN_PTP_SYNC_MASTER" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B26"><node name="FPGA_SNDN_PTP_SYNC_SLAVE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B25"><node name="RT9_RESET_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L22"><node name="FPGA_SNDN_JTAG2CPU_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J23"><node name="FPGA_SNDN_2P5_MS&lt;0&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G22"><node name="FPGA_SNDN_CPU2JTAG_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F23"><node name="RT1_MDIO_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H22"><node name="RT1_MDIO_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L24"><node name="RT2_MDIO_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H24"><node name="RT2_MDIO_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H23"><node name="RT3_MDIO_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L23"><node name="RT3_MDIO_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K23"><node name="RT4_MDIO_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G24"><node name="RT4_MDIO_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F24"><node name="RT5_MDIO_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K24"><node name="RT5_MDIO_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K26"><node name="RT6_MDIO_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E25"><node name="RT6_MDIO_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E24"><node name="RT7_MDIO_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K25"><node name="RT7_MDIO_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M26"><node name="RT8_MDIO_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E26"><node name="RT8_MDIO_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D26"><node name="RT9_MDIO_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M25"><node name="RT9_MDIO_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M22"><node name="RT2_RESET_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H25"><node name="RT1_RESET_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G25"><node name="RT3_RESET_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N23"><node name="RT4_RESET_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M24"><node name="RT6_RESET_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G26"><node name="RT5_RESET_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F26"><node name="P2V5RT1_PGOOD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N24"><node name="MIFPGA_BRD_REV&lt;0&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M21"><node name="MIFPGA_BOARD_ID&lt;1&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J26"><node name="MIFPGA_BRD_REV&lt;1&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J25"><node name="MIFPGA_BOARD_ID&lt;0&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N20"><node name="P2V5RT2_PGOOD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P26"><node name="TOD_RELAY_CTL1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U26"><node name="TOD_RELAY_CTL0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U25"><node name="GNSS_TXD_A" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N25"><node name="GNSS_TXD_B" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P22"><node name="GNSS_RXD_A" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W26"><node name="ANT_5V_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W25"><node name="GNSS_RXD_B" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P21"><node name="GNSS_RESET_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R26"><node name="GPS_LOS_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y26"><node name="CLK_1PPS_OUT" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y25"><node name="SRT_CLK_10M_UTC_ZR_IN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T26"><node name="P3V3_GPS_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P20"><node name="CLK_GNSS_FPGA_1_UTC_CON" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA26"><node name="RT5_M4_4_7_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AB26"><node name="RT6_M4_0_3_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R20"><node name="CLK_GNSS_FPGA_10M_UTC_CON" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R25"><node name="TOD_RS422_RXD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V25"><node name="TOD_RS422_TXD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U24"><node name="CLK_1_PPS_MUX_SEL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R24"><node name="TW_SILAB_103_RESET_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P23"><node name="SRT_IO_MI_SPARE3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AC25"><node name="SRT_IO_MI_SPARE2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD25"><node name="LED_SYNCE_RED_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R23"><node name="LED_SYNCE_GRN_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T24"><node name="LED_TIME_GRN_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AB25"><node name="LED_TIME_RED_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA24"><node name="LED_GNSS_RED_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T23"><node name="LED_GNSS_GRN_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T22"><node name="CLK_1_PPS_UTC_MIFPGA_IN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V24"><node name="RT6_M4_4_7_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V23"><node name="RT7_M4_0_3_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T21"><node name="CLK_CON_FPGA_10M_UTC_IN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U20"><node name="SRT_SFP40_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y24"><node name="I2C_SDA_SFP&lt;40&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y23"><node name="I2C_SDA_SFP&lt;41&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T19"><node name="SRT_SFP41_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U22"><node name="PCH_MIFPGA_PERST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AB24"><node name="SRT_SFP42_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AC24"><node name="P2V5RT1_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V22"><node name="CLK212M_BUF_CLK_SEL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W21"><node name="I2C_SDA_SFP&lt;42&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA23"><node name="DB_PGOOD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA22"><node name="P2V5RT2_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W20"><node name="RT7_M4_4_7_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V20"><node name="SRT_MI_CRCERR" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AC23"><node name="DB_PWR_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AC22"><node name="FPGA_SFP_LED_GRN_L&lt;33&gt;" /><opensCoverage>Full</opensCoverage>
</Pin>
<Pin name="U19"><node name="MIFPGA_INIT_DONE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W18"><node name="I2C_SDA_SFP&lt;1&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA21"><node name="SRT_SFP1_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AB22"><node name="SRT_SFP0_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V19"><node name="I2C_SDA_SFP&lt;0&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y19"><node name="SRT_SFP3_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AC19"><node name="I2C_SDA_SFP&lt;3&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AB19"><node name="I2C_SDA_SFP&lt;2&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y20"><node name="SRT_SFP2_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V17"><node name="I2C_SDA_SFP&lt;5&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE26"><node name="SRT_SFP5_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD26"><node name="SRT_SFP4_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V18"><node name="I2C_SDA_SFP&lt;4&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA18"><node name="SRT_SFP7_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF24"><node name="I2C_SDA_SFP&lt;7&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE25"><node name="I2C_SDA_SFP&lt;6&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y18"><node name="SRT_SFP6_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U16"><node name="I2C_SDA_SFP&lt;9&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF23"><node name="SRT_SFP9_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE24"><node name="SRT_SFP8_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U15"><node name="I2C_SDA_SFP&lt;8&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF16"><node name="SRT_SFP11_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE23"><node name="I2C_SDA_SFP&lt;11&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD23"><node name="I2C_SDA_SFP&lt;10&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF17"><node name="SRT_SFP10_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W17"><node name="I2C_SDA_SFP&lt;13&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD21"><node name="SRT_SFP13_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD22"><node name="SRT_SFP12_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W16"><node name="I2C_SDA_SFP&lt;12&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE15"><node name="SRT_SFP15_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD20"><node name="I2C_SDA_SFP&lt;15&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AC20"><node name="I2C_SDA_SFP&lt;14&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE16"><node name="SRT_SFP14_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U17"><node name="I2C_SDA_SFP&lt;17&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE21"><node name="SRT_SFP17_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE20"><node name="SRT_SFP16_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T17"><node name="I2C_SDA_SFP&lt;16&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AC17"><node name="SRT_SFP19_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF22"><node name="I2C_SDA_SFP&lt;19&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF21"><node name="I2C_SDA_SFP&lt;18&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AB17"><node name="SRT_SFP18_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W15"><node name="I2C_SDA_SFP&lt;21&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF19"><node name="SRT_SFP21_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE19"><node name="SRT_SFP20_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V15"><node name="I2C_SDA_SFP&lt;20&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD16"><node name="SRT_SFP23_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD18"><node name="I2C_SDA_SFP&lt;23&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AC18"><node name="I2C_SDA_SFP&lt;22&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD17"><node name="SRT_SFP22_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y16"><node name="I2C_SDA_SFP&lt;25&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF18"><node name="SRT_SFP25_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE18"><node name="SRT_SFP24_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y15"><node name="I2C_SDA_SFP&lt;24&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AB16"><node name="SRT_SFP27_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF14"><node name="I2C_SDA_SFP&lt;27&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE14"><node name="I2C_SDA_SFP&lt;26&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA16"><node name="SRT_SFP26_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V14"><node name="I2C_SDA_SFP&lt;29&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF13"><node name="SRT_SFP29_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE13"><node name="SRT_SFP28_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U14"><node name="I2C_SDA_SFP&lt;28&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AC15"><node name="SRT_SFP31_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AC13"><node name="I2C_SDA_SFP&lt;31&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AC14"><node name="I2C_SDA_SFP&lt;30&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AB15"><node name="SRT_SFP30_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V12"><node name="I2C_SDA_SFP&lt;33&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF12"><node name="SRT_SFP33_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF11"><node name="SRT_SFP32_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U12"><node name="I2C_SDA_SFP&lt;32&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y13"><node name="SRT_SFP35_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE10"><node name="I2C_SDA_SFP&lt;35&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD10"><node name="I2C_SDA_SFP&lt;34&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W12"><node name="SRT_SFP34_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W13"><node name="I2C_SDA_SFP&lt;37&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD12"><node name="SRT_SFP37_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD13"><node name="SRT_SFP36_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V13"><node name="I2C_SDA_SFP&lt;36&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA14"><node name="SRT_SFP39_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE11"><node name="I2C_SDA_SFP&lt;39&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD11"><node name="I2C_SDA_SFP&lt;38&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y14"><node name="SRT_SFP38_I2C_SCL_EDGE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P12"><node name="CLK_1PPS_RS422_RXD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF6"><node name="TOD_RS422_RXD_EN_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE6"><node name="TOD_RS422_TXD_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P11"><node name="CLK25M_MIFPGA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U11"><node name="RT2_M4_4_7_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF8"><node name="RT3_M4_0_3_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF7"><node name="SRT_CLK_MIFPGA_ZL_1PPS" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U10"><node name="CLK156M_BUF_CLK_SEL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P10"><node name="FPGA_LED_ENV_GRN_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF9"><node name="FPGA_LED_BCN_BLUE_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE9"><node name="DPLL_SYNCE_GPIO0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N10"><node name="DPLL_SYNCE_GPIO1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE8"><node name="FPGA_LED_STAT_RED_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V9"><node name="DPLL_SYNCE_GPIO2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V10"><node name="FPGA_LED_STAT_GRN_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD8"><node name="FPGA_LED_ENV_RED_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T12"><node name="RT4_M4_0_3_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y10"><node name="RT3_M4_4_7_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W10"><node name="SRT_MIFPGA_OK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T13"><node name="CLK125M_MIFPGA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AB11"><node name="P1V0RT_AVDD_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AC8"><node name="SILAB_TW_103_LOL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AC9"><node name="P1V0RT_DVDD_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AB12"><node name="RT4_M4_4_7_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T11"><node name="IO_MI_DATA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AC10"><node name="P1V0RT1_DVDD_PGOOD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AB10"><node name="SILAB_TW_103_INT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R11"><node name="P1V0RT1_AVDD_PGOOD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y11"><node name="RT5_M4_0_3_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U9"><node name="RC_P1V8_CPU_TRIM" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T9"><node name="P1V0RT2_DVDD_PGOOD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W11"><node name="P1V0RT2_AVDD_PGOOD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R8"><node name="TEMPSENSE_ALERT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD6"><node name="1PPS_RS422_RXD_EN_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD7"><node name="MIFPGA_CPU_INT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P8"><node name="1PPS_RS422_TXD_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R10"><node name="SRT_DPLL_SCL_SYNCE_SPI_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA7"><node name="RT1_M4_0_3_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y8"><node name="PMBUS_ALERT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R9"><node name="CLK156M_RTM_BUF_CLK_SEL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AB6"><node name="SRT_MIFPGA_I2C0_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA6"><node name="DPLL_SDA_SYNCE_SPI_MOSI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y9"><node name="MIFPGA_I2C0_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T7"><node name="RT2_M4_0_3_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U7"><node name="RT1_M4_4_7_SYNCE_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V8"><node name="ANT_5V_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T8"><node name="P3V3_GPS_PG" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
