Start time: 17:32:37 on Jun 29,2025
qverilog testbench.v 
-- Compiling module encoder
-- Compiling module decoder
-- Compiling module testbench

Top level modules:
	testbench
# vsim -lib work work.testbench -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.testbench(fast)
# run -all
# i3=0 i2=0 i1=1 i0=0 y1=0 y0=1 a3=0 a2=0 a1=1 a0=0
# i3=0 i2=1 i1=0 i0=0 y1=1 y0=0 a3=0 a2=1 a1=0 a0=0
# i3=1 i2=0 i1=0 i0=0 y1=1 y0=1 a3=1 a2=0 a1=0 a0=0
#  quit -f
# End time: 17:32:40 on Jun 29,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
