Simulator report for reg_file_rv32i
Wed Nov 05 14:36:19 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Simulation Signal Activity
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------+
; Simulator Summary ;
+------+------------+
; Type ; Value      ;
+------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                              ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Option                                                                                     ; Setting            ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Simulation mode                                                                            ; Timing             ; Timing        ;
; Start time                                                                                 ; 0 ns               ; 0 ns          ;
; Simulation results format                                                                  ; CVWF               ;               ;
; Vector input source                                                                        ; reg_file_tb.vcd    ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                 ; On            ;
; Check outputs                                                                              ; Off                ; Off           ;
; Report simulation coverage                                                                 ; On                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                ; Off           ;
; Detect glitches                                                                            ; Off                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                ; Off           ;
; Generate Signal Activity File                                                              ; On                 ; Off           ;
; Signal Activity File output destination                                                    ; reg_file_rv32i.saf ;               ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; On                 ; Off           ;
; VCD File for PowerPlay Power Analyzer output destination                                   ; reg_file_rv32i.vcd ;               ;
; Group bus channels in simulation results                                                   ; Off                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto               ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------------------------+
; Simulation Signal Activity                                                                                       ;
+-----------+------------------+------------------+--------------+--------------------+----------------------------+
; Node Name ; Output Port Name ; Output Port Type ; Toggle Count ; VCC Value Duration ; X (Unknown) Value Duration ;
+-----------+------------------+------------------+--------------+--------------------+----------------------------+


+------------------+
; Coverage Summary ;
+------+-----------+
; Type ; Value     ;
+------+-----------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------+
; Complete 1/0-Value Coverage                     ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------+
; Missing 1-Value Coverage                        ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------+
; Missing 0-Value Coverage                        ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 05 14:36:18 2025
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off reg_file_rv32i -c reg_file_rv32i
Info: Using vector source file "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas4/reg_file_tb.vcd"
Warning: Ignored Overwrite simulation input file with simulation results option - valid only for Vector Waveform Files or Vector Table Files
Error: Syntax error encountered in vector source file D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas4/reg_file_tb.vcd, line 38, found text "$end" File: D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas4/reg_file_tb.vcd Line: 38
Error: Quartus II Simulator was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 171 megabytes
    Error: Processing ended: Wed Nov 05 14:36:19 2025
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


