/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/mux4_NbitTMR.v                                                                *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 03/04/2022 20:08:54                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/triplicated/mopshub_top_canakari_ftrim/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: mux4_Nbit.v                                                                            *
 *           Git SHA           : File not in git repository!                                        *
 *           Modification time : 2022-03-28 18:40:32                                                *
 *           File Size         : 1068                                                               *
 *           MD5 hash          : bc9d210ca9bfa1acadd0ed036321a053                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module mux4_NbitTMR(
  input wire [7:0] data0A ,
  input wire [7:0] data0B ,
  input wire [7:0] data0C ,
  input wire [7:0] data1A ,
  input wire [7:0] data1B ,
  input wire [7:0] data1C ,
  input wire [7:0] data2A ,
  input wire [7:0] data2B ,
  input wire [7:0] data2C ,
  input wire [7:0] data3A ,
  input wire [7:0] data3B ,
  input wire [7:0] data3C ,
  input wire [1:0] selA ,
  input wire [1:0] selB ,
  input wire [1:0] selC ,
  output wire [7:0] data_outA ,
  output wire [7:0] data_outB ,
  output wire [7:0] data_outC ,
  input wire [7:0] def_valueA ,
  input wire [7:0] def_valueB ,
  input wire [7:0] def_valueC 
);
reg  [7:0] data_out_regA ;
reg  [7:0] data_out_regB ;
reg  [7:0] data_out_regC ;
assign data_outA =  data_out_regA;
assign data_outB =  data_out_regB;
assign data_outC =  data_out_regC;

always @( data0A or data1A or data2A or data3A or selA )
  begin
    case (selA)
      2'b00 : 
        begin
          data_out_regA =  data0A;
        end
      2'b01 : 
        begin
          data_out_regA =  data1A;
        end
      2'b10 : 
        begin
          data_out_regA =  data2A;
        end
      2'b11 : 
        begin
          data_out_regA =  data3A;
        end
      default data_out_regA =  def_valueA; 
    endcase
  end

always @( data0B or data1B or data2B or data3B or selB )
  begin
    case (selB)
      2'b00 : 
        begin
          data_out_regB =  data0B;
        end
      2'b01 : 
        begin
          data_out_regB =  data1B;
        end
      2'b10 : 
        begin
          data_out_regB =  data2B;
        end
      2'b11 : 
        begin
          data_out_regB =  data3B;
        end
      default data_out_regB =  def_valueB; 
    endcase
  end

always @( data0C or data1C or data2C or data3C or selC )
  begin
    case (selC)
      2'b00 : 
        begin
          data_out_regC =  data0C;
        end
      2'b01 : 
        begin
          data_out_regC =  data1C;
        end
      2'b10 : 
        begin
          data_out_regC =  data2C;
        end
      2'b11 : 
        begin
          data_out_regC =  data3C;
        end
      default data_out_regC =  def_valueC; 
    endcase
  end
endmodule

