{
    "city": "Gujarat, India",
    "position": "Software Development Engineer II (VIP RnD) at Cadence Design Systems",
    "experience": [
        {
            "title": "Cadence Design Systems",
            "location": "India",
            "description_html": null,
            "duration": "4 years",
            "positions": [
                {
                    "subtitle": "Cadence Design Systems",
                    "meta": "Jul 2023 - Present 1 year 6 months",
                    "duration": "Jul 2023 - Present 1 year 6 months",
                    "start_date": "Jul 2023",
                    "end_date": "Present",
                    "duration_short": "1 year 6 months",
                    "title": "Software Engineer II (VIP RnD)",
                    "description_html": null
                },
                {
                    "subtitle": "Cadence Design Systems",
                    "meta": "Jun 2021 - Jul 2023 2 years 2 months",
                    "duration": "Jun 2021 Jul 2023 2 years 2 months",
                    "start_date": "Jun 2021",
                    "end_date": "Jul 2023",
                    "duration_short": "2 years 2 months",
                    "title": "Software Engineer 1 (VIP RnD)",
                    "description_html": null
                },
                {
                    "subtitle": "Cadence Design Systems",
                    "meta": "Jan 2021 - May 2021 5 months",
                    "duration": "Jan 2021 May 2021 5 months",
                    "start_date": "Jan 2021",
                    "end_date": "May 2021",
                    "duration_short": "5 months",
                    "title": "Software Engineering Intern",
                    "description_html": null
                }
            ],
            "company": "Cadence Design Systems",
            "company_id": "cadence",
            "url": "",
            "company_logo_url": null
        },
        {
            "title": "Summer Intern",
            "location": "Pamplona, Chartered Community of Navarre, Spain",
            "description": "Honoured to have gotten an opportunity to work under the able guidance of Dr. Jorge Teniente Vallinas of UPNA, Spain in the field of Antenna Design and Communications.",
            "description_html": "Honoured to have gotten an opportunity to work under the able guidance of Dr. Jorge Teniente Vallinas of UPNA, Spain in the field of Antenna Design and Communications. <!---->",
            "duration": "Jun 2020 Aug 2020 3 months",
            "start_date": "Jun 2020",
            "end_date": "Aug 2020",
            "duration_short": "3 months",
            "company": "Universidad PÃºblica de Navarra",
            "url": "",
            "company_logo_url": ""
        }
    ],
    "education": [
        {
            "title": "Nirma University, Ahmedabad, Gujarat, India",
            "degree": "Bachelor of Technology - BTech",
            "field": "Electrical, Electronics and Communications Engineering",
            "url": "",
            "start_year": "2017",
            "end_year": "2021",
            "description": null,
            "description_html": null,
            "institute_logo_url": ""
        },
        {
            "title": "D.A.V Public School",
            "start_year": "2015",
            "end_year": "2017",
            "description": "senior secondary education",
            "description_html": "senior secondary education <!---->",
            "institute_logo_url": ""
        },
        {
            "title": "Sanskar Vidya Bhavan, Bharuch",
            "degree": "high school",
            "start_year": "2010",
            "end_year": "2015",
            "description": null,
            "description_html": null,
            "institute_logo_url": ""
        }
    ],
    "courses": null,
    "certifications": [
        {
            "meta": "Issued Apr 2021See credential",
            "subtitle": "Cadence Design Systems",
            "title": "SystemVerilog Accelerated Verification with UVM v1.2.5 Exam"
        },
        {
            "meta": "Issued Apr 2021See credential",
            "subtitle": "Cadence Design Systems",
            "title": "SystemVerilog for Design and Verification v20.6 Exam"
        },
        {
            "meta": "Issued Feb 2020Credential ID GDFXQZXVUUVGSee credential",
            "subtitle": "Coursera",
            "title": "Machine Learning"
        },
        {
            "meta": "Issued Jul 2019Credential ID 17BEC049",
            "subtitle": "Institute of Technology, Nirma University",
            "title": "Introduction to Computer Vision"
        }
    ],
    "current_company_name": "Cadence Design Systems",
    "publications": null,
    "patents": null,
    "projects": "[{\"title\":\"Radio Link Budget Calculator Tool\",\"start_date\":\"Jun 2020\",\"end_date\":\"Aug 2020\",\"description\":\"Untill Now, the tools related to Link Budget calculation available online sources were only concerned with the losses associated to the antenna structure and alignment. The tool developed by me, also takes into account the attenuation caused due to atmospheric conditions like presence of various gases, humidity and rain rate of a particular region. The tool calculates the link budget up to the frequencies of 1 THz for terrestrial as well as satellite modes of cmmunication.\"},{},{\"title\":\"Stabilization of Jittery videos\",\"start_date\":\"Jan 2020\",\"end_date\":\"May 2020\",\"description\":\"The procedure implemented by us takes the various algorithms like Harris Feature detection algorithm, RANSAC, affine and s-R-t transform into account to dampen low-to-high frequency jitters from a video captured from a jittery platform using the MATLAB platform\"},{},{\"title\":\"Elevator Control on FPGA\",\"start_date\":\"Jan 2020\",\"end_date\":\"Apr 2020\",\"description\":\"The FSM concepts of Moore and Mealy machines were compared by the practical implementation of an elevator control on the FPGA coded by Verilog HDL\"},{},{\"title\":\"Bidirectional Visitor Counter using Intel 8051\",\"start_date\":\"Oct 2019\",\"end_date\":\"Dec 2019\",\"description\":\"The characteristics of an LM358 op-amp as a comparator was exploited to implement a 8051 driven LCD display to count the number of people coming and leaving from a venue by using two pairs of IR sensors\"},{},{\"title\":\"Reed-Solomon Coding Performance Analysis \",\"start_date\":\"Oct 2019\",\"end_date\":\"Dec 2019\"},{},{\"title\":\"Wavelet Analysis of Brain Signal Data\",\"start_date\":\"Aug 2019\",\"end_date\":\"Dec 2019\"},{},{\"title\":\"Blind Audio Source Separation for Auditory Scene Analysis\",\"start_date\":\"Jul 2019\",\"end_date\":\"Dec 2019\",\"description\":\"The two algorithmic approaches of Independent Component Analysis and Time Frequency Masking were compared in order to analyse their performance in separating the voice signals of individual speakers from the audio recorded in a noisy and crowded environment. We then applied the Wiener Filtering method on the processed audio in order to increase its intelligibility.\"},{}]",
    "honors_and_awards": null
}