Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Clk_gen_pll_clk_wiz
Compiling module xil_defaultlib.Clk_gen_pll
Compiling module xil_defaultlib.BPSK_LMS
Compiling module xil_defaultlib.BPSK_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BPSK_test_behav
