[INF:CM0023] Creating log file ../../build/regression/AssignRhsFlat/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<111> s<110> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:1> el<1:7>
n<dut> u<2> t<StringConst> p<5> s<4> l<1:8> el<1:11>
n<> u<3> t<Port> p<4> l<1:12> el<1:12>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:11> el<1:13>
n<> u<5> t<Module_nonansi_header> p<108> c<1> s<48> l<1:1> el<1:14>
n<> u<6> t<Struct_keyword> p<7> l<2:9> el<2:15>
n<> u<7> t<Struct_union> p<39> c<6> s<14> l<2:9> el<2:15>
n<> u<8> t<IntegerAtomType_Int> p<9> l<3:3> el<3:6>
n<> u<9> t<Data_type> p<10> c<8> l<3:3> el<3:6>
n<> u<10> t<Data_type_or_void> p<14> c<9> s<13> l<3:3> el<3:6>
n<A> u<11> t<StringConst> p<12> l<3:7> el<3:8>
n<> u<12> t<Variable_decl_assignment> p<13> c<11> l<3:7> el<3:8>
n<> u<13> t<List_of_variable_decl_assignments> p<14> c<12> l<3:7> el<3:8>
n<> u<14> t<Struct_union_member> p<39> c<10> s<38> l<3:3> el<3:9>
n<> u<15> t<Struct_keyword> p<16> l<4:3> el<4:9>
n<> u<16> t<Struct_union> p<31> c<15> s<23> l<4:3> el<4:9>
n<> u<17> t<IntVec_TypeLogic> p<18> l<5:5> el<5:10>
n<> u<18> t<Data_type> p<19> c<17> l<5:5> el<5:10>
n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<5:5> el<5:10>
n<B> u<20> t<StringConst> p<21> l<5:11> el<5:12>
n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<5:11> el<5:12>
n<> u<22> t<List_of_variable_decl_assignments> p<23> c<21> l<5:11> el<5:12>
n<> u<23> t<Struct_union_member> p<31> c<19> s<30> l<5:5> el<5:13>
n<> u<24> t<IntegerAtomType_Int> p<25> l<6:5> el<6:8>
n<> u<25> t<Data_type> p<26> c<24> l<6:5> el<6:8>
n<> u<26> t<Data_type_or_void> p<30> c<25> s<29> l<6:5> el<6:8>
n<C> u<27> t<StringConst> p<28> l<6:9> el<6:10>
n<> u<28> t<Variable_decl_assignment> p<29> c<27> l<6:9> el<6:10>
n<> u<29> t<List_of_variable_decl_assignments> p<30> c<28> l<6:9> el<6:10>
n<> u<30> t<Struct_union_member> p<31> c<26> l<6:5> el<6:11>
n<> u<31> t<Data_type> p<32> c<16> l<4:3> el<7:4>
n<> u<32> t<Data_type_or_void> p<38> c<31> s<37> l<4:3> el<7:4>
n<BC1> u<33> t<StringConst> p<34> l<7:5> el<7:8>
n<> u<34> t<Variable_decl_assignment> p<37> c<33> s<36> l<7:5> el<7:8>
n<BC2> u<35> t<StringConst> p<36> l<7:10> el<7:13>
n<> u<36> t<Variable_decl_assignment> p<37> c<35> l<7:10> el<7:13>
n<> u<37> t<List_of_variable_decl_assignments> p<38> c<34> l<7:5> el<7:13>
n<> u<38> t<Struct_union_member> p<39> c<32> l<4:3> el<7:14>
n<> u<39> t<Data_type> p<41> c<7> s<40> l<2:9> el<8:2>
n<ABC> u<40> t<StringConst> p<41> l<8:3> el<8:6>
n<> u<41> t<Type_declaration> p<42> c<39> l<2:1> el<8:7>
n<> u<42> t<Data_declaration> p<43> c<41> l<2:1> el<8:7>
n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<2:1> el<8:7>
n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<2:1> el<8:7>
n<> u<45> t<Module_common_item> p<46> c<44> l<2:1> el<8:7>
n<> u<46> t<Module_or_generate_item> p<47> c<45> l<2:1> el<8:7>
n<> u<47> t<Non_port_module_item> p<48> c<46> l<2:1> el<8:7>
n<> u<48> t<Module_item> p<108> c<47> s<56> l<2:1> el<8:7>
n<ABC> u<49> t<StringConst> p<50> l<10:1> el<10:4>
n<> u<50> t<Interface_identifier> p<54> c<49> s<53> l<10:1> el<10:4>
n<test> u<51> t<StringConst> p<52> l<10:5> el<10:9>
n<> u<52> t<Interface_identifier> p<53> c<51> l<10:5> el<10:9>
n<> u<53> t<List_of_interface_identifiers> p<54> c<52> l<10:5> el<10:9>
n<> u<54> t<Interface_port_declaration> p<55> c<50> l<10:1> el<10:9>
n<> u<55> t<Port_declaration> p<56> c<54> l<10:1> el<10:9>
n<> u<56> t<Module_item> p<108> c<55> s<107> l<10:1> el<10:10>
n<test> u<57> t<StringConst> p<58> l<12:8> el<12:12>
n<> u<58> t<Ps_or_hierarchical_identifier> p<61> c<57> s<60> l<12:8> el<12:12>
n<> u<59> t<Constant_bit_select> p<60> l<12:13> el<12:13>
n<> u<60> t<Constant_select> p<61> c<59> l<12:13> el<12:13>
n<> u<61> t<Net_lvalue> p<101> c<58> s<100> l<12:8> el<12:12>
n<BC1> u<62> t<StringConst> p<63> l<12:17> el<12:20>
n<> u<63> t<Structure_pattern_key> p<97> c<62> s<75> l<12:17> el<12:20>
n<> u<64> t<Number_1Tickb1> p<65> l<12:24> el<12:28>
n<> u<65> t<Primary_literal> p<66> c<64> l<12:24> el<12:28>
n<> u<66> t<Primary> p<67> c<65> l<12:24> el<12:28>
n<> u<67> t<Expression> p<72> c<66> s<71> l<12:24> el<12:28>
n<1> u<68> t<IntConst> p<69> l<12:30> el<12:31>
n<> u<69> t<Primary_literal> p<70> c<68> l<12:30> el<12:31>
n<> u<70> t<Primary> p<71> c<69> l<12:30> el<12:31>
n<> u<71> t<Expression> p<72> c<70> l<12:30> el<12:31>
n<> u<72> t<Assignment_pattern> p<73> c<67> l<12:22> el<12:32>
n<> u<73> t<Assignment_pattern_expression> p<74> c<72> l<12:22> el<12:32>
n<> u<74> t<Primary> p<75> c<73> l<12:22> el<12:32>
n<> u<75> t<Expression> p<97> c<74> s<80> l<12:22> el<12:32>
n<> u<76> t<IntegerAtomType_Int> p<77> l<12:34> el<12:37>
n<> u<77> t<Integer_type> p<78> c<76> l<12:34> el<12:37>
n<> u<78> t<Simple_type> p<79> c<77> l<12:34> el<12:37>
n<> u<79> t<Assignment_pattern_key> p<80> c<78> l<12:34> el<12:37>
n<> u<80> t<Structure_pattern_key> p<97> c<79> s<84> l<12:34> el<12:37>
n<0> u<81> t<IntConst> p<82> l<12:39> el<12:40>
n<> u<82> t<Primary_literal> p<83> c<81> l<12:39> el<12:40>
n<> u<83> t<Primary> p<84> c<82> l<12:39> el<12:40>
n<> u<84> t<Expression> p<97> c<83> s<86> l<12:39> el<12:40>
n<BC2> u<85> t<StringConst> p<86> l<12:42> el<12:45>
n<> u<86> t<Structure_pattern_key> p<97> c<85> s<96> l<12:42> el<12:45>
n<> u<87> t<Assignment_pattern_key> p<88> l<12:49> el<12:56>
n<> u<88> t<Structure_pattern_key> p<93> c<87> s<92> l<12:49> el<12:56>
n<0> u<89> t<IntConst> p<90> l<12:58> el<12:59>
n<> u<90> t<Primary_literal> p<91> c<89> l<12:58> el<12:59>
n<> u<91> t<Primary> p<92> c<90> l<12:58> el<12:59>
n<> u<92> t<Expression> p<93> c<91> l<12:58> el<12:59>
n<> u<93> t<Assignment_pattern> p<94> c<88> l<12:47> el<12:60>
n<> u<94> t<Assignment_pattern_expression> p<95> c<93> l<12:47> el<12:60>
n<> u<95> t<Primary> p<96> c<94> l<12:47> el<12:60>
n<> u<96> t<Expression> p<97> c<95> l<12:47> el<12:60>
n<> u<97> t<Assignment_pattern> p<98> c<63> l<12:15> el<12:61>
n<> u<98> t<Assignment_pattern_expression> p<99> c<97> l<12:15> el<12:61>
n<> u<99> t<Primary> p<100> c<98> l<12:15> el<12:61>
n<> u<100> t<Expression> p<101> c<99> l<12:15> el<12:61>
n<> u<101> t<Net_assignment> p<102> c<61> l<12:8> el<12:61>
n<> u<102> t<List_of_net_assignments> p<103> c<101> l<12:8> el<12:61>
n<> u<103> t<Continuous_assign> p<104> c<102> l<12:1> el<12:62>
n<> u<104> t<Module_common_item> p<105> c<103> l<12:1> el<12:62>
n<> u<105> t<Module_or_generate_item> p<106> c<104> l<12:1> el<12:62>
n<> u<106> t<Non_port_module_item> p<107> c<105> l<12:1> el<12:62>
n<> u<107> t<Module_item> p<108> c<106> l<12:1> el<12:62>
n<> u<108> t<Module_declaration> p<109> c<5> l<1:1> el<13:10>
n<> u<109> t<Description> p<110> c<108> l<1:1> el<13:10>
n<> u<110> t<Source_text> p<111> c<109> l<1:1> el<13:10>
n<> u<111> t<Top_level_rule> l<1:1> el<15:1>
[WRN:PA0205] dut.sv:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/AssignRhsFlat/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/AssignRhsFlat/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/AssignRhsFlat/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:13:10, parent:work@dut
  |vpiFullName:work@dut
  |vpiTypedef:
  \_struct_typespec: (ABC), line:2:9, endln:2:15, parent:work@dut
    |vpiName:ABC
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:13:10, parent:work@dut
    |vpiTypespecMember:
    \_typespec_member: (A), line:3:7, endln:3:8, parent:ABC
      |vpiName:A
      |vpiTypespec:
      \_int_typespec: , line:3:3, endln:3:6
        |vpiSigned:1
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:6
    |vpiTypespecMember:
    \_typespec_member: (BC1), line:7:5, endln:7:8, parent:ABC
      |vpiName:BC1
      |vpiTypespec:
      \_struct_typespec: , line:4:3, endln:4:9
        |vpiTypespecMember:
        \_typespec_member: (B), line:5:11, endln:5:12
          |vpiName:B
          |vpiTypespec:
          \_logic_typespec: , line:5:5, endln:5:10
          |vpiRefFile:dut.sv
          |vpiRefLineNo:5
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:5
          |vpiRefEndColumnNo:10
        |vpiTypespecMember:
        \_typespec_member: (C), line:6:9, endln:6:10
          |vpiName:C
          |vpiTypespec:
          \_int_typespec: , line:6:5, endln:6:8
            |vpiSigned:1
          |vpiRefFile:dut.sv
          |vpiRefLineNo:6
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:6
          |vpiRefEndColumnNo:8
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:4
    |vpiTypespecMember:
    \_typespec_member: (BC2), line:7:10, endln:7:13, parent:ABC
      |vpiName:BC2
      |vpiTypespec:
      \_struct_typespec: , line:4:3, endln:4:9
        |vpiTypespecMember:
        \_typespec_member: (B), line:5:11, endln:5:12
          |vpiName:B
          |vpiTypespec:
          \_logic_typespec: , line:5:5, endln:5:10
          |vpiRefFile:dut.sv
          |vpiRefLineNo:5
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:5
          |vpiRefEndColumnNo:10
        |vpiTypespecMember:
        \_typespec_member: (C), line:6:9, endln:6:10
          |vpiName:C
          |vpiTypespec:
          \_int_typespec: , line:6:5, endln:6:8
            |vpiSigned:1
          |vpiRefFile:dut.sv
          |vpiRefLineNo:6
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:6
          |vpiRefEndColumnNo:8
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:4
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.test), line:10:5, endln:10:9, parent:work@dut
    |vpiName:test
    |vpiFullName:work@dut.test
  |vpiContAssign:
  \_cont_assign: , line:12:8, endln:12:61, parent:work@dut
    |vpiRhs:
    \_operation: , line:12:15, endln:12:61
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:12:22, endln:12:32
        |vpiPattern:
        \_operation: , line:12:22, endln:12:32
          |vpiOpType:75
          |vpiOperand:
          \_constant: , line:12:24, endln:12:28
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
          |vpiOperand:
          \_constant: , line:12:30, endln:12:31
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiTypespec:
        \_string_typespec: (BC1), line:12:17, endln:12:20
          |vpiName:BC1
      |vpiOperand:
      \_tagged_pattern: , line:12:39, endln:12:40
        |vpiPattern:
        \_constant: , line:12:39, endln:12:40
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypespec:
        \_int_typespec: , line:12:34, endln:12:37
          |vpiSigned:1
      |vpiOperand:
      \_tagged_pattern: , line:12:47, endln:12:60
        |vpiPattern:
        \_operation: , line:12:47, endln:12:60
          |vpiOpType:75
          |vpiOperand:
          \_tagged_pattern: , line:12:58, endln:12:59
            |vpiPattern:
            \_constant: , line:12:58, endln:12:59
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiTypespec:
            \_string_typespec: (default), line:12:49, endln:12:56
              |vpiName:default
        |vpiTypespec:
        \_string_typespec: (BC2), line:12:42, endln:12:45
          |vpiName:BC2
    |vpiLhs:
    \_ref_obj: (work@dut.test), line:12:8, endln:12:12
      |vpiName:test
      |vpiFullName:work@dut.test
      |vpiActual:
      \_struct_var: (work@dut.test), line:10:5, endln:10:9, parent:work@dut
        |vpiTypespec:
        \_struct_typespec: (ABC), line:2:9, endln:2:15, parent:work@dut
        |vpiName:test
        |vpiFullName:work@dut.test
        |vpiVisibility:1
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:13:10
  |vpiName:work@dut
  |vpiVariables:
  \_struct_var: (work@dut.test), line:10:5, endln:10:9, parent:work@dut
  |vpiTypedef:
  \_struct_typespec: (ABC), line:2:9, endln:2:15, parent:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:12:8, endln:12:61, parent:work@dut
    |vpiRhs:
    \_operation: , line:12:15, endln:12:61
      |vpiOpType:75
      |vpiFlattened:1
      |vpiOperand:
      \_constant: , line:12:39, endln:12:40
      |vpiOperand:
      \_operation: , line:12:22, endln:12:32
      |vpiOperand:
      \_operation: 
        |vpiOpType:33
        |vpiOperand:
        \_constant: , line:12:58, endln:12:59
        |vpiOperand:
        \_constant: , line:12:58, endln:12:59
    |vpiLhs:
    \_ref_obj: (work@dut.test), line:12:8, endln:12:12
      |vpiName:test
      |vpiFullName:work@dut.test
      |vpiActual:
      \_struct_var: (work@dut.test), line:10:5, endln:10:9, parent:work@dut
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/AssignRhsFlat/dut.sv | ${SURELOG_DIR}/build/regression/AssignRhsFlat/roundtrip/dut_000.sv | 5 | 13 | 

