$comment
	File created using the following command:
		vcd file serialEncoder.msim.vcd -direction
$end
$date
	Tue Nov  8 18:33:23 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module controlunit_vhd_vec_tst $end
$var wire 1 ! add [2] $end
$var wire 1 " add [1] $end
$var wire 1 # add [0] $end
$var wire 1 $ clk $end
$var wire 1 % clkO $end
$var wire 1 & kVals [7] $end
$var wire 1 ' kVals [6] $end
$var wire 1 ( kVals [5] $end
$var wire 1 ) kVals [4] $end
$var wire 1 * kVals [3] $end
$var wire 1 + kVals [2] $end
$var wire 1 , kVals [1] $end
$var wire 1 - kVals [0] $end
$var wire 1 . nGRst $end
$var wire 1 / nRst $end
$var wire 1 0 nSetO $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var wire 1 4 devoe $end
$var wire 1 5 devclrn $end
$var wire 1 6 devpor $end
$var wire 1 7 ww_devoe $end
$var wire 1 8 ww_devclrn $end
$var wire 1 9 ww_devpor $end
$var wire 1 : ww_nGRst $end
$var wire 1 ; ww_clk $end
$var wire 1 < ww_add [2] $end
$var wire 1 = ww_add [1] $end
$var wire 1 > ww_add [0] $end
$var wire 1 ? ww_kVals [7] $end
$var wire 1 @ ww_kVals [6] $end
$var wire 1 A ww_kVals [5] $end
$var wire 1 B ww_kVals [4] $end
$var wire 1 C ww_kVals [3] $end
$var wire 1 D ww_kVals [2] $end
$var wire 1 E ww_kVals [1] $end
$var wire 1 F ww_kVals [0] $end
$var wire 1 G ww_nRst $end
$var wire 1 H ww_nSetO $end
$var wire 1 I ww_clkO $end
$var wire 1 J \kVals[0]~output_o\ $end
$var wire 1 K \kVals[1]~output_o\ $end
$var wire 1 L \kVals[2]~output_o\ $end
$var wire 1 M \kVals[3]~output_o\ $end
$var wire 1 N \kVals[4]~output_o\ $end
$var wire 1 O \kVals[5]~output_o\ $end
$var wire 1 P \kVals[6]~output_o\ $end
$var wire 1 Q \kVals[7]~output_o\ $end
$var wire 1 R \nRst~output_o\ $end
$var wire 1 S \nSetO~output_o\ $end
$var wire 1 T \clkO~output_o\ $end
$var wire 1 U \add[2]~input_o\ $end
$var wire 1 V \add[0]~input_o\ $end
$var wire 1 W \add[1]~input_o\ $end
$var wire 1 X \cMem|prog~0_combout\ $end
$var wire 1 Y \cMem|prog~1_combout\ $end
$var wire 1 Z \cMem|prog~2_combout\ $end
$var wire 1 [ \cMem|prog~3_combout\ $end
$var wire 1 \ \cMem|prog~4_combout\ $end
$var wire 1 ] \cMem|prog~5_combout\ $end
$var wire 1 ^ \cMem|prog~6_combout\ $end
$var wire 1 _ \nGRst~input_o\ $end
$var wire 1 ` \clk~input_o\ $end
$var wire 1 a \nad2|Y~0_combout\ $end
$var wire 1 b \nord|Y~0_combout\ $end
$var wire 1 c \ALT_INV_add[2]~input_o\ $end
$var wire 1 d \nord|ALT_INV_Y~0_combout\ $end
$var wire 1 e \nad2|ALT_INV_Y~0_combout\ $end
$var wire 1 f \cMem|ALT_INV_prog~3_combout\ $end
$var wire 1 g \cMem|ALT_INV_prog~6_combout\ $end
$var wire 1 h \cMem|ALT_INV_prog~1_combout\ $end
$var wire 1 i \cMem|ALT_INV_prog~5_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0%
0.
1/
10
01
12
x3
14
15
16
17
18
19
0:
0;
1G
1H
0I
0J
1K
0L
1M
0N
1O
0P
1Q
1R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
1^
0_
0`
0a
1b
1c
0d
1e
1f
0g
1h
1i
0!
0"
0#
0<
0=
0>
1?
0@
1A
0B
1C
0D
1E
0F
1&
0'
1(
0)
1*
0+
1,
0-
$end
#10000
1$
1;
1`
1a
0e
0R
0S
0G
0H
0/
00
#20000
0$
1#
1.
0;
1>
1:
1_
1V
0`
1Y
1Z
1]
0^
0a
1e
1g
0i
0h
1L
0K
0O
1P
1R
1S
1D
0E
0A
1@
1G
1H
1+
0,
0(
1'
1/
10
#30000
1$
1;
1`
1a
0e
0R
0S
0G
0H
0/
00
#40000
0$
0#
1"
0;
0>
1=
1W
0V
0`
0Z
1[
1\
0]
0a
1e
1i
0f
1N
0L
0M
1O
1R
1S
1B
0D
0C
1A
1G
1H
0+
1)
0*
1(
1/
10
#50000
1$
1;
1`
#60000
0$
1#
0;
1>
1V
0`
1X
0Y
1Z
0[
1f
1h
1L
1J
1K
1M
1D
1F
1E
1C
1-
1+
1,
1*
#70000
1$
1;
1`
#80000
0$
0#
0"
1!
0;
0>
0=
1<
1U
0W
0V
0`
0c
0X
1Y
0Z
1[
0\
1]
1^
0b
1d
0g
0i
0f
0h
0Q
0N
0L
0J
0?
0K
0M
0O
0P
1T
0B
0D
0F
0&
0E
0C
0A
0@
1I
0-
0+
0)
0,
0*
0(
0'
1%
#90000
1$
1;
1`
1b
0d
0T
0I
0%
#100000
0$
1#
0;
1>
1V
0`
#110000
1$
1;
1`
#120000
0$
0#
1"
0;
0>
1=
1W
0V
0`
#130000
1$
1;
1`
#140000
0$
1#
0;
1>
1V
0`
#150000
1$
1;
1`
#160000
0$
0#
0"
0!
0;
0>
0=
0<
0U
0W
0V
0`
1c
0Y
0[
0]
1i
1f
1h
1Q
1?
1K
1M
1O
1&
1E
1C
1A
1,
1*
1(
#170000
1$
1;
1`
#180000
0$
0;
0`
#190000
1$
1;
1`
#200000
