D:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/HW5_16Bit_Adder/src/rca8.v {1 {vlog -work HW5_16Bit_adder -stats=none D:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/HW5_16Bit_Adder/src/rca8.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module rca8

Top level modules:
	rca8

} {} {}} D:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/HW5_16Bit_Adder/src/rca16_tb.v {1 {vlog -work HW5_16Bit_adder -stats=none D:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/HW5_16Bit_Adder/src/rca16_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module rca16_tb

Top level modules:
	rca16_tb

} {} {}} D:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/HW5_16Bit_Adder/src/fa.v {1 {vlog -work HW5_16Bit_adder -stats=none D:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/HW5_16Bit_Adder/src/fa.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fa

Top level modules:
	fa

} {} {}} D:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/HW5_16Bit_Adder/src/rca16.v {1 {vlog -work HW5_16Bit_adder -stats=none D:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/HW5_16Bit_Adder/src/rca16.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module rca16

Top level modules:
	rca16

} {} {}}
