(S (NP (DT This) (NN work)) (VP (VBZ reports) (NP (NP (DT a) (JJ compact) (JJ behavioral) (NN model)) (PP (IN for) (NP (JJ gated-synaptic) (NN memory))))) (. .))
(S (NP (DT The) (NN model)) (VP (VBZ is) (VP (VBN developed) (PP (IN in) (NP (NNP Verilog-A))) (PP (IN for) (NP (NP (JJ easy) (NN integration)) (PP (IN into) (NP (NP (JJ computer-aided) (NN design)) (PP (IN of) (NP (NP (JJ neuromorphic) (NNS circuits)) (VP (VBG using) (NP (VBG emerging) (NN memory))))))))))) (. .))
(S (NP (DT The) (NN model)) (VP (VP (VBZ encompasses) (NP (NP (JJ various) (NNS forms)) (PP (IN of) (NP (JJ gated) (NNS synapses)))) (PP (IN within) (NP (DT a) (JJ single) (NN framework)))) (CC and) (VP (VBZ is) (RB not) (ADJP (VBN restricted) (PP (TO to) (NP (RB only) (DT a) (JJ single) (NN type)))))) (. .))
(S (NP (NP (DT The) (JJ behavioral) (NN theory)) (PP (IN of) (NP (DT the) (NN model)))) (VP (VBZ is) (VP (VBN described) (PP (IN in) (NP (NN detail))) (PP (IN along) (PP (IN with) (NP (NP (DT a) (JJ full) (NN list)) (PP (IN of) (NP (DT the) (NN default) (NN parameter) (NNS settings)))))))) (. .))
(S (NP (DT The) (NN model)) (VP (VBZ includes) (NP (NP (NNS parameters)) (PP (JJ such) (IN as) (NP (NP (NP (DT a) (NN device) (POS 's)) (JJ ideal) (NN set) (NN time)) (, ,) (NP (JJ threshold) (NN voltage)) (, ,) (NP (NP (JJ general) (NN evolution)) (PP (IN of) (NP (DT the) (NN conductance))) (PP (IN with) (NP (NP (NN respect)) (PP (TO to) (NP (NN time)))))) (, ,) (NP (NP (NN decay)) (PP (IN of) (NP (NP (DT the) (NN device) (POS 's)) (NN state)))) (, ,) (NP (FW etc)))))) (. .))
(S (ADVP (RB Finally)) (, ,) (NP (NP (DT the) (NN model) (POS 's)) (NN validity)) (VP (VBZ is) (VP (VBN shown) (PP (IN via) (NP (NP (JJ extensive) (NN simulation)) (CC and) (NP (NP (NN fitting)) (PP (TO to) (NP (NP (ADJP (RB experimentally) (VBN reported)) (NNS data)) (PP (IN on) (NP (VBN published) (NNS gated-synapses)))))))))) (. .))
