read -sv run_verilog_mid/adder_32b_9_70_4c12727b12c77465047d88cc37860b97.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_70_4c12727b12c77465047d88cc37860b97_yosys.v
