 //ptr->writeReg(0x1320, 0x5277f600, CAM_A);              //CAM.CAM_A.DMA.UFGO_BASE_ADDR
 //ptr->writeReg(0x10e0, 0x563a1600, CAM_A);              //CAM.CAM_A.DMA.LCSO_BASE_ADDR
 //ptr->writeReg(0x1004, 0xa6977d1c, CAM_A);              //CAM.CAM_A.DMA.CQ0I_BASE_ADDR
 //ptr->writeReg(0x1020, 0x56400a00, CAM_A);              //CAM.CAM_A.DMA.IMGO_BASE_ADDR
 //ptr->writeReg(0x1050, 0x56e3f400, CAM_A);              //CAM.CAM_A.DMA.RRZO_BASE_ADDR
 //ptr->writeReg(0x1080, 0x56bd5a00, CAM_A);              //CAM.CAM_A.DMA.AAO_BASE_ADDR
 //ptr->writeReg(0x10b0, 0x54165a00, CAM_A);              //CAM.CAM_A.DMA.AFO_BASE_ADDR
 //ptr->writeReg(0x1110, 0x5107ce00, CAM_A);              //CAM.CAM_A.DMA.UFEO_BASE_ADDR
 //ptr->writeReg(0x1140, 0x534de400, CAM_A);              //CAM.CAM_A.DMA.PDO_BASE_ADDR
 //ptr->writeReg(0x1170, 0x52ae0c00, CAM_A);              //CAM.CAM_A.DMA.BPCI_BASE_ADDR
 //ptr->writeReg(0x11a0, 0xf35916ff, CAM_A);              //CAM.CAM_A.DMA.CACI_BASE_ADDR
 //ptr->writeReg(0x11d0, 0x51a3aa00, CAM_A);              //CAM.CAM_A.DMA.LSCI_BASE_ADDR
 //ptr->writeReg(0x1200, 0xca745f86, CAM_A);              //CAM.CAM_A.DMA.LSC3I_BASE_ADDR
 //ptr->writeReg(0x1230, 0x57fbde00, CAM_A);              //CAM.CAM_A.DMA.PDI_BASE_ADDR
 //ptr->writeReg(0x1260, 0x5562a200, CAM_A);              //CAM.CAM_A.DMA.PSO_BASE_ADDR
 //ptr->writeReg(0x1290, 0x5508be00, CAM_A);              //CAM.CAM_A.DMA.LMVO_BASE_ADDR
 //ptr->writeReg(0x12c0, 0x56b25000, CAM_A);              //CAM.CAM_A.DMA.FLKO_BASE_ADDR
 //ptr->writeReg(0x12f0, 0x57dd3200, CAM_A);              //CAM.CAM_A.DMA.RSSO_A_BASE_ADDR
 //ptr->writeReg(0x1404, 0x54ea2800, CAM_A);              //CAM.CAM_A.DMA.IMGO_FH_BASE_ADDR
 //ptr->writeReg(0x1408, 0x53635e00, CAM_A);              //CAM.CAM_A.DMA.RRZO_FH_BASE_ADDR
 //ptr->writeReg(0x140c, 0x5393a800, CAM_A);              //CAM.CAM_A.DMA.AAO_FH_BASE_ADDR
 //ptr->writeReg(0x1410, 0x54e6d400, CAM_A);              //CAM.CAM_A.DMA.AFO_FH_BASE_ADDR
 //ptr->writeReg(0x1414, 0x57bd4000, CAM_A);              //CAM.CAM_A.DMA.LCSO_FH_BASE_ADDR
 //ptr->writeReg(0x1418, 0x547acc00, CAM_A);              //CAM.CAM_A.DMA.UFEO_FH_BASE_ADDR
 //ptr->writeReg(0x141c, 0x544c6200, CAM_A);              //CAM.CAM_A.DMA.PDO_FH_BASE_ADDR
 //ptr->writeReg(0x1420, 0x51b66c00, CAM_A);              //CAM.CAM_A.DMA.PSO_FH_BASE_ADDR
 //ptr->writeReg(0x1424, 0x53ccc600, CAM_A);              //CAM.CAM_A.DMA.LMVO_FH_BASE_ADDR
 //ptr->writeReg(0x1428, 0x51f9f400, CAM_A);              //CAM.CAM_A.DMA.FLKO_FH_BASE_ADDR
 //ptr->writeReg(0x142c, 0x502a1c00, CAM_A);              //CAM.CAM_A.DMA.RSSO_A_FH_BASE_ADDR
 //ptr->writeReg(0x1430, 0x51447c00, CAM_A);              //CAM.CAM_A.DMA.UFGO_FH_BASE_ADDR
 ptr->writeReg(0x0198, 0x549b5800, CAM_A);              //CAM.CAM_A.CQ.THR0_BASEADDR
 ptr->writeReg(0x019c, 0x4f8, CAM_A);                   //CAM.CAM_A.CQ.THR0_DESC_SIZE
 ptr->writeReg(0x0194, 0x11, CAM_A);                    //CAM.CAM_A.CQ.THR0_CTL
 ptr->writeReg(0x118c, 0x80000020, CAM_A);              //CAM.CAM_A.DMA.BPCI_CON
 ptr->writeReg(0x11ec, 0x80000020, CAM_A);              //CAM.CAM_A.DMA.LSCI_CON
 ptr->writeReg(0x0190, 0x112, CAM_A);                   //CAM.CAM_A.CQ.EN
 ptr->writeReg(0x1018, 0xe9000000, CAM_A);              //CAM.CAM_A.DMA.SPECIAL_FUN_EN
 ptr->writeReg(0x0234, 0x1002, CAM_A);                  //CAM.CAM_A.TG.VF_CON (add from camsys_star_1.c)