INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15774/lab102/lab102.srcs/sources_1/new/ALU6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module ALU6bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15774/lab102/lab102.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
