INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab08/lab08.srcs/sources_1/new/down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab08/lab08.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab08/lab08.srcs/sources_1/new/up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab08/lab08.srcs/sim_1/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
