--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml ALU.twx ALU.ncd -o ALU.twr ALU.pcf

Design file:              ALU.ncd
Physical constraint file: ALU.pcf
Device,package,speed:     xc3s50,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ctrl<0>        |alu_res<0>     |   10.819|
ctrl<0>        |alu_res<1>     |   10.302|
ctrl<0>        |alu_res<2>     |   10.853|
ctrl<0>        |alu_res<3>     |   10.857|
ctrl<0>        |alu_res<4>     |   11.103|
ctrl<0>        |alu_res<5>     |   11.042|
ctrl<0>        |alu_res<6>     |   11.694|
ctrl<0>        |alu_res<7>     |   11.208|
ctrl<0>        |zero           |   13.824|
ctrl<1>        |alu_res<0>     |   10.746|
ctrl<1>        |alu_res<1>     |   10.282|
ctrl<1>        |alu_res<2>     |   10.702|
ctrl<1>        |alu_res<3>     |   10.706|
ctrl<1>        |alu_res<4>     |   10.952|
ctrl<1>        |alu_res<5>     |   10.891|
ctrl<1>        |alu_res<6>     |   11.543|
ctrl<1>        |alu_res<7>     |   11.057|
ctrl<1>        |zero           |   13.673|
ctrl<2>        |alu_res<0>     |   10.925|
ctrl<2>        |alu_res<1>     |   10.464|
ctrl<2>        |alu_res<2>     |   10.884|
ctrl<2>        |alu_res<3>     |   10.888|
ctrl<2>        |alu_res<4>     |   11.134|
ctrl<2>        |alu_res<5>     |   11.073|
ctrl<2>        |alu_res<6>     |   11.725|
ctrl<2>        |alu_res<7>     |   11.239|
ctrl<2>        |zero           |   13.855|
op_A<0>        |alu_res<0>     |    9.716|
op_A<0>        |alu_res<1>     |    9.738|
op_A<0>        |alu_res<2>     |   10.158|
op_A<0>        |alu_res<3>     |   10.162|
op_A<0>        |alu_res<4>     |   10.408|
op_A<0>        |alu_res<5>     |   10.347|
op_A<0>        |alu_res<6>     |   10.999|
op_A<0>        |alu_res<7>     |   10.513|
op_A<0>        |zero           |   13.129|
op_A<1>        |alu_res<1>     |    9.322|
op_A<1>        |alu_res<2>     |   10.128|
op_A<1>        |alu_res<3>     |   10.132|
op_A<1>        |alu_res<4>     |   10.378|
op_A<1>        |alu_res<5>     |   10.317|
op_A<1>        |alu_res<6>     |   10.969|
op_A<1>        |alu_res<7>     |   10.483|
op_A<1>        |zero           |   13.099|
op_A<2>        |alu_res<2>     |    8.942|
op_A<2>        |alu_res<3>     |    9.485|
op_A<2>        |alu_res<4>     |    9.928|
op_A<2>        |alu_res<5>     |    9.867|
op_A<2>        |alu_res<6>     |   10.519|
op_A<2>        |alu_res<7>     |   10.033|
op_A<2>        |zero           |   12.649|
op_A<3>        |alu_res<3>     |    9.780|
op_A<3>        |alu_res<4>     |   10.609|
op_A<3>        |alu_res<5>     |   10.548|
op_A<3>        |alu_res<6>     |   11.200|
op_A<3>        |alu_res<7>     |   10.714|
op_A<3>        |zero           |   13.330|
op_A<4>        |alu_res<4>     |    9.320|
op_A<4>        |alu_res<5>     |    9.798|
op_A<4>        |alu_res<6>     |   10.647|
op_A<4>        |alu_res<7>     |   10.161|
op_A<4>        |zero           |   12.777|
op_A<5>        |alu_res<5>     |    9.106|
op_A<5>        |alu_res<6>     |   10.341|
op_A<5>        |alu_res<7>     |    9.855|
op_A<5>        |zero           |   12.471|
op_A<6>        |alu_res<6>     |    9.464|
op_A<6>        |alu_res<7>     |    9.517|
op_A<6>        |zero           |   11.815|
op_A<7>        |alu_res<7>     |   10.238|
op_A<7>        |zero           |   12.536|
op_B<0>        |alu_res<0>     |    9.423|
op_B<0>        |alu_res<1>     |    9.445|
op_B<0>        |alu_res<2>     |    9.865|
op_B<0>        |alu_res<3>     |    9.869|
op_B<0>        |alu_res<4>     |   10.115|
op_B<0>        |alu_res<5>     |   10.054|
op_B<0>        |alu_res<6>     |   10.706|
op_B<0>        |alu_res<7>     |   10.220|
op_B<0>        |zero           |   12.836|
op_B<1>        |alu_res<1>     |    9.140|
op_B<1>        |alu_res<2>     |    9.946|
op_B<1>        |alu_res<3>     |    9.950|
op_B<1>        |alu_res<4>     |   10.196|
op_B<1>        |alu_res<5>     |   10.135|
op_B<1>        |alu_res<6>     |   10.787|
op_B<1>        |alu_res<7>     |   10.301|
op_B<1>        |zero           |   12.917|
op_B<2>        |alu_res<2>     |    8.833|
op_B<2>        |alu_res<3>     |    9.376|
op_B<2>        |alu_res<4>     |    9.819|
op_B<2>        |alu_res<5>     |    9.758|
op_B<2>        |alu_res<6>     |   10.410|
op_B<2>        |alu_res<7>     |    9.924|
op_B<2>        |zero           |   12.540|
op_B<3>        |alu_res<3>     |    9.037|
op_B<3>        |alu_res<4>     |    9.866|
op_B<3>        |alu_res<5>     |    9.805|
op_B<3>        |alu_res<6>     |   10.457|
op_B<3>        |alu_res<7>     |    9.971|
op_B<3>        |zero           |   12.587|
op_B<4>        |alu_res<4>     |    9.716|
op_B<4>        |alu_res<5>     |   10.194|
op_B<4>        |alu_res<6>     |   11.043|
op_B<4>        |alu_res<7>     |   10.557|
op_B<4>        |zero           |   13.173|
op_B<5>        |alu_res<5>     |    9.566|
op_B<5>        |alu_res<6>     |   10.801|
op_B<5>        |alu_res<7>     |   10.315|
op_B<5>        |zero           |   12.931|
op_B<6>        |alu_res<6>     |   10.123|
op_B<6>        |alu_res<7>     |   10.176|
op_B<6>        |zero           |   12.474|
op_B<7>        |alu_res<7>     |   10.070|
op_B<7>        |zero           |   12.368|
---------------+---------------+---------+


Analysis completed Wed May 03 09:27:15 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 141 MB



