// Seed: 1406206474
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  always @(1 + 1'b0) begin
    return id_2;
  end
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    input wand id_5,
    input tri0 id_6,
    output tri1 id_7,
    output uwire id_8,
    input wire id_9,
    output wand id_10,
    output tri0 id_11,
    input tri id_12
);
  reg id_14;
  always @(posedge id_12 - 1'b0 or negedge id_9) begin
    id_14 <= id_14;
  end
  specify
    (id_15 *> id_16) = 1;
    if (~id_9) (negedge id_17 => (id_18 +: id_1)) = (id_15, 1);
    (id_19 => id_20) = (1  : 1  : 1 && 1);
    specparam id_21 = (1 ? 1 : id_2) & id_12 & 1 & id_15;
    (id_22 => id_23) = (1);
    $width(negedge id_24, 1 == id_19);
  endspecify module_0(
      id_24
  );
endmodule
