
../repos/sgerbino-table-2fdd8d0/bin/table_serialize_test:     file format elf32-littlearm


Disassembly of section .init:

00011f60 <.init>:
   11f60:	push	{r3, lr}
   11f64:	bl	1207c <_start@@Base+0x3c>
   11f68:	pop	{r3, pc}

Disassembly of section .plt:

00011f6c <strcmp@plt-0x14>:
   11f6c:	push	{lr}		; (str lr, [sp, #-4]!)
   11f70:	ldr	lr, [pc, #4]	; 11f7c <strcmp@plt-0x4>
   11f74:	add	lr, pc, lr
   11f78:	ldr	pc, [lr, #8]!
   11f7c:	andeq	r4, r1, r4, lsl #1

00011f80 <strcmp@plt>:
   11f80:	add	ip, pc, #0, 12
   11f84:	add	ip, ip, #20, 20	; 0x14000
   11f88:	ldr	pc, [ip, #132]!	; 0x84

00011f8c <printf@plt>:
   11f8c:	add	ip, pc, #0, 12
   11f90:	add	ip, ip, #20, 20	; 0x14000
   11f94:	ldr	pc, [ip, #124]!	; 0x7c

00011f98 <free@plt>:
   11f98:	add	ip, pc, #0, 12
   11f9c:	add	ip, ip, #20, 20	; 0x14000
   11fa0:	ldr	pc, [ip, #116]!	; 0x74

00011fa4 <time@plt>:
   11fa4:	add	ip, pc, #0, 12
   11fa8:	add	ip, ip, #20, 20	; 0x14000
   11fac:	ldr	pc, [ip, #108]!	; 0x6c

00011fb0 <realloc@plt>:
   11fb0:	add	ip, pc, #0, 12
   11fb4:	add	ip, ip, #20, 20	; 0x14000
   11fb8:	ldr	pc, [ip, #100]!	; 0x64

00011fbc <strcpy@plt>:
   11fbc:	add	ip, pc, #0, 12
   11fc0:	add	ip, ip, #20, 20	; 0x14000
   11fc4:	ldr	pc, [ip, #92]!	; 0x5c

00011fc8 <malloc@plt>:
   11fc8:	add	ip, pc, #0, 12
   11fcc:	add	ip, ip, #20, 20	; 0x14000
   11fd0:	ldr	pc, [ip, #84]!	; 0x54

00011fd4 <__libc_start_main@plt>:
   11fd4:	add	ip, pc, #0, 12
   11fd8:	add	ip, ip, #20, 20	; 0x14000
   11fdc:	ldr	pc, [ip, #76]!	; 0x4c

00011fe0 <__gmon_start__@plt>:
   11fe0:	add	ip, pc, #0, 12
   11fe4:	add	ip, ip, #20, 20	; 0x14000
   11fe8:	ldr	pc, [ip, #68]!	; 0x44

00011fec <strlen@plt>:
   11fec:	add	ip, pc, #0, 12
   11ff0:	add	ip, ip, #20, 20	; 0x14000
   11ff4:	ldr	pc, [ip, #60]!	; 0x3c

00011ff8 <srand@plt>:
   11ff8:	add	ip, pc, #0, 12
   11ffc:	add	ip, ip, #20, 20	; 0x14000
   12000:	ldr	pc, [ip, #52]!	; 0x34

00012004 <snprintf@plt>:
   12004:	add	ip, pc, #0, 12
   12008:	add	ip, ip, #20, 20	; 0x14000
   1200c:	ldr	pc, [ip, #44]!	; 0x2c

00012010 <__isoc99_sscanf@plt>:
   12010:	add	ip, pc, #0, 12
   12014:	add	ip, ip, #20, 20	; 0x14000
   12018:	ldr	pc, [ip, #36]!	; 0x24

0001201c <strncpy@plt>:
   1201c:	add	ip, pc, #0, 12
   12020:	add	ip, ip, #20, 20	; 0x14000
   12024:	ldr	pc, [ip, #28]!

00012028 <rand@plt>:
   12028:	add	ip, pc, #0, 12
   1202c:	add	ip, ip, #20, 20	; 0x14000
   12030:	ldr	pc, [ip, #20]!

00012034 <abort@plt>:
   12034:	add	ip, pc, #0, 12
   12038:	add	ip, ip, #20, 20	; 0x14000
   1203c:	ldr	pc, [ip, #12]!

Disassembly of section .text:

00012040 <_start@@Base>:
   12040:	mov	fp, #0
   12044:	mov	lr, #0
   12048:	pop	{r1}		; (ldr r1, [sp], #4)
   1204c:	mov	r2, sp
   12050:	push	{r2}		; (str r2, [sp, #-4]!)
   12054:	push	{r0}		; (str r0, [sp, #-4]!)
   12058:	ldr	ip, [pc, #16]	; 12070 <_start@@Base+0x30>
   1205c:	push	{ip}		; (str ip, [sp, #-4]!)
   12060:	ldr	r0, [pc, #12]	; 12074 <_start@@Base+0x34>
   12064:	ldr	r3, [pc, #12]	; 12078 <_start@@Base+0x38>
   12068:	bl	11fd4 <__libc_start_main@plt>
   1206c:	bl	12034 <abort@plt>
   12070:	andeq	r5, r1, r0, lsr #17
   12074:	andeq	r2, r1, r0, lsr r1
   12078:	andeq	r5, r1, r0, asr #16
   1207c:	ldr	r3, [pc, #20]	; 12098 <_start@@Base+0x58>
   12080:	ldr	r2, [pc, #20]	; 1209c <_start@@Base+0x5c>
   12084:	add	r3, pc, r3
   12088:	ldr	r2, [r3, r2]
   1208c:	cmp	r2, #0
   12090:	bxeq	lr
   12094:	b	11fe0 <__gmon_start__@plt>
   12098:	andeq	r3, r1, r4, ror pc
   1209c:	andeq	r0, r0, ip, asr #32
   120a0:	ldr	r0, [pc, #24]	; 120c0 <_start@@Base+0x80>
   120a4:	ldr	r3, [pc, #24]	; 120c4 <_start@@Base+0x84>
   120a8:	cmp	r3, r0
   120ac:	bxeq	lr
   120b0:	ldr	r3, [pc, #16]	; 120c8 <_start@@Base+0x88>
   120b4:	cmp	r3, #0
   120b8:	bxeq	lr
   120bc:	bx	r3
   120c0:	andeq	r6, r2, r8, asr r0
   120c4:	andeq	r6, r2, r8, asr r0
   120c8:	andeq	r0, r0, r0
   120cc:	ldr	r0, [pc, #36]	; 120f8 <_start@@Base+0xb8>
   120d0:	ldr	r1, [pc, #36]	; 120fc <_start@@Base+0xbc>
   120d4:	sub	r1, r1, r0
   120d8:	asr	r1, r1, #2
   120dc:	add	r1, r1, r1, lsr #31
   120e0:	asrs	r1, r1, #1
   120e4:	bxeq	lr
   120e8:	ldr	r3, [pc, #16]	; 12100 <_start@@Base+0xc0>
   120ec:	cmp	r3, #0
   120f0:	bxeq	lr
   120f4:	bx	r3
   120f8:	andeq	r6, r2, r8, asr r0
   120fc:	andeq	r6, r2, r8, asr r0
   12100:	andeq	r0, r0, r0
   12104:	push	{r4, lr}
   12108:	ldr	r4, [pc, #24]	; 12128 <_start@@Base+0xe8>
   1210c:	ldrb	r3, [r4]
   12110:	cmp	r3, #0
   12114:	popne	{r4, pc}
   12118:	bl	120a0 <_start@@Base+0x60>
   1211c:	mov	r3, #1
   12120:	strb	r3, [r4]
   12124:	pop	{r4, pc}
   12128:	andeq	r6, r2, r8, asr r0
   1212c:	b	120cc <_start@@Base+0x8c>

00012130 <main@@Base>:
   12130:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12134:	add	fp, sp, #28
   12138:	sub	sp, sp, #4
   1213c:	vpush	{d8}
   12140:	sub	sp, sp, #744	; 0x2e8
   12144:	sub	sp, sp, #99328	; 0x18400
   12148:	sub	r0, fp, #104	; 0x68
   1214c:	bl	11fa4 <time@plt>
   12150:	bl	11ff8 <srand@plt>
   12154:	bl	12028 <rand@plt>
   12158:	sub	r5, fp, #100	; 0x64
   1215c:	mov	r4, r0
   12160:	mov	r0, r5
   12164:	bl	12850 <table_init@@Base>
   12168:	movw	r0, #34079	; 0x851f
   1216c:	mov	r2, #0
   12170:	movt	r0, #20971	; 0x51eb
   12174:	smmul	r0, r4, r0
   12178:	asr	r1, r0, #5
   1217c:	add	r0, r1, r0, lsr #31
   12180:	mov	r1, #100	; 0x64
   12184:	mls	r0, r0, r1, r4
   12188:	movw	r1, #22704	; 0x58b0
   1218c:	movt	r1, #1
   12190:	add	r8, r0, #100	; 0x64
   12194:	mov	r0, #0
   12198:	str	r0, [sp]
   1219c:	mov	r0, r5
   121a0:	bl	132b0 <table_add_column@@Base>
   121a4:	movw	r1, #22707	; 0x58b3
   121a8:	mov	sl, r0
   121ac:	mov	r0, r5
   121b0:	mov	r2, #21
   121b4:	movt	r1, #1
   121b8:	bl	132b0 <table_add_column@@Base>
   121bc:	cmp	r8, #1
   121c0:	blt	1222c <main@@Base+0xfc>
   121c4:	movw	r9, #22831	; 0x592f
   121c8:	mov	r5, r0
   121cc:	mov	r6, #0
   121d0:	add	r7, sp, #8
   121d4:	sub	r4, fp, #100	; 0x64
   121d8:	movt	r9, #1
   121dc:	mov	r0, r7
   121e0:	mov	r1, #255	; 0xff
   121e4:	mov	r2, r9
   121e8:	mov	r3, r6
   121ec:	bl	12004 <snprintf@plt>
   121f0:	mov	r0, r4
   121f4:	bl	13ee4 <table_add_row@@Base>
   121f8:	mov	r0, r4
   121fc:	mov	r1, r6
   12200:	mov	r2, sl
   12204:	mov	r3, r6
   12208:	bl	143e0 <table_set_int@@Base>
   1220c:	mov	r0, r4
   12210:	mov	r1, r6
   12214:	mov	r2, r5
   12218:	mov	r3, r7
   1221c:	bl	14708 <table_set_string@@Base>
   12220:	add	r6, r6, #1
   12224:	cmp	r8, r6
   12228:	bne	121dc <main@@Base+0xac>
   1222c:	movw	r6, #34464	; 0x86a0
   12230:	sub	r4, fp, #100	; 0x64
   12234:	add	r5, sp, #8
   12238:	movt	r6, #1
   1223c:	mov	r0, r4
   12240:	mov	r1, r5
   12244:	mov	r2, r6
   12248:	bl	14798 <table_serialize@@Base>
   1224c:	mov	r0, r5
   12250:	mov	r1, r6
   12254:	bl	14a14 <table_deserialize@@Base>
   12258:	mov	r8, r0
   1225c:	mov	r0, r4
   12260:	bl	13edc <table_get_row_length@@Base>
   12264:	mov	r5, r0
   12268:	mov	r0, r8
   1226c:	bl	13edc <table_get_row_length@@Base>
   12270:	mov	r4, r0
   12274:	cmp	r0, r5
   12278:	str	r5, [sp, #4]
   1227c:	beq	1229c <main@@Base+0x16c>
   12280:	ldr	r1, [sp, #4]
   12284:	movw	r0, #22713	; 0x58b9
   12288:	mov	r2, r4
   1228c:	movt	r0, #1
   12290:	bl	11f8c <printf@plt>
   12294:	mvn	r0, #0
   12298:	str	r0, [sp]
   1229c:	sub	r0, fp, #100	; 0x64
   122a0:	bl	13224 <table_get_column_length@@Base>
   122a4:	mov	r7, r0
   122a8:	mov	r0, r8
   122ac:	bl	13224 <table_get_column_length@@Base>
   122b0:	cmp	r0, r7
   122b4:	bne	127c0 <main@@Base+0x690>
   122b8:	ldr	r0, [sp, #4]
   122bc:	cmp	r4, r0
   122c0:	bne	127dc <main@@Base+0x6ac>
   122c4:	cmp	r4, #1
   122c8:	blt	127dc <main@@Base+0x6ac>
   122cc:	mov	r4, #0
   122d0:	sub	r9, fp, #100	; 0x64
   122d4:	cmp	r7, #1
   122d8:	blt	127ac <main@@Base+0x67c>
   122dc:	mov	sl, #0
   122e0:	mov	r0, r9
   122e4:	mov	r1, sl
   122e8:	bl	1329c <table_get_column_data_type@@Base>
   122ec:	cmp	r0, #23
   122f0:	bhi	12780 <main@@Base+0x650>
   122f4:	add	r1, pc, #0
   122f8:	ldr	pc, [r1, r0, lsl #2]
   122fc:	andeq	r2, r1, ip, asr r3
   12300:	muleq	r1, r4, r3
   12304:			; <UNDEFINED> instruction: 0x000123bc
   12308:	andeq	r2, r1, r4, ror #7
   1230c:	andeq	r2, r1, ip, lsl #8
   12310:	andeq	r2, r1, r4, lsr r4
   12314:	andeq	r2, r1, ip, asr r4
   12318:	andeq	r2, r1, r4, lsl #9
   1231c:	andeq	r2, r1, ip, lsr #9
   12320:	ldrdeq	r2, [r1], -r8
   12324:	andeq	r2, r1, r4, lsl #10
   12328:	andeq	r2, r1, ip, lsr #10
   1232c:	andeq	r2, r1, r4, asr r5
   12330:	andeq	r2, r1, ip, ror r5
   12334:	andeq	r2, r1, r4, lsr #11
   12338:	ldrdeq	r2, [r1], -r0
   1233c:	andeq	r2, r1, ip, lsl #12
   12340:	andeq	r2, r1, r8, lsr r6
   12344:	andeq	r2, r1, r0, ror #12
   12348:	muleq	r1, r4, r6
   1234c:			; <UNDEFINED> instruction: 0x000126bc
   12350:	andeq	r2, r1, r4, ror #13
   12354:	andeq	r2, r1, r0, lsr #14
   12358:	andeq	r2, r1, r4, asr r7
   1235c:	mov	r0, r9
   12360:	mov	r1, r4
   12364:	mov	r2, sl
   12368:	bl	13c30 <table_get_int@@Base>
   1236c:	mov	r5, r8
   12370:	mov	r8, r0
   12374:	mov	r1, r4
   12378:	mov	r2, sl
   1237c:	mov	r0, r5
   12380:	bl	13c30 <table_get_int@@Base>
   12384:	cmp	r8, r0
   12388:	mov	r8, r5
   1238c:	beq	12780 <main@@Base+0x650>
   12390:	b	12790 <main@@Base+0x660>
   12394:	mov	r0, r9
   12398:	mov	r1, r4
   1239c:	mov	r2, sl
   123a0:	bl	13c48 <table_get_uint@@Base>
   123a4:	mov	r5, r0
   123a8:	mov	r0, r8
   123ac:	mov	r1, r4
   123b0:	mov	r2, sl
   123b4:	bl	13c48 <table_get_uint@@Base>
   123b8:	b	12778 <main@@Base+0x648>
   123bc:	mov	r0, r9
   123c0:	mov	r1, r4
   123c4:	mov	r2, sl
   123c8:	bl	13c60 <table_get_int8@@Base>
   123cc:	mov	r5, r0
   123d0:	mov	r0, r8
   123d4:	mov	r1, r4
   123d8:	mov	r2, sl
   123dc:	bl	13c60 <table_get_int8@@Base>
   123e0:	b	12778 <main@@Base+0x648>
   123e4:	mov	r0, r9
   123e8:	mov	r1, r4
   123ec:	mov	r2, sl
   123f0:	bl	13c78 <table_get_uint8@@Base>
   123f4:	mov	r5, r0
   123f8:	mov	r0, r8
   123fc:	mov	r1, r4
   12400:	mov	r2, sl
   12404:	bl	13c78 <table_get_uint8@@Base>
   12408:	b	12778 <main@@Base+0x648>
   1240c:	mov	r0, r9
   12410:	mov	r1, r4
   12414:	mov	r2, sl
   12418:	bl	13c90 <table_get_int16@@Base>
   1241c:	mov	r5, r0
   12420:	mov	r0, r8
   12424:	mov	r1, r4
   12428:	mov	r2, sl
   1242c:	bl	13c90 <table_get_int16@@Base>
   12430:	b	12778 <main@@Base+0x648>
   12434:	mov	r0, r9
   12438:	mov	r1, r4
   1243c:	mov	r2, sl
   12440:	bl	13ca8 <table_get_uint16@@Base>
   12444:	mov	r5, r0
   12448:	mov	r0, r8
   1244c:	mov	r1, r4
   12450:	mov	r2, sl
   12454:	bl	13ca8 <table_get_uint16@@Base>
   12458:	b	12778 <main@@Base+0x648>
   1245c:	mov	r0, r9
   12460:	mov	r1, r4
   12464:	mov	r2, sl
   12468:	bl	13cc0 <table_get_int32@@Base>
   1246c:	mov	r5, r0
   12470:	mov	r0, r8
   12474:	mov	r1, r4
   12478:	mov	r2, sl
   1247c:	bl	13cc0 <table_get_int32@@Base>
   12480:	b	12778 <main@@Base+0x648>
   12484:	mov	r0, r9
   12488:	mov	r1, r4
   1248c:	mov	r2, sl
   12490:	bl	13cd8 <table_get_uint32@@Base>
   12494:	mov	r5, r0
   12498:	mov	r0, r8
   1249c:	mov	r1, r4
   124a0:	mov	r2, sl
   124a4:	bl	13cd8 <table_get_uint32@@Base>
   124a8:	b	12778 <main@@Base+0x648>
   124ac:	mov	r0, r9
   124b0:	mov	r1, r4
   124b4:	mov	r2, sl
   124b8:	bl	13cf0 <table_get_int64@@Base>
   124bc:	mov	r5, r0
   124c0:	mov	r6, r1
   124c4:	mov	r0, r8
   124c8:	mov	r1, r4
   124cc:	mov	r2, sl
   124d0:	bl	13cf0 <table_get_int64@@Base>
   124d4:	b	125f8 <main@@Base+0x4c8>
   124d8:	mov	r0, r9
   124dc:	mov	r1, r4
   124e0:	mov	r2, sl
   124e4:	bl	13d08 <table_get_uint64@@Base>
   124e8:	mov	r5, r0
   124ec:	mov	r6, r1
   124f0:	mov	r0, r8
   124f4:	mov	r1, r4
   124f8:	mov	r2, sl
   124fc:	bl	13d08 <table_get_uint64@@Base>
   12500:	b	125f8 <main@@Base+0x4c8>
   12504:	mov	r0, r9
   12508:	mov	r1, r4
   1250c:	mov	r2, sl
   12510:	bl	13d20 <table_get_short@@Base>
   12514:	mov	r5, r0
   12518:	mov	r0, r8
   1251c:	mov	r1, r4
   12520:	mov	r2, sl
   12524:	bl	13d20 <table_get_short@@Base>
   12528:	b	12778 <main@@Base+0x648>
   1252c:	mov	r0, r9
   12530:	mov	r1, r4
   12534:	mov	r2, sl
   12538:	bl	13d38 <table_get_ushort@@Base>
   1253c:	mov	r5, r0
   12540:	mov	r0, r8
   12544:	mov	r1, r4
   12548:	mov	r2, sl
   1254c:	bl	13d38 <table_get_ushort@@Base>
   12550:	b	12778 <main@@Base+0x648>
   12554:	mov	r0, r9
   12558:	mov	r1, r4
   1255c:	mov	r2, sl
   12560:	bl	13d50 <table_get_long@@Base>
   12564:	mov	r5, r0
   12568:	mov	r0, r8
   1256c:	mov	r1, r4
   12570:	mov	r2, sl
   12574:	bl	13d50 <table_get_long@@Base>
   12578:	b	12778 <main@@Base+0x648>
   1257c:	mov	r0, r9
   12580:	mov	r1, r4
   12584:	mov	r2, sl
   12588:	bl	13d68 <table_get_ulong@@Base>
   1258c:	mov	r5, r0
   12590:	mov	r0, r8
   12594:	mov	r1, r4
   12598:	mov	r2, sl
   1259c:	bl	13d68 <table_get_ulong@@Base>
   125a0:	b	12778 <main@@Base+0x648>
   125a4:	mov	r0, r9
   125a8:	mov	r1, r4
   125ac:	mov	r2, sl
   125b0:	bl	13d80 <table_get_llong@@Base>
   125b4:	mov	r5, r0
   125b8:	mov	r6, r1
   125bc:	mov	r0, r8
   125c0:	mov	r1, r4
   125c4:	mov	r2, sl
   125c8:	bl	13d80 <table_get_llong@@Base>
   125cc:	b	125f8 <main@@Base+0x4c8>
   125d0:	mov	r0, r9
   125d4:	mov	r1, r4
   125d8:	mov	r2, sl
   125dc:	bl	13d98 <table_get_ullong@@Base>
   125e0:	mov	r5, r0
   125e4:	mov	r6, r1
   125e8:	mov	r0, r8
   125ec:	mov	r1, r4
   125f0:	mov	r2, sl
   125f4:	bl	13d98 <table_get_ullong@@Base>
   125f8:	eor	r1, r6, r1
   125fc:	eor	r0, r5, r0
   12600:	orrs	r0, r0, r1
   12604:	beq	12780 <main@@Base+0x650>
   12608:	b	12790 <main@@Base+0x660>
   1260c:	mov	r0, r9
   12610:	mov	r1, r4
   12614:	mov	r2, sl
   12618:	bl	13db0 <table_get_float@@Base>
   1261c:	mov	r0, r8
   12620:	mov	r1, r4
   12624:	mov	r2, sl
   12628:	vmov.f32	s16, s0
   1262c:	bl	13db0 <table_get_float@@Base>
   12630:	vcmp.f32	s16, s0
   12634:	b	12688 <main@@Base+0x558>
   12638:	mov	r0, r9
   1263c:	mov	r1, r4
   12640:	mov	r2, sl
   12644:	bl	13dc8 <table_get_double@@Base>
   12648:	mov	r0, r8
   1264c:	mov	r1, r4
   12650:	mov	r2, sl
   12654:	vmov.f64	d8, d0
   12658:	bl	13dc8 <table_get_double@@Base>
   1265c:	b	12684 <main@@Base+0x554>
   12660:	mov	r0, r9
   12664:	mov	r1, r4
   12668:	mov	r2, sl
   1266c:	bl	13de0 <table_get_ldouble@@Base>
   12670:	mov	r0, r8
   12674:	mov	r1, r4
   12678:	mov	r2, sl
   1267c:	vmov.f64	d8, d0
   12680:	bl	13de0 <table_get_ldouble@@Base>
   12684:	vcmp.f64	d8, d0
   12688:	vmrs	APSR_nzcv, fpscr
   1268c:	beq	12780 <main@@Base+0x650>
   12690:	b	12790 <main@@Base+0x660>
   12694:	mov	r0, r9
   12698:	mov	r1, r4
   1269c:	mov	r2, sl
   126a0:	bl	13df8 <table_get_char@@Base>
   126a4:	mov	r5, r0
   126a8:	mov	r0, r8
   126ac:	mov	r1, r4
   126b0:	mov	r2, sl
   126b4:	bl	13df8 <table_get_char@@Base>
   126b8:	b	12778 <main@@Base+0x648>
   126bc:	mov	r0, r9
   126c0:	mov	r1, r4
   126c4:	mov	r2, sl
   126c8:	bl	13e10 <table_get_uchar@@Base>
   126cc:	mov	r5, r0
   126d0:	mov	r0, r8
   126d4:	mov	r1, r4
   126d8:	mov	r2, sl
   126dc:	bl	13e10 <table_get_uchar@@Base>
   126e0:	b	12778 <main@@Base+0x648>
   126e4:	mov	r0, r9
   126e8:	mov	r1, r4
   126ec:	mov	r2, sl
   126f0:	bl	13e28 <table_get_string@@Base>
   126f4:	mov	r5, r0
   126f8:	mov	r0, r8
   126fc:	mov	r1, r4
   12700:	mov	r2, sl
   12704:	bl	13e28 <table_get_string@@Base>
   12708:	mov	r1, r0
   1270c:	mov	r0, r5
   12710:	bl	11f80 <strcmp@plt>
   12714:	cmp	r0, #0
   12718:	beq	12780 <main@@Base+0x650>
   1271c:	b	12790 <main@@Base+0x660>
   12720:	mov	r0, r9
   12724:	mov	r1, r4
   12728:	mov	r2, sl
   1272c:	bl	13c18 <table_get_bool@@Base>
   12730:	mov	r5, r0
   12734:	mov	r0, r8
   12738:	mov	r1, r4
   1273c:	mov	r2, sl
   12740:	bl	13c18 <table_get_bool@@Base>
   12744:	eor	r0, r5, r0
   12748:	cmp	r0, #1
   1274c:	bne	12780 <main@@Base+0x650>
   12750:	b	12790 <main@@Base+0x660>
   12754:	mov	r0, r9
   12758:	mov	r1, r4
   1275c:	mov	r2, sl
   12760:	bl	13e3c <table_get_ptr@@Base>
   12764:	mov	r5, r0
   12768:	mov	r0, r8
   1276c:	mov	r1, r4
   12770:	mov	r2, sl
   12774:	bl	13e3c <table_get_ptr@@Base>
   12778:	cmp	r5, r0
   1277c:	bne	12790 <main@@Base+0x660>
   12780:	add	sl, sl, #1
   12784:	cmp	r7, sl
   12788:	bne	122e0 <main@@Base+0x1b0>
   1278c:	b	127ac <main@@Base+0x67c>
   12790:	movw	r0, #22834	; 0x5932
   12794:	mov	r1, r4
   12798:	mov	r2, sl
   1279c:	movt	r0, #1
   127a0:	bl	11f8c <printf@plt>
   127a4:	mvn	r0, #0
   127a8:	str	r0, [sp]
   127ac:	ldr	r0, [sp, #4]
   127b0:	add	r4, r4, #1
   127b4:	cmp	r4, r0
   127b8:	bne	122d4 <main@@Base+0x1a4>
   127bc:	b	127dc <main@@Base+0x6ac>
   127c0:	mov	r2, r0
   127c4:	movw	r0, #22772	; 0x58f4
   127c8:	mov	r1, r7
   127cc:	movt	r0, #1
   127d0:	bl	11f8c <printf@plt>
   127d4:	mvn	r0, #0
   127d8:	str	r0, [sp]
   127dc:	sub	r0, fp, #100	; 0x64
   127e0:	bl	128ac <table_destroy@@Base>
   127e4:	mov	r0, r8
   127e8:	bl	12890 <table_delete@@Base>
   127ec:	ldr	r0, [sp]
   127f0:	sub	sp, fp, #40	; 0x28
   127f4:	vpop	{d8}
   127f8:	add	sp, sp, #4
   127fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

00012800 <table_new@@Base>:
   12800:	push	{fp, lr}
   12804:	mov	fp, sp
   12808:	mov	r0, #56	; 0x38
   1280c:	bl	11fc8 <malloc@plt>
   12810:	vmov.i32	q8, #0	; 0x00000000
   12814:	mov	r1, #0
   12818:	mov	r2, #10
   1281c:	mov	r3, #20
   12820:	str	r1, [r0]
   12824:	stmib	r0, {r1, r2}
   12828:	str	r1, [r0, #12]
   1282c:	str	r1, [r0, #16]
   12830:	str	r1, [r0, #20]
   12834:	str	r3, [r0, #24]
   12838:	str	r1, [r0, #28]
   1283c:	str	r2, [r0, #48]	; 0x30
   12840:	str	r1, [r0, #52]	; 0x34
   12844:	add	r1, r0, #32
   12848:	vst1.32	{d16-d17}, [r1]
   1284c:	pop	{fp, pc}

00012850 <table_init@@Base>:
   12850:	vmov.i32	q8, #0	; 0x00000000
   12854:	mov	r1, #0
   12858:	mov	r2, #10
   1285c:	mov	r3, #20
   12860:	str	r1, [r0]
   12864:	stmib	r0, {r1, r2}
   12868:	str	r1, [r0, #12]
   1286c:	str	r1, [r0, #16]
   12870:	str	r1, [r0, #20]
   12874:	str	r3, [r0, #24]
   12878:	str	r1, [r0, #28]
   1287c:	str	r2, [r0, #48]	; 0x30
   12880:	str	r1, [r0, #52]	; 0x34
   12884:	add	r0, r0, #32
   12888:	vst1.32	{d16-d17}, [r0]
   1288c:	bx	lr

00012890 <table_delete@@Base>:
   12890:	push	{r4, sl, fp, lr}
   12894:	add	fp, sp, #8
   12898:	mov	r4, r0
   1289c:	bl	128ac <table_destroy@@Base>
   128a0:	mov	r0, r4
   128a4:	pop	{r4, sl, fp, lr}
   128a8:	b	11f98 <free@plt>

000128ac <table_destroy@@Base>:
   128ac:	cmp	r0, #0
   128b0:	bxeq	lr
   128b4:	push	{r4, r5, r6, sl, fp, lr}
   128b8:	add	fp, sp, #16
   128bc:	mvn	r1, #0
   128c0:	mvn	r2, #0
   128c4:	mov	r3, #64	; 0x40
   128c8:	mov	r4, r0
   128cc:	bl	13130 <table_notify@@Base>
   128d0:	mov	r0, r4
   128d4:	bl	13edc <table_get_row_length@@Base>
   128d8:	cmp	r0, #1
   128dc:	blt	12900 <table_destroy@@Base+0x54>
   128e0:	mov	r5, r0
   128e4:	mov	r6, #0
   128e8:	mov	r0, r4
   128ec:	mov	r1, r6
   128f0:	bl	13e80 <table_row_destroy@@Base>
   128f4:	add	r6, r6, #1
   128f8:	cmp	r5, r6
   128fc:	bne	128e8 <table_destroy@@Base+0x3c>
   12900:	ldr	r0, [r4, #16]
   12904:	cmp	r0, #0
   12908:	beq	12910 <table_destroy@@Base+0x64>
   1290c:	bl	11f98 <free@plt>
   12910:	mov	r0, r4
   12914:	bl	13224 <table_get_column_length@@Base>
   12918:	cmp	r0, #1
   1291c:	blt	12940 <table_destroy@@Base+0x94>
   12920:	mov	r5, r0
   12924:	mov	r6, #0
   12928:	mov	r0, r4
   1292c:	mov	r1, r6
   12930:	bl	1320c <table_column_destroy@@Base>
   12934:	add	r6, r6, #1
   12938:	cmp	r5, r6
   1293c:	bne	12928 <table_destroy@@Base+0x7c>
   12940:	ldr	r0, [r4]
   12944:	cmp	r0, #0
   12948:	beq	12950 <table_destroy@@Base+0xa4>
   1294c:	bl	11f98 <free@plt>
   12950:	ldr	r0, [r4, #36]	; 0x24
   12954:	cmp	r0, #0
   12958:	beq	12960 <table_destroy@@Base+0xb4>
   1295c:	bl	11f98 <free@plt>
   12960:	ldr	r0, [r4, #40]	; 0x28
   12964:	cmp	r0, #0
   12968:	beq	12970 <table_destroy@@Base+0xc4>
   1296c:	bl	11f98 <free@plt>
   12970:	ldr	r0, [r4, #44]	; 0x2c
   12974:	cmp	r0, #0
   12978:	pop	{r4, r5, r6, sl, fp, lr}
   1297c:	beq	12984 <table_destroy@@Base+0xd8>
   12980:	b	11f98 <free@plt>
   12984:	bx	lr

00012988 <table_dupe@@Base>:
   12988:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1298c:	add	fp, sp, #28
   12990:	sub	sp, sp, #12
   12994:	mov	r4, r0
   12998:	bl	13edc <table_get_row_length@@Base>
   1299c:	mov	r8, r0
   129a0:	mov	r0, r4
   129a4:	bl	13224 <table_get_column_length@@Base>
   129a8:	mov	r6, r0
   129ac:	mov	r0, #56	; 0x38
   129b0:	bl	11fc8 <malloc@plt>
   129b4:	vmov.i32	q8, #0	; 0x00000000
   129b8:	mov	sl, r0
   129bc:	mov	r5, #0
   129c0:	mov	r0, #10
   129c4:	mov	r1, #20
   129c8:	cmp	r6, #1
   129cc:	str	r5, [sl]
   129d0:	str	r5, [sl, #4]
   129d4:	str	r0, [sl, #8]
   129d8:	str	r5, [sl, #12]
   129dc:	str	r5, [sl, #16]
   129e0:	str	r5, [sl, #20]
   129e4:	str	r1, [sl, #24]
   129e8:	str	r5, [sl, #28]
   129ec:	str	r0, [sl, #48]	; 0x30
   129f0:	add	r0, sl, #32
   129f4:	str	r5, [sl, #52]	; 0x34
   129f8:	vst1.32	{d16-d17}, [r0]
   129fc:	blt	12a38 <table_dupe@@Base+0xb0>
   12a00:	mov	r0, r4
   12a04:	mov	r1, r5
   12a08:	bl	1328c <table_get_column_name@@Base>
   12a0c:	mov	r7, r0
   12a10:	mov	r0, r4
   12a14:	mov	r1, r5
   12a18:	bl	1329c <table_get_column_data_type@@Base>
   12a1c:	mov	r2, r0
   12a20:	mov	r0, sl
   12a24:	mov	r1, r7
   12a28:	bl	132b0 <table_add_column@@Base>
   12a2c:	add	r5, r5, #1
   12a30:	cmp	r6, r5
   12a34:	bne	12a00 <table_dupe@@Base+0x78>
   12a38:	cmp	r8, #1
   12a3c:	blt	12ea4 <table_dupe@@Base+0x51c>
   12a40:	mov	r5, #0
   12a44:	add	r9, sp, #8
   12a48:	mov	r0, sl
   12a4c:	bl	13ee4 <table_add_row@@Base>
   12a50:	cmp	r6, #1
   12a54:	blt	12e98 <table_dupe@@Base+0x510>
   12a58:	mov	r7, #0
   12a5c:	mov	r0, r4
   12a60:	mov	r1, r7
   12a64:	bl	1329c <table_get_column_data_type@@Base>
   12a68:	cmp	r0, #23
   12a6c:	bhi	12e8c <table_dupe@@Base+0x504>
   12a70:	add	r1, pc, #0
   12a74:	ldr	pc, [r1, r0, lsl #2]
   12a78:	ldrdeq	r2, [r1], -r8
   12a7c:	andeq	r2, r1, r0, lsl #22
   12a80:	andeq	r2, r1, r8, lsr #22
   12a84:	andeq	r2, r1, r0, asr fp
   12a88:	andeq	r2, r1, r8, ror fp
   12a8c:	andeq	r2, r1, r0, lsr #23
   12a90:	andeq	r2, r1, r8, asr #23
   12a94:	strdeq	r2, [r1], -r0
   12a98:	andeq	r2, r1, r8, lsl ip
   12a9c:	andeq	r2, r1, r0, asr #24
   12aa0:	andeq	r2, r1, r8, ror #24
   12aa4:	muleq	r1, r0, ip
   12aa8:			; <UNDEFINED> instruction: 0x00012cb8
   12aac:	andeq	r2, r1, r0, ror #25
   12ab0:	andeq	r2, r1, r8, lsl #26
   12ab4:	andeq	r2, r1, r0, lsr sp
   12ab8:	andeq	r2, r1, r8, asr sp
   12abc:	andeq	r2, r1, ip, ror sp
   12ac0:	andeq	r2, r1, r0, lsr #27
   12ac4:	andeq	r2, r1, r4, asr #27
   12ac8:	andeq	r2, r1, ip, ror #27
   12acc:	andeq	r2, r1, r4, lsl lr
   12ad0:	andeq	r2, r1, ip, lsr lr
   12ad4:	andeq	r2, r1, r4, ror #28
   12ad8:	mov	r0, r4
   12adc:	mov	r1, r5
   12ae0:	mov	r2, r7
   12ae4:	bl	13c30 <table_get_int@@Base>
   12ae8:	mov	r3, r0
   12aec:	mov	r0, sl
   12af0:	mov	r1, r5
   12af4:	mov	r2, r7
   12af8:	bl	143e0 <table_set_int@@Base>
   12afc:	b	12e8c <table_dupe@@Base+0x504>
   12b00:	mov	r0, r4
   12b04:	mov	r1, r5
   12b08:	mov	r2, r7
   12b0c:	bl	13c48 <table_get_uint@@Base>
   12b10:	mov	r3, r0
   12b14:	mov	r0, sl
   12b18:	mov	r1, r5
   12b1c:	mov	r2, r7
   12b20:	bl	14408 <table_set_uint@@Base>
   12b24:	b	12e8c <table_dupe@@Base+0x504>
   12b28:	mov	r0, r4
   12b2c:	mov	r1, r5
   12b30:	mov	r2, r7
   12b34:	bl	13c60 <table_get_int8@@Base>
   12b38:	mov	r3, r0
   12b3c:	mov	r0, sl
   12b40:	mov	r1, r5
   12b44:	mov	r2, r7
   12b48:	bl	14430 <table_set_int8@@Base>
   12b4c:	b	12e8c <table_dupe@@Base+0x504>
   12b50:	mov	r0, r4
   12b54:	mov	r1, r5
   12b58:	mov	r2, r7
   12b5c:	bl	13c78 <table_get_uint8@@Base>
   12b60:	mov	r3, r0
   12b64:	mov	r0, sl
   12b68:	mov	r1, r5
   12b6c:	mov	r2, r7
   12b70:	bl	14458 <table_set_uint8@@Base>
   12b74:	b	12e8c <table_dupe@@Base+0x504>
   12b78:	mov	r0, r4
   12b7c:	mov	r1, r5
   12b80:	mov	r2, r7
   12b84:	bl	13c90 <table_get_int16@@Base>
   12b88:	mov	r3, r0
   12b8c:	mov	r0, sl
   12b90:	mov	r1, r5
   12b94:	mov	r2, r7
   12b98:	bl	14480 <table_set_int16@@Base>
   12b9c:	b	12e8c <table_dupe@@Base+0x504>
   12ba0:	mov	r0, r4
   12ba4:	mov	r1, r5
   12ba8:	mov	r2, r7
   12bac:	bl	13ca8 <table_get_uint16@@Base>
   12bb0:	mov	r3, r0
   12bb4:	mov	r0, sl
   12bb8:	mov	r1, r5
   12bbc:	mov	r2, r7
   12bc0:	bl	144a8 <table_set_uint16@@Base>
   12bc4:	b	12e8c <table_dupe@@Base+0x504>
   12bc8:	mov	r0, r4
   12bcc:	mov	r1, r5
   12bd0:	mov	r2, r7
   12bd4:	bl	13cc0 <table_get_int32@@Base>
   12bd8:	mov	r3, r0
   12bdc:	mov	r0, sl
   12be0:	mov	r1, r5
   12be4:	mov	r2, r7
   12be8:	bl	144d0 <table_set_int32@@Base>
   12bec:	b	12e8c <table_dupe@@Base+0x504>
   12bf0:	mov	r0, r4
   12bf4:	mov	r1, r5
   12bf8:	mov	r2, r7
   12bfc:	bl	13cd8 <table_get_uint32@@Base>
   12c00:	mov	r3, r0
   12c04:	mov	r0, sl
   12c08:	mov	r1, r5
   12c0c:	mov	r2, r7
   12c10:	bl	144f8 <table_set_uint32@@Base>
   12c14:	b	12e8c <table_dupe@@Base+0x504>
   12c18:	mov	r0, r4
   12c1c:	mov	r1, r5
   12c20:	mov	r2, r7
   12c24:	bl	13cf0 <table_get_int64@@Base>
   12c28:	stm	sp, {r0, r1}
   12c2c:	mov	r0, sl
   12c30:	mov	r1, r5
   12c34:	mov	r2, r7
   12c38:	bl	14520 <table_set_int64@@Base>
   12c3c:	b	12e8c <table_dupe@@Base+0x504>
   12c40:	mov	r0, r4
   12c44:	mov	r1, r5
   12c48:	mov	r2, r7
   12c4c:	bl	13d08 <table_get_uint64@@Base>
   12c50:	stm	sp, {r0, r1}
   12c54:	mov	r0, sl
   12c58:	mov	r1, r5
   12c5c:	mov	r2, r7
   12c60:	bl	14554 <table_set_uint64@@Base>
   12c64:	b	12e8c <table_dupe@@Base+0x504>
   12c68:	mov	r0, r4
   12c6c:	mov	r1, r5
   12c70:	mov	r2, r7
   12c74:	bl	13d20 <table_get_short@@Base>
   12c78:	mov	r3, r0
   12c7c:	mov	r0, sl
   12c80:	mov	r1, r5
   12c84:	mov	r2, r7
   12c88:	bl	14588 <table_set_short@@Base>
   12c8c:	b	12e8c <table_dupe@@Base+0x504>
   12c90:	mov	r0, r4
   12c94:	mov	r1, r5
   12c98:	mov	r2, r7
   12c9c:	bl	13d38 <table_get_ushort@@Base>
   12ca0:	mov	r3, r0
   12ca4:	mov	r0, sl
   12ca8:	mov	r1, r5
   12cac:	mov	r2, r7
   12cb0:	bl	145b0 <table_set_ushort@@Base>
   12cb4:	b	12e8c <table_dupe@@Base+0x504>
   12cb8:	mov	r0, r4
   12cbc:	mov	r1, r5
   12cc0:	mov	r2, r7
   12cc4:	bl	13d50 <table_get_long@@Base>
   12cc8:	mov	r3, r0
   12ccc:	mov	r0, sl
   12cd0:	mov	r1, r5
   12cd4:	mov	r2, r7
   12cd8:	bl	145d8 <table_set_long@@Base>
   12cdc:	b	12e8c <table_dupe@@Base+0x504>
   12ce0:	mov	r0, r4
   12ce4:	mov	r1, r5
   12ce8:	mov	r2, r7
   12cec:	bl	13d68 <table_get_ulong@@Base>
   12cf0:	mov	r3, r0
   12cf4:	mov	r0, sl
   12cf8:	mov	r1, r5
   12cfc:	mov	r2, r7
   12d00:	bl	14600 <table_set_ulong@@Base>
   12d04:	b	12e8c <table_dupe@@Base+0x504>
   12d08:	mov	r0, r4
   12d0c:	mov	r1, r5
   12d10:	mov	r2, r7
   12d14:	bl	13d80 <table_get_llong@@Base>
   12d18:	stm	sp, {r0, r1}
   12d1c:	mov	r0, sl
   12d20:	mov	r1, r5
   12d24:	mov	r2, r7
   12d28:	bl	14628 <table_set_llong@@Base>
   12d2c:	b	12e8c <table_dupe@@Base+0x504>
   12d30:	mov	r0, r4
   12d34:	mov	r1, r5
   12d38:	mov	r2, r7
   12d3c:	bl	13d98 <table_get_ullong@@Base>
   12d40:	stm	sp, {r0, r1}
   12d44:	mov	r0, sl
   12d48:	mov	r1, r5
   12d4c:	mov	r2, r7
   12d50:	bl	1465c <table_set_ullong@@Base>
   12d54:	b	12e8c <table_dupe@@Base+0x504>
   12d58:	mov	r0, r4
   12d5c:	mov	r1, r5
   12d60:	mov	r2, r7
   12d64:	bl	13db0 <table_get_float@@Base>
   12d68:	mov	r0, sl
   12d6c:	mov	r1, r5
   12d70:	mov	r2, r7
   12d74:	bl	14690 <table_set_float@@Base>
   12d78:	b	12e8c <table_dupe@@Base+0x504>
   12d7c:	mov	r0, r4
   12d80:	mov	r1, r5
   12d84:	mov	r2, r7
   12d88:	bl	13dc8 <table_get_double@@Base>
   12d8c:	mov	r0, sl
   12d90:	mov	r1, r5
   12d94:	mov	r2, r7
   12d98:	bl	146b8 <table_set_double@@Base>
   12d9c:	b	12e8c <table_dupe@@Base+0x504>
   12da0:	mov	r0, r4
   12da4:	mov	r1, r5
   12da8:	mov	r2, r7
   12dac:	bl	13de0 <table_get_ldouble@@Base>
   12db0:	mov	r0, sl
   12db4:	mov	r1, r5
   12db8:	mov	r2, r7
   12dbc:	bl	146e0 <table_set_ldouble@@Base>
   12dc0:	b	12e8c <table_dupe@@Base+0x504>
   12dc4:	mov	r0, r4
   12dc8:	mov	r1, r5
   12dcc:	mov	r2, r7
   12dd0:	bl	13df8 <table_get_char@@Base>
   12dd4:	mov	r3, r0
   12dd8:	mov	r0, sl
   12ddc:	mov	r1, r5
   12de0:	mov	r2, r7
   12de4:	bl	14728 <table_set_char@@Base>
   12de8:	b	12e8c <table_dupe@@Base+0x504>
   12dec:	mov	r0, r4
   12df0:	mov	r1, r5
   12df4:	mov	r2, r7
   12df8:	bl	13e10 <table_get_uchar@@Base>
   12dfc:	mov	r3, r0
   12e00:	mov	r0, sl
   12e04:	mov	r1, r5
   12e08:	mov	r2, r7
   12e0c:	bl	14750 <table_set_uchar@@Base>
   12e10:	b	12e8c <table_dupe@@Base+0x504>
   12e14:	mov	r0, r4
   12e18:	mov	r1, r5
   12e1c:	mov	r2, r7
   12e20:	bl	13e28 <table_get_string@@Base>
   12e24:	mov	r3, r0
   12e28:	mov	r0, sl
   12e2c:	mov	r1, r5
   12e30:	mov	r2, r7
   12e34:	bl	14708 <table_set_string@@Base>
   12e38:	b	12e8c <table_dupe@@Base+0x504>
   12e3c:	mov	r0, r4
   12e40:	mov	r1, r5
   12e44:	mov	r2, r7
   12e48:	bl	13c18 <table_get_bool@@Base>
   12e4c:	mov	r3, r0
   12e50:	mov	r0, sl
   12e54:	mov	r1, r5
   12e58:	mov	r2, r7
   12e5c:	bl	143b8 <table_set_bool@@Base>
   12e60:	b	12e8c <table_dupe@@Base+0x504>
   12e64:	mov	r0, r4
   12e68:	mov	r1, r5
   12e6c:	mov	r2, r7
   12e70:	bl	13e3c <table_get_ptr@@Base>
   12e74:	str	r0, [sp, #8]
   12e78:	mov	r0, sl
   12e7c:	mov	r1, r5
   12e80:	mov	r2, r7
   12e84:	mov	r3, r9
   12e88:	bl	14778 <table_set_ptr@@Base>
   12e8c:	add	r7, r7, #1
   12e90:	cmp	r6, r7
   12e94:	bne	12a5c <table_dupe@@Base+0xd4>
   12e98:	add	r5, r5, #1
   12e9c:	cmp	r5, r8
   12ea0:	bne	12a48 <table_dupe@@Base+0xc0>
   12ea4:	mov	r0, sl
   12ea8:	sub	sp, fp, #28
   12eac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

00012eb0 <table_get_major_version@@Base>:
   12eb0:	mov	r0, #0
   12eb4:	bx	lr

00012eb8 <table_get_minor_version@@Base>:
   12eb8:	mov	r0, #0
   12ebc:	bx	lr

00012ec0 <table_get_patch_version@@Base>:
   12ec0:	mov	r0, #0
   12ec4:	bx	lr

00012ec8 <table_get_version@@Base>:
   12ec8:	movw	r0, #22885	; 0x5965
   12ecc:	movt	r0, #1
   12ed0:	bx	lr

00012ed4 <table_get_callback_length@@Base>:
   12ed4:	ldr	r0, [r0, #32]
   12ed8:	bx	lr

00012edc <table_register_callback@@Base>:
   12edc:	push	{r4, r5, r6, r7, fp, lr}
   12ee0:	add	fp, sp, #16
   12ee4:	mov	r5, r0
   12ee8:	ldr	r0, [r0, #32]
   12eec:	mov	r4, r3
   12ef0:	mov	r6, r2
   12ef4:	mov	r7, r1
   12ef8:	cmp	r0, #1
   12efc:	blt	12f30 <table_register_callback@@Base+0x54>
   12f00:	ldr	r2, [r5, #36]	; 0x24
   12f04:	mov	r1, #0
   12f08:	ldr	r3, [r2, r1, lsl #2]
   12f0c:	cmp	r3, r7
   12f10:	bne	12f24 <table_register_callback@@Base+0x48>
   12f14:	ldr	r3, [r5, #40]	; 0x28
   12f18:	ldr	r3, [r3, r1, lsl #2]
   12f1c:	cmp	r3, r6
   12f20:	beq	12fb4 <table_register_callback@@Base+0xd8>
   12f24:	add	r1, r1, #1
   12f28:	cmp	r0, r1
   12f2c:	bne	12f08 <table_register_callback@@Base+0x2c>
   12f30:	ldr	r1, [r5, #48]	; 0x30
   12f34:	udiv	r2, r0, r1
   12f38:	mls	r2, r2, r1, r0
   12f3c:	cmp	r2, #0
   12f40:	bne	12f8c <table_register_callback@@Base+0xb0>
   12f44:	ldr	r2, [r5, #52]	; 0x34
   12f48:	ldr	r0, [r5, #36]	; 0x24
   12f4c:	add	r1, r2, r1
   12f50:	str	r1, [r5, #52]	; 0x34
   12f54:	lsl	r1, r1, #2
   12f58:	bl	11fb0 <realloc@plt>
   12f5c:	str	r0, [r5, #36]	; 0x24
   12f60:	ldr	r1, [r5, #52]	; 0x34
   12f64:	ldr	r0, [r5, #40]	; 0x28
   12f68:	lsl	r1, r1, #2
   12f6c:	bl	11fb0 <realloc@plt>
   12f70:	str	r0, [r5, #40]	; 0x28
   12f74:	ldr	r1, [r5, #52]	; 0x34
   12f78:	ldr	r0, [r5, #44]	; 0x2c
   12f7c:	lsl	r1, r1, #2
   12f80:	bl	11fb0 <realloc@plt>
   12f84:	str	r0, [r5, #44]	; 0x2c
   12f88:	ldr	r0, [r5, #32]
   12f8c:	ldr	r1, [r5, #36]	; 0x24
   12f90:	str	r7, [r1, r0, lsl #2]
   12f94:	ldr	r1, [r5, #40]	; 0x28
   12f98:	str	r6, [r1, r0, lsl #2]
   12f9c:	ldr	r1, [r5, #44]	; 0x2c
   12fa0:	str	r4, [r1, r0, lsl #2]
   12fa4:	ldr	r0, [r5, #32]
   12fa8:	add	r0, r0, #1
   12fac:	str	r0, [r5, #32]
   12fb0:	pop	{r4, r5, r6, r7, fp, pc}
   12fb4:	cmp	r1, #0
   12fb8:	beq	12f30 <table_register_callback@@Base+0x54>
   12fbc:	ldr	r0, [r5, #44]	; 0x2c
   12fc0:	ldr	r2, [r0, r1, lsl #2]
   12fc4:	orr	r2, r2, r4
   12fc8:	str	r2, [r0, r1, lsl #2]
   12fcc:	pop	{r4, r5, r6, r7, fp, pc}

00012fd0 <table_unregister_callback@@Base>:
   12fd0:	push	{r4, r5, r6, sl, fp, lr}
   12fd4:	add	fp, sp, #16
   12fd8:	ldr	r4, [r0, #32]
   12fdc:	cmp	r4, #1
   12fe0:	blt	13018 <table_unregister_callback@@Base+0x48>
   12fe4:	ldr	r3, [r0, #36]	; 0x24
   12fe8:	mov	r6, r0
   12fec:	mov	r0, #0
   12ff0:	ldr	r5, [r3, r0, lsl #2]
   12ff4:	cmp	r5, r1
   12ff8:	bne	1300c <table_unregister_callback@@Base+0x3c>
   12ffc:	ldr	r5, [r6, #40]	; 0x28
   13000:	ldr	r5, [r5, r0, lsl #2]
   13004:	cmp	r5, r2
   13008:	beq	1301c <table_unregister_callback@@Base+0x4c>
   1300c:	add	r0, r0, #1
   13010:	cmp	r0, r4
   13014:	bne	12ff0 <table_unregister_callback@@Base+0x20>
   13018:	pop	{r4, r5, r6, sl, fp, pc}
   1301c:	sub	r1, r4, #1
   13020:	cmp	r0, r1
   13024:	bge	130a8 <table_unregister_callback@@Base+0xd8>
   13028:	add	r2, r0, #1
   1302c:	ldr	r1, [r3, r2, lsl #2]
   13030:	str	r1, [r3, r0, lsl #2]
   13034:	ldr	r1, [r6, #40]	; 0x28
   13038:	ldr	r3, [r1, r2, lsl #2]
   1303c:	str	r3, [r1, r0, lsl #2]
   13040:	ldr	r1, [r6, #44]	; 0x2c
   13044:	ldr	r3, [r1, r2, lsl #2]
   13048:	str	r3, [r1, r0, lsl #2]
   1304c:	ldr	r1, [r6, #32]
   13050:	sub	r1, r1, #1
   13054:	cmp	r2, r1
   13058:	bge	130a8 <table_unregister_callback@@Base+0xd8>
   1305c:	ldr	r1, [r6, #36]	; 0x24
   13060:	add	r1, r1, r0, lsl #2
   13064:	ldr	r2, [r1, #8]
   13068:	str	r2, [r1, #4]
   1306c:	ldr	r1, [r6, #40]	; 0x28
   13070:	add	r1, r1, r0, lsl #2
   13074:	ldr	r2, [r1, #8]
   13078:	str	r2, [r1, #4]
   1307c:	ldr	r1, [r6, #44]	; 0x2c
   13080:	add	r1, r1, r0, lsl #2
   13084:	ldr	r2, [r1, #8]
   13088:	str	r2, [r1, #4]
   1308c:	add	r2, r0, #1
   13090:	add	r0, r0, #2
   13094:	ldr	r1, [r6, #32]
   13098:	sub	r1, r1, #1
   1309c:	cmp	r0, r1
   130a0:	mov	r0, r2
   130a4:	blt	1305c <table_unregister_callback@@Base+0x8c>
   130a8:	str	r1, [r6, #32]
   130ac:	ldr	r2, [r6, #48]	; 0x30
   130b0:	udiv	r0, r1, r2
   130b4:	mls	r0, r0, r2, r1
   130b8:	cmp	r0, #0
   130bc:	popne	{r4, r5, r6, sl, fp, pc}
   130c0:	ldr	r1, [r6, #52]	; 0x34
   130c4:	ldr	r0, [r6, #36]	; 0x24
   130c8:	subs	r1, r1, r2
   130cc:	str	r1, [r6, #52]	; 0x34
   130d0:	beq	13108 <table_unregister_callback@@Base+0x138>
   130d4:	lsl	r1, r1, #2
   130d8:	bl	11fb0 <realloc@plt>
   130dc:	str	r0, [r6, #36]	; 0x24
   130e0:	ldr	r1, [r6, #52]	; 0x34
   130e4:	ldr	r0, [r6, #40]	; 0x28
   130e8:	lsl	r1, r1, #2
   130ec:	bl	11fb0 <realloc@plt>
   130f0:	str	r0, [r6, #40]	; 0x28
   130f4:	ldr	r1, [r6, #52]	; 0x34
   130f8:	ldr	r0, [r6, #44]	; 0x2c
   130fc:	lsl	r1, r1, #2
   13100:	bl	11fb0 <realloc@plt>
   13104:	b	13128 <table_unregister_callback@@Base+0x158>
   13108:	bl	11f98 <free@plt>
   1310c:	ldr	r0, [r6, #40]	; 0x28
   13110:	bl	11f98 <free@plt>
   13114:	ldr	r0, [r6, #44]	; 0x2c
   13118:	bl	11f98 <free@plt>
   1311c:	mov	r0, #0
   13120:	str	r0, [r6, #36]	; 0x24
   13124:	str	r0, [r6, #40]	; 0x28
   13128:	str	r0, [r6, #44]	; 0x2c
   1312c:	pop	{r4, r5, r6, sl, fp, pc}

00013130 <table_notify@@Base>:
   13130:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13134:	add	fp, sp, #24
   13138:	sub	sp, sp, #8
   1313c:	mov	r7, r0
   13140:	ldr	r0, [r0, #32]
   13144:	cmp	r0, #1
   13148:	blt	131a4 <table_notify@@Base+0x74>
   1314c:	mov	r4, r3
   13150:	mov	r8, r2
   13154:	mov	r9, r1
   13158:	mov	r5, #0
   1315c:	ldr	r1, [r7, #44]	; 0x2c
   13160:	ldr	r1, [r1, r5, lsl #2]
   13164:	tst	r1, r4
   13168:	beq	13198 <table_notify@@Base+0x68>
   1316c:	ldr	r0, [r7, #36]	; 0x24
   13170:	ldr	r1, [r7, #40]	; 0x28
   13174:	mov	r2, r8
   13178:	mov	r3, r4
   1317c:	ldr	r6, [r0, r5, lsl #2]
   13180:	ldr	r0, [r1, r5, lsl #2]
   13184:	mov	r1, r9
   13188:	str	r0, [sp]
   1318c:	mov	r0, r7
   13190:	blx	r6
   13194:	ldr	r0, [r7, #32]
   13198:	add	r5, r5, #1
   1319c:	cmp	r5, r0
   131a0:	blt	1315c <table_notify@@Base+0x2c>
   131a4:	sub	sp, fp, #24
   131a8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

000131ac <table_column_init@@Base>:
   131ac:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   131b0:	add	fp, sp, #24
   131b4:	ldr	r7, [r0]
   131b8:	mov	r0, r2
   131bc:	mov	r4, r3
   131c0:	mov	r5, r2
   131c4:	mov	r6, r1
   131c8:	bl	11fec <strlen@plt>
   131cc:	add	r0, r0, #1
   131d0:	bl	11fc8 <malloc@plt>
   131d4:	ldr	r8, [fp, #8]
   131d8:	add	r6, r6, r6, lsl #1
   131dc:	cmp	r0, #0
   131e0:	str	r0, [r7, r6, lsl #2]
   131e4:	beq	131f0 <table_column_init@@Base+0x44>
   131e8:	mov	r1, r5
   131ec:	bl	11fbc <strcpy@plt>
   131f0:	add	r0, r7, r6, lsl #2
   131f4:	stmib	r0, {r4, r8}
   131f8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

000131fc <table_get_col_ptr@@Base>:
   131fc:	ldr	r0, [r0]
   13200:	add	r1, r1, r1, lsl #1
   13204:	add	r0, r0, r1, lsl #2
   13208:	bx	lr

0001320c <table_column_destroy@@Base>:
   1320c:	ldr	r0, [r0]
   13210:	add	r1, r1, r1, lsl #1
   13214:	ldr	r0, [r0, r1, lsl #2]
   13218:	cmp	r0, #0
   1321c:	bxeq	lr
   13220:	b	11f98 <free@plt>

00013224 <table_get_column_length@@Base>:
   13224:	ldr	r0, [r0, #4]
   13228:	bx	lr

0001322c <table_get_column@@Base>:
   1322c:	push	{r4, r5, r6, r7, fp, lr}
   13230:	add	fp, sp, #16
   13234:	ldr	r6, [r0, #4]
   13238:	cmp	r6, #1
   1323c:	blt	13278 <table_get_column@@Base+0x4c>
   13240:	ldr	r7, [r0]
   13244:	mov	r5, r1
   13248:	mov	r4, #0
   1324c:	ldr	r0, [r7]
   13250:	mov	r1, r5
   13254:	bl	11f80 <strcmp@plt>
   13258:	cmp	r0, #0
   1325c:	beq	1327c <table_get_column@@Base+0x50>
   13260:	add	r4, r4, #1
   13264:	add	r7, r7, #12
   13268:	cmp	r6, r4
   1326c:	bne	1324c <table_get_column@@Base+0x20>
   13270:	mov	r4, r6
   13274:	b	1327c <table_get_column@@Base+0x50>
   13278:	mov	r4, #0
   1327c:	cmp	r4, r6
   13280:	mvneq	r4, #0
   13284:	mov	r0, r4
   13288:	pop	{r4, r5, r6, r7, fp, pc}

0001328c <table_get_column_name@@Base>:
   1328c:	ldr	r0, [r0]
   13290:	add	r1, r1, r1, lsl #1
   13294:	ldr	r0, [r0, r1, lsl #2]
   13298:	bx	lr

0001329c <table_get_column_data_type@@Base>:
   1329c:	ldr	r0, [r0]
   132a0:	add	r1, r1, r1, lsl #1
   132a4:	add	r0, r0, r1, lsl #2
   132a8:	ldr	r0, [r0, #4]
   132ac:	bx	lr

000132b0 <table_add_column@@Base>:
   132b0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   132b4:	add	fp, sp, #24
   132b8:	sub	sp, sp, #8
   132bc:	mov	r4, r0
   132c0:	mov	r8, r1
   132c4:	ldr	r0, [r0, #4]
   132c8:	mov	r9, r2
   132cc:	ldr	r1, [r4, #8]
   132d0:	udiv	r2, r0, r1
   132d4:	mls	r0, r2, r1, r0
   132d8:	cmp	r0, #0
   132dc:	bne	13348 <table_add_column@@Base+0x98>
   132e0:	ldr	r2, [r4, #12]
   132e4:	ldr	r0, [r4]
   132e8:	add	r1, r2, r1
   132ec:	str	r1, [r4, #12]
   132f0:	add	r1, r1, r1, lsl #1
   132f4:	lsl	r1, r1, #2
   132f8:	bl	11fb0 <realloc@plt>
   132fc:	str	r0, [r4]
   13300:	mov	r0, r4
   13304:	bl	13edc <table_get_row_length@@Base>
   13308:	cmp	r0, #1
   1330c:	blt	13348 <table_add_column@@Base+0x98>
   13310:	mov	r6, r0
   13314:	mov	r7, #0
   13318:	mov	r0, r4
   1331c:	mov	r1, r7
   13320:	bl	13e74 <table_get_row_ptr@@Base>
   13324:	ldr	r1, [r4, #12]
   13328:	mov	r5, r0
   1332c:	ldr	r0, [r0]
   13330:	lsl	r1, r1, #2
   13334:	bl	11fb0 <realloc@plt>
   13338:	add	r7, r7, #1
   1333c:	str	r0, [r5]
   13340:	cmp	r6, r7
   13344:	bne	13318 <table_add_column@@Base+0x68>
   13348:	mov	r0, r4
   1334c:	bl	13edc <table_get_row_length@@Base>
   13350:	ldr	r6, [r4, #4]
   13354:	mov	r7, r0
   13358:	mov	r0, r9
   1335c:	bl	13be8 <table_get_default_compare_function_for_data_type@@Base>
   13360:	str	r0, [sp]
   13364:	mov	r0, r4
   13368:	mov	r1, r6
   1336c:	mov	r2, r8
   13370:	mov	r3, r9
   13374:	bl	131ac <table_column_init@@Base>
   13378:	cmp	r7, #1
   1337c:	blt	133a0 <table_add_column@@Base+0xf0>
   13380:	mov	r5, #0
   13384:	mov	r0, r4
   13388:	mov	r1, r5
   1338c:	mov	r2, r6
   13390:	bl	14ddc <table_cell_init@@Base>
   13394:	add	r5, r5, #1
   13398:	cmp	r7, r5
   1339c:	bne	13384 <table_add_column@@Base+0xd4>
   133a0:	ldr	r2, [r4, #4]
   133a4:	mov	r0, r4
   133a8:	mvn	r1, #0
   133ac:	mov	r3, #8
   133b0:	bl	13130 <table_notify@@Base>
   133b4:	ldr	r0, [r4, #4]
   133b8:	add	r1, r0, #1
   133bc:	str	r1, [r4, #4]
   133c0:	sub	sp, fp, #24
   133c4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

000133c8 <table_remove_column@@Base>:
   133c8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   133cc:	add	fp, sp, #24
   133d0:	mov	r5, r0
   133d4:	ldr	r0, [r0]
   133d8:	add	r6, r1, r1, lsl #1
   133dc:	mov	r9, r1
   133e0:	ldr	r0, [r0, r6, lsl #2]
   133e4:	cmp	r0, #0
   133e8:	beq	133f0 <table_remove_column@@Base+0x28>
   133ec:	bl	11f98 <free@plt>
   133f0:	ldr	r0, [r5, #4]
   133f4:	sub	r4, r0, #1
   133f8:	cmp	r4, r9
   133fc:	ble	13430 <table_remove_column@@Base+0x68>
   13400:	mvn	r1, r9
   13404:	add	r0, r1, r0
   13408:	lsl	r1, r6, #2
   1340c:	ldr	r2, [r5]
   13410:	subs	r0, r0, #1
   13414:	add	r2, r2, r1
   13418:	add	r1, r1, #12
   1341c:	vldr	d16, [r2, #12]
   13420:	ldr	r3, [r2, #20]
   13424:	str	r3, [r2, #8]
   13428:	vstr	d16, [r2]
   1342c:	bne	1340c <table_remove_column@@Base+0x44>
   13430:	mov	r0, r5
   13434:	bl	13edc <table_get_row_length@@Base>
   13438:	cmp	r0, #1
   1343c:	blt	13498 <table_remove_column@@Base+0xd0>
   13440:	mov	r6, r0
   13444:	mov	r7, #0
   13448:	mov	r0, r5
   1344c:	mov	r1, r7
   13450:	mov	r2, r9
   13454:	bl	14e18 <table_cell_destroy@@Base>
   13458:	mov	r0, r5
   1345c:	mov	r1, r7
   13460:	bl	13e74 <table_get_row_ptr@@Base>
   13464:	cmp	r4, r9
   13468:	ble	1348c <table_remove_column@@Base+0xc4>
   1346c:	mov	r1, r9
   13470:	ldr	r2, [r0]
   13474:	add	r3, r2, r1, lsl #2
   13478:	ldr	r3, [r3, #4]
   1347c:	str	r3, [r2, r1, lsl #2]
   13480:	add	r1, r1, #1
   13484:	cmp	r4, r1
   13488:	bne	13470 <table_remove_column@@Base+0xa8>
   1348c:	add	r7, r7, #1
   13490:	cmp	r7, r6
   13494:	bne	13448 <table_remove_column@@Base+0x80>
   13498:	ldmib	r5, {r0, r1}
   1349c:	sub	r0, r0, #1
   134a0:	udiv	r2, r0, r1
   134a4:	str	r0, [r5, #4]
   134a8:	mls	r0, r2, r1, r0
   134ac:	cmp	r0, #0
   134b0:	bne	1351c <table_remove_column@@Base+0x154>
   134b4:	ldr	r2, [r5, #12]
   134b8:	ldr	r0, [r5]
   134bc:	sub	r1, r2, r1
   134c0:	str	r1, [r5, #12]
   134c4:	add	r1, r1, r1, lsl #1
   134c8:	lsl	r1, r1, #2
   134cc:	bl	11fb0 <realloc@plt>
   134d0:	str	r0, [r5]
   134d4:	mov	r0, r5
   134d8:	bl	13edc <table_get_row_length@@Base>
   134dc:	cmp	r0, #1
   134e0:	blt	1351c <table_remove_column@@Base+0x154>
   134e4:	mov	r8, r0
   134e8:	mov	r7, #0
   134ec:	mov	r0, r5
   134f0:	mov	r1, r7
   134f4:	bl	13e74 <table_get_row_ptr@@Base>
   134f8:	ldr	r1, [r5, #12]
   134fc:	mov	r6, r0
   13500:	ldr	r0, [r0]
   13504:	lsl	r1, r1, #2
   13508:	bl	11fb0 <realloc@plt>
   1350c:	add	r7, r7, #1
   13510:	str	r0, [r6]
   13514:	cmp	r8, r7
   13518:	bne	134ec <table_remove_column@@Base+0x124>
   1351c:	mov	r0, r5
   13520:	mvn	r1, #0
   13524:	mov	r2, r9
   13528:	mov	r3, #16
   1352c:	bl	13130 <table_notify@@Base>
   13530:	mov	r0, #0
   13534:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

00013538 <table_get_column_compare_function@@Base>:
   13538:	ldr	r0, [r0]
   1353c:	add	r1, r1, r1, lsl #1
   13540:	add	r0, r0, r1, lsl #2
   13544:	ldr	r0, [r0, #8]
   13548:	bx	lr

0001354c <table_set_column_compare_function@@Base>:
   1354c:	ldr	r0, [r0]
   13550:	add	r1, r1, r1, lsl #1
   13554:	add	r0, r0, r1, lsl #2
   13558:	str	r2, [r0, #8]
   1355c:	bx	lr

00013560 <table_compare_bool@@Base>:
   13560:	cmp	r0, #0
   13564:	beq	1358c <table_compare_bool@@Base+0x2c>
   13568:	cmp	r1, #0
   1356c:	beq	13598 <table_compare_bool@@Base+0x38>
   13570:	ldrb	r2, [r1]
   13574:	ldrb	r0, [r0]
   13578:	mov	r1, #0
   1357c:	cmp	r0, r2
   13580:	mvncc	r1, #0
   13584:	movwhi	r1, #1
   13588:	b	1359c <table_compare_bool@@Base+0x3c>
   1358c:	cmp	r1, #0
   13590:	mvnne	r1, #0
   13594:	b	1359c <table_compare_bool@@Base+0x3c>
   13598:	mov	r1, #1
   1359c:	mov	r0, r1
   135a0:	bx	lr

000135a4 <table_compare_int@@Base>:
   135a4:	cmp	r0, #0
   135a8:	beq	135d0 <table_compare_int@@Base+0x2c>
   135ac:	cmp	r1, #0
   135b0:	beq	135dc <table_compare_int@@Base+0x38>
   135b4:	ldr	r2, [r1]
   135b8:	ldr	r0, [r0]
   135bc:	mov	r1, #0
   135c0:	cmp	r0, r2
   135c4:	mvnlt	r1, #0
   135c8:	movwgt	r1, #1
   135cc:	b	135e0 <table_compare_int@@Base+0x3c>
   135d0:	cmp	r1, #0
   135d4:	mvnne	r1, #0
   135d8:	b	135e0 <table_compare_int@@Base+0x3c>
   135dc:	mov	r1, #1
   135e0:	mov	r0, r1
   135e4:	bx	lr

000135e8 <table_compare_uint@@Base>:
   135e8:	cmp	r0, #0
   135ec:	beq	13614 <table_compare_uint@@Base+0x2c>
   135f0:	cmp	r1, #0
   135f4:	beq	13620 <table_compare_uint@@Base+0x38>
   135f8:	ldr	r2, [r1]
   135fc:	ldr	r0, [r0]
   13600:	mov	r1, #0
   13604:	cmp	r0, r2
   13608:	mvncc	r1, #0
   1360c:	movwhi	r1, #1
   13610:	b	13624 <table_compare_uint@@Base+0x3c>
   13614:	cmp	r1, #0
   13618:	mvnne	r1, #0
   1361c:	b	13624 <table_compare_uint@@Base+0x3c>
   13620:	mov	r1, #1
   13624:	mov	r0, r1
   13628:	bx	lr

0001362c <table_compare_int8@@Base>:
   1362c:	cmp	r0, #0
   13630:	beq	13658 <table_compare_int8@@Base+0x2c>
   13634:	cmp	r1, #0
   13638:	beq	13664 <table_compare_int8@@Base+0x38>
   1363c:	ldrsb	r2, [r1]
   13640:	ldrsb	r0, [r0]
   13644:	mov	r1, #0
   13648:	cmp	r0, r2
   1364c:	mvnlt	r1, #0
   13650:	movwgt	r1, #1
   13654:	b	13668 <table_compare_int8@@Base+0x3c>
   13658:	cmp	r1, #0
   1365c:	mvnne	r1, #0
   13660:	b	13668 <table_compare_int8@@Base+0x3c>
   13664:	mov	r1, #1
   13668:	mov	r0, r1
   1366c:	bx	lr

00013670 <table_compare_uint8@@Base>:
   13670:	cmp	r0, #0
   13674:	beq	1369c <table_compare_uint8@@Base+0x2c>
   13678:	cmp	r1, #0
   1367c:	beq	136a8 <table_compare_uint8@@Base+0x38>
   13680:	ldrb	r2, [r1]
   13684:	ldrb	r0, [r0]
   13688:	mov	r1, #0
   1368c:	cmp	r0, r2
   13690:	mvncc	r1, #0
   13694:	movwhi	r1, #1
   13698:	b	136ac <table_compare_uint8@@Base+0x3c>
   1369c:	cmp	r1, #0
   136a0:	mvnne	r1, #0
   136a4:	b	136ac <table_compare_uint8@@Base+0x3c>
   136a8:	mov	r1, #1
   136ac:	mov	r0, r1
   136b0:	bx	lr

000136b4 <table_compare_int16@@Base>:
   136b4:	cmp	r0, #0
   136b8:	beq	136e0 <table_compare_int16@@Base+0x2c>
   136bc:	cmp	r1, #0
   136c0:	beq	136ec <table_compare_int16@@Base+0x38>
   136c4:	ldrsh	r2, [r1]
   136c8:	ldrsh	r0, [r0]
   136cc:	mov	r1, #0
   136d0:	cmp	r0, r2
   136d4:	mvnlt	r1, #0
   136d8:	movwgt	r1, #1
   136dc:	b	136f0 <table_compare_int16@@Base+0x3c>
   136e0:	cmp	r1, #0
   136e4:	mvnne	r1, #0
   136e8:	b	136f0 <table_compare_int16@@Base+0x3c>
   136ec:	mov	r1, #1
   136f0:	mov	r0, r1
   136f4:	bx	lr

000136f8 <table_compare_uint16@@Base>:
   136f8:	cmp	r0, #0
   136fc:	beq	13724 <table_compare_uint16@@Base+0x2c>
   13700:	cmp	r1, #0
   13704:	beq	13730 <table_compare_uint16@@Base+0x38>
   13708:	ldrh	r2, [r1]
   1370c:	ldrh	r0, [r0]
   13710:	mov	r1, #0
   13714:	cmp	r0, r2
   13718:	mvncc	r1, #0
   1371c:	movwhi	r1, #1
   13720:	b	13734 <table_compare_uint16@@Base+0x3c>
   13724:	cmp	r1, #0
   13728:	mvnne	r1, #0
   1372c:	b	13734 <table_compare_uint16@@Base+0x3c>
   13730:	mov	r1, #1
   13734:	mov	r0, r1
   13738:	bx	lr

0001373c <table_compare_int32@@Base>:
   1373c:	cmp	r0, #0
   13740:	beq	13768 <table_compare_int32@@Base+0x2c>
   13744:	cmp	r1, #0
   13748:	beq	13774 <table_compare_int32@@Base+0x38>
   1374c:	ldr	r2, [r1]
   13750:	ldr	r0, [r0]
   13754:	mov	r1, #0
   13758:	cmp	r0, r2
   1375c:	mvnlt	r1, #0
   13760:	movwgt	r1, #1
   13764:	b	13778 <table_compare_int32@@Base+0x3c>
   13768:	cmp	r1, #0
   1376c:	mvnne	r1, #0
   13770:	b	13778 <table_compare_int32@@Base+0x3c>
   13774:	mov	r1, #1
   13778:	mov	r0, r1
   1377c:	bx	lr

00013780 <table_compare_uint32@@Base>:
   13780:	cmp	r0, #0
   13784:	beq	137ac <table_compare_uint32@@Base+0x2c>
   13788:	cmp	r1, #0
   1378c:	beq	137b8 <table_compare_uint32@@Base+0x38>
   13790:	ldr	r2, [r1]
   13794:	ldr	r0, [r0]
   13798:	mov	r1, #0
   1379c:	cmp	r0, r2
   137a0:	mvncc	r1, #0
   137a4:	movwhi	r1, #1
   137a8:	b	137bc <table_compare_uint32@@Base+0x3c>
   137ac:	cmp	r1, #0
   137b0:	mvnne	r1, #0
   137b4:	b	137bc <table_compare_uint32@@Base+0x3c>
   137b8:	mov	r1, #1
   137bc:	mov	r0, r1
   137c0:	bx	lr

000137c4 <table_compare_int64@@Base>:
   137c4:	cmp	r0, #0
   137c8:	beq	13810 <table_compare_int64@@Base+0x4c>
   137cc:	cmp	r1, #0
   137d0:	beq	1381c <table_compare_int64@@Base+0x58>
   137d4:	push	{r5, r7, fp, lr}
   137d8:	add	fp, sp, #8
   137dc:	ldm	r0, {r0, r5}
   137e0:	ldm	r1, {r2, r7}
   137e4:	mov	r1, #0
   137e8:	subs	r3, r0, r2
   137ec:	sbcs	r3, r5, r7
   137f0:	movwlt	r1, #1
   137f4:	cmp	r1, #0
   137f8:	mvnne	r1, #0
   137fc:	subs	r0, r2, r0
   13800:	sbcs	r0, r7, r5
   13804:	movwlt	r1, #1
   13808:	pop	{r5, r7, fp, lr}
   1380c:	b	13820 <table_compare_int64@@Base+0x5c>
   13810:	cmp	r1, #0
   13814:	mvnne	r1, #0
   13818:	b	13820 <table_compare_int64@@Base+0x5c>
   1381c:	mov	r1, #1
   13820:	mov	r0, r1
   13824:	bx	lr

00013828 <table_compare_uint64@@Base>:
   13828:	cmp	r0, #0
   1382c:	beq	13874 <table_compare_uint64@@Base+0x4c>
   13830:	cmp	r1, #0
   13834:	beq	13880 <table_compare_uint64@@Base+0x58>
   13838:	push	{r5, r7, fp, lr}
   1383c:	add	fp, sp, #8
   13840:	ldm	r0, {r0, r5}
   13844:	ldm	r1, {r2, r7}
   13848:	mov	r1, #0
   1384c:	subs	r3, r0, r2
   13850:	sbcs	r3, r5, r7
   13854:	movwcc	r1, #1
   13858:	cmp	r1, #0
   1385c:	mvnne	r1, #0
   13860:	subs	r0, r2, r0
   13864:	sbcs	r0, r7, r5
   13868:	movwcc	r1, #1
   1386c:	pop	{r5, r7, fp, lr}
   13870:	b	13884 <table_compare_uint64@@Base+0x5c>
   13874:	cmp	r1, #0
   13878:	mvnne	r1, #0
   1387c:	b	13884 <table_compare_uint64@@Base+0x5c>
   13880:	mov	r1, #1
   13884:	mov	r0, r1
   13888:	bx	lr

0001388c <table_compare_short@@Base>:
   1388c:	cmp	r0, #0
   13890:	beq	138b8 <table_compare_short@@Base+0x2c>
   13894:	cmp	r1, #0
   13898:	beq	138c4 <table_compare_short@@Base+0x38>
   1389c:	ldrsh	r2, [r1]
   138a0:	ldrsh	r0, [r0]
   138a4:	mov	r1, #0
   138a8:	cmp	r0, r2
   138ac:	mvnlt	r1, #0
   138b0:	movwgt	r1, #1
   138b4:	b	138c8 <table_compare_short@@Base+0x3c>
   138b8:	cmp	r1, #0
   138bc:	mvnne	r1, #0
   138c0:	b	138c8 <table_compare_short@@Base+0x3c>
   138c4:	mov	r1, #1
   138c8:	mov	r0, r1
   138cc:	bx	lr

000138d0 <table_compare_ushort@@Base>:
   138d0:	cmp	r0, #0
   138d4:	beq	138fc <table_compare_ushort@@Base+0x2c>
   138d8:	cmp	r1, #0
   138dc:	beq	13908 <table_compare_ushort@@Base+0x38>
   138e0:	ldrh	r2, [r1]
   138e4:	ldrh	r0, [r0]
   138e8:	mov	r1, #0
   138ec:	cmp	r0, r2
   138f0:	mvncc	r1, #0
   138f4:	movwhi	r1, #1
   138f8:	b	1390c <table_compare_ushort@@Base+0x3c>
   138fc:	cmp	r1, #0
   13900:	mvnne	r1, #0
   13904:	b	1390c <table_compare_ushort@@Base+0x3c>
   13908:	mov	r1, #1
   1390c:	mov	r0, r1
   13910:	bx	lr

00013914 <table_compare_long@@Base>:
   13914:	cmp	r0, #0
   13918:	beq	13940 <table_compare_long@@Base+0x2c>
   1391c:	cmp	r1, #0
   13920:	beq	1394c <table_compare_long@@Base+0x38>
   13924:	ldr	r2, [r1]
   13928:	ldr	r0, [r0]
   1392c:	mov	r1, #0
   13930:	cmp	r0, r2
   13934:	mvnlt	r1, #0
   13938:	movwgt	r1, #1
   1393c:	b	13950 <table_compare_long@@Base+0x3c>
   13940:	cmp	r1, #0
   13944:	mvnne	r1, #0
   13948:	b	13950 <table_compare_long@@Base+0x3c>
   1394c:	mov	r1, #1
   13950:	mov	r0, r1
   13954:	bx	lr

00013958 <table_compare_ulong@@Base>:
   13958:	cmp	r0, #0
   1395c:	beq	13984 <table_compare_ulong@@Base+0x2c>
   13960:	cmp	r1, #0
   13964:	beq	13990 <table_compare_ulong@@Base+0x38>
   13968:	ldr	r2, [r1]
   1396c:	ldr	r0, [r0]
   13970:	mov	r1, #0
   13974:	cmp	r0, r2
   13978:	mvncc	r1, #0
   1397c:	movwhi	r1, #1
   13980:	b	13994 <table_compare_ulong@@Base+0x3c>
   13984:	cmp	r1, #0
   13988:	mvnne	r1, #0
   1398c:	b	13994 <table_compare_ulong@@Base+0x3c>
   13990:	mov	r1, #1
   13994:	mov	r0, r1
   13998:	bx	lr

0001399c <table_compare_llong@@Base>:
   1399c:	cmp	r0, #0
   139a0:	beq	139e8 <table_compare_llong@@Base+0x4c>
   139a4:	cmp	r1, #0
   139a8:	beq	139f4 <table_compare_llong@@Base+0x58>
   139ac:	push	{r5, r7, fp, lr}
   139b0:	add	fp, sp, #8
   139b4:	ldm	r0, {r0, r5}
   139b8:	ldm	r1, {r2, r7}
   139bc:	mov	r1, #0
   139c0:	subs	r3, r0, r2
   139c4:	sbcs	r3, r5, r7
   139c8:	movwlt	r1, #1
   139cc:	cmp	r1, #0
   139d0:	mvnne	r1, #0
   139d4:	subs	r0, r2, r0
   139d8:	sbcs	r0, r7, r5
   139dc:	movwlt	r1, #1
   139e0:	pop	{r5, r7, fp, lr}
   139e4:	b	139f8 <table_compare_llong@@Base+0x5c>
   139e8:	cmp	r1, #0
   139ec:	mvnne	r1, #0
   139f0:	b	139f8 <table_compare_llong@@Base+0x5c>
   139f4:	mov	r1, #1
   139f8:	mov	r0, r1
   139fc:	bx	lr

00013a00 <table_compare_ullong@@Base>:
   13a00:	cmp	r0, #0
   13a04:	beq	13a2c <table_compare_ullong@@Base+0x2c>
   13a08:	cmp	r1, #0
   13a0c:	beq	13a38 <table_compare_ullong@@Base+0x38>
   13a10:	ldr	r2, [r1]
   13a14:	ldr	r0, [r0]
   13a18:	mov	r1, #0
   13a1c:	cmp	r0, r2
   13a20:	mvncc	r1, #0
   13a24:	movwhi	r1, #1
   13a28:	b	13a3c <table_compare_ullong@@Base+0x3c>
   13a2c:	cmp	r1, #0
   13a30:	mvnne	r1, #0
   13a34:	b	13a3c <table_compare_ullong@@Base+0x3c>
   13a38:	mov	r1, #1
   13a3c:	mov	r0, r1
   13a40:	bx	lr

00013a44 <table_compare_float@@Base>:
   13a44:	cmp	r0, #0
   13a48:	beq	13a74 <table_compare_float@@Base+0x30>
   13a4c:	cmp	r1, #0
   13a50:	beq	13a80 <table_compare_float@@Base+0x3c>
   13a54:	vldr	s0, [r1]
   13a58:	vldr	s2, [r0]
   13a5c:	mov	r1, #0
   13a60:	vcmpe.f32	s2, s0
   13a64:	vmrs	APSR_nzcv, fpscr
   13a68:	mvnmi	r1, #0
   13a6c:	movwgt	r1, #1
   13a70:	b	13a84 <table_compare_float@@Base+0x40>
   13a74:	cmp	r1, #0
   13a78:	mvnne	r1, #0
   13a7c:	b	13a84 <table_compare_float@@Base+0x40>
   13a80:	mov	r1, #1
   13a84:	mov	r0, r1
   13a88:	bx	lr

00013a8c <table_compare_double@@Base>:
   13a8c:	cmp	r0, #0
   13a90:	beq	13abc <table_compare_double@@Base+0x30>
   13a94:	cmp	r1, #0
   13a98:	beq	13ac8 <table_compare_double@@Base+0x3c>
   13a9c:	vldr	d16, [r1]
   13aa0:	vldr	d17, [r0]
   13aa4:	mov	r1, #0
   13aa8:	vcmpe.f64	d17, d16
   13aac:	vmrs	APSR_nzcv, fpscr
   13ab0:	mvnmi	r1, #0
   13ab4:	movwgt	r1, #1
   13ab8:	b	13acc <table_compare_double@@Base+0x40>
   13abc:	cmp	r1, #0
   13ac0:	mvnne	r1, #0
   13ac4:	b	13acc <table_compare_double@@Base+0x40>
   13ac8:	mov	r1, #1
   13acc:	mov	r0, r1
   13ad0:	bx	lr

00013ad4 <table_compare_ldouble@@Base>:
   13ad4:	cmp	r0, #0
   13ad8:	beq	13b04 <table_compare_ldouble@@Base+0x30>
   13adc:	cmp	r1, #0
   13ae0:	beq	13b10 <table_compare_ldouble@@Base+0x3c>
   13ae4:	vldr	d16, [r1]
   13ae8:	vldr	d17, [r0]
   13aec:	mov	r1, #0
   13af0:	vcmpe.f64	d17, d16
   13af4:	vmrs	APSR_nzcv, fpscr
   13af8:	mvnmi	r1, #0
   13afc:	movwgt	r1, #1
   13b00:	b	13b14 <table_compare_ldouble@@Base+0x40>
   13b04:	cmp	r1, #0
   13b08:	mvnne	r1, #0
   13b0c:	b	13b14 <table_compare_ldouble@@Base+0x40>
   13b10:	mov	r1, #1
   13b14:	mov	r0, r1
   13b18:	bx	lr

00013b1c <table_compare_char@@Base>:
   13b1c:	cmp	r0, #0
   13b20:	beq	13b48 <table_compare_char@@Base+0x2c>
   13b24:	cmp	r1, #0
   13b28:	beq	13b54 <table_compare_char@@Base+0x38>
   13b2c:	ldrb	r2, [r1]
   13b30:	ldrb	r0, [r0]
   13b34:	mov	r1, #0
   13b38:	cmp	r0, r2
   13b3c:	mvncc	r1, #0
   13b40:	movwhi	r1, #1
   13b44:	b	13b58 <table_compare_char@@Base+0x3c>
   13b48:	cmp	r1, #0
   13b4c:	mvnne	r1, #0
   13b50:	b	13b58 <table_compare_char@@Base+0x3c>
   13b54:	mov	r1, #1
   13b58:	mov	r0, r1
   13b5c:	bx	lr

00013b60 <table_compare_uchar@@Base>:
   13b60:	cmp	r0, #0
   13b64:	beq	13b8c <table_compare_uchar@@Base+0x2c>
   13b68:	cmp	r1, #0
   13b6c:	beq	13b98 <table_compare_uchar@@Base+0x38>
   13b70:	ldrb	r2, [r1]
   13b74:	ldrb	r0, [r0]
   13b78:	mov	r1, #0
   13b7c:	cmp	r0, r2
   13b80:	mvncc	r1, #0
   13b84:	movwhi	r1, #1
   13b88:	b	13b9c <table_compare_uchar@@Base+0x3c>
   13b8c:	cmp	r1, #0
   13b90:	mvnne	r1, #0
   13b94:	b	13b9c <table_compare_uchar@@Base+0x3c>
   13b98:	mov	r1, #1
   13b9c:	mov	r0, r1
   13ba0:	bx	lr

00013ba4 <table_compare_string@@Base>:
   13ba4:	cmp	r0, #0
   13ba8:	beq	13bb8 <table_compare_string@@Base+0x14>
   13bac:	cmp	r1, #0
   13bb0:	beq	13bc4 <table_compare_string@@Base+0x20>
   13bb4:	b	11f80 <strcmp@plt>
   13bb8:	cmp	r1, #0
   13bbc:	mvnne	r1, #0
   13bc0:	b	13bc8 <table_compare_string@@Base+0x24>
   13bc4:	mov	r1, #1
   13bc8:	mov	r0, r1
   13bcc:	bx	lr

00013bd0 <table_compare_ptr@@Base>:
   13bd0:	cmp	r0, r1
   13bd4:	mov	r2, #0
   13bd8:	mvncc	r2, #0
   13bdc:	movwhi	r2, #1
   13be0:	mov	r0, r2
   13be4:	bx	lr

00013be8 <table_get_default_compare_function_for_data_type@@Base>:
   13be8:	cmp	r0, #23
   13bec:	movhi	r0, #0
   13bf0:	bxhi	lr
   13bf4:	movw	r1, #22888	; 0x5968
   13bf8:	movt	r1, #1
   13bfc:	ldr	r0, [r1, r0, lsl #2]
   13c00:	bx	lr

00013c04 <table_get@@Base>:
   13c04:	push	{fp, lr}
   13c08:	mov	fp, sp
   13c0c:	bl	14dfc <table_get_cell_ptr@@Base>
   13c10:	ldr	r0, [r0]
   13c14:	pop	{fp, pc}

00013c18 <table_get_bool@@Base>:
   13c18:	push	{fp, lr}
   13c1c:	mov	fp, sp
   13c20:	bl	14dfc <table_get_cell_ptr@@Base>
   13c24:	ldr	r0, [r0]
   13c28:	ldrb	r0, [r0]
   13c2c:	pop	{fp, pc}

00013c30 <table_get_int@@Base>:
   13c30:	push	{fp, lr}
   13c34:	mov	fp, sp
   13c38:	bl	14dfc <table_get_cell_ptr@@Base>
   13c3c:	ldr	r0, [r0]
   13c40:	ldr	r0, [r0]
   13c44:	pop	{fp, pc}

00013c48 <table_get_uint@@Base>:
   13c48:	push	{fp, lr}
   13c4c:	mov	fp, sp
   13c50:	bl	14dfc <table_get_cell_ptr@@Base>
   13c54:	ldr	r0, [r0]
   13c58:	ldr	r0, [r0]
   13c5c:	pop	{fp, pc}

00013c60 <table_get_int8@@Base>:
   13c60:	push	{fp, lr}
   13c64:	mov	fp, sp
   13c68:	bl	14dfc <table_get_cell_ptr@@Base>
   13c6c:	ldr	r0, [r0]
   13c70:	ldrsb	r0, [r0]
   13c74:	pop	{fp, pc}

00013c78 <table_get_uint8@@Base>:
   13c78:	push	{fp, lr}
   13c7c:	mov	fp, sp
   13c80:	bl	14dfc <table_get_cell_ptr@@Base>
   13c84:	ldr	r0, [r0]
   13c88:	ldrb	r0, [r0]
   13c8c:	pop	{fp, pc}

00013c90 <table_get_int16@@Base>:
   13c90:	push	{fp, lr}
   13c94:	mov	fp, sp
   13c98:	bl	14dfc <table_get_cell_ptr@@Base>
   13c9c:	ldr	r0, [r0]
   13ca0:	ldrsh	r0, [r0]
   13ca4:	pop	{fp, pc}

00013ca8 <table_get_uint16@@Base>:
   13ca8:	push	{fp, lr}
   13cac:	mov	fp, sp
   13cb0:	bl	14dfc <table_get_cell_ptr@@Base>
   13cb4:	ldr	r0, [r0]
   13cb8:	ldrh	r0, [r0]
   13cbc:	pop	{fp, pc}

00013cc0 <table_get_int32@@Base>:
   13cc0:	push	{fp, lr}
   13cc4:	mov	fp, sp
   13cc8:	bl	14dfc <table_get_cell_ptr@@Base>
   13ccc:	ldr	r0, [r0]
   13cd0:	ldr	r0, [r0]
   13cd4:	pop	{fp, pc}

00013cd8 <table_get_uint32@@Base>:
   13cd8:	push	{fp, lr}
   13cdc:	mov	fp, sp
   13ce0:	bl	14dfc <table_get_cell_ptr@@Base>
   13ce4:	ldr	r0, [r0]
   13ce8:	ldr	r0, [r0]
   13cec:	pop	{fp, pc}

00013cf0 <table_get_int64@@Base>:
   13cf0:	push	{fp, lr}
   13cf4:	mov	fp, sp
   13cf8:	bl	14dfc <table_get_cell_ptr@@Base>
   13cfc:	ldr	r0, [r0]
   13d00:	ldrd	r0, [r0]
   13d04:	pop	{fp, pc}

00013d08 <table_get_uint64@@Base>:
   13d08:	push	{fp, lr}
   13d0c:	mov	fp, sp
   13d10:	bl	14dfc <table_get_cell_ptr@@Base>
   13d14:	ldr	r0, [r0]
   13d18:	ldrd	r0, [r0]
   13d1c:	pop	{fp, pc}

00013d20 <table_get_short@@Base>:
   13d20:	push	{fp, lr}
   13d24:	mov	fp, sp
   13d28:	bl	14dfc <table_get_cell_ptr@@Base>
   13d2c:	ldr	r0, [r0]
   13d30:	ldrsh	r0, [r0]
   13d34:	pop	{fp, pc}

00013d38 <table_get_ushort@@Base>:
   13d38:	push	{fp, lr}
   13d3c:	mov	fp, sp
   13d40:	bl	14dfc <table_get_cell_ptr@@Base>
   13d44:	ldr	r0, [r0]
   13d48:	ldrh	r0, [r0]
   13d4c:	pop	{fp, pc}

00013d50 <table_get_long@@Base>:
   13d50:	push	{fp, lr}
   13d54:	mov	fp, sp
   13d58:	bl	14dfc <table_get_cell_ptr@@Base>
   13d5c:	ldr	r0, [r0]
   13d60:	ldr	r0, [r0]
   13d64:	pop	{fp, pc}

00013d68 <table_get_ulong@@Base>:
   13d68:	push	{fp, lr}
   13d6c:	mov	fp, sp
   13d70:	bl	14dfc <table_get_cell_ptr@@Base>
   13d74:	ldr	r0, [r0]
   13d78:	ldr	r0, [r0]
   13d7c:	pop	{fp, pc}

00013d80 <table_get_llong@@Base>:
   13d80:	push	{fp, lr}
   13d84:	mov	fp, sp
   13d88:	bl	14dfc <table_get_cell_ptr@@Base>
   13d8c:	ldr	r0, [r0]
   13d90:	ldrd	r0, [r0]
   13d94:	pop	{fp, pc}

00013d98 <table_get_ullong@@Base>:
   13d98:	push	{fp, lr}
   13d9c:	mov	fp, sp
   13da0:	bl	14dfc <table_get_cell_ptr@@Base>
   13da4:	ldr	r0, [r0]
   13da8:	ldrd	r0, [r0]
   13dac:	pop	{fp, pc}

00013db0 <table_get_float@@Base>:
   13db0:	push	{fp, lr}
   13db4:	mov	fp, sp
   13db8:	bl	14dfc <table_get_cell_ptr@@Base>
   13dbc:	ldr	r0, [r0]
   13dc0:	vldr	s0, [r0]
   13dc4:	pop	{fp, pc}

00013dc8 <table_get_double@@Base>:
   13dc8:	push	{fp, lr}
   13dcc:	mov	fp, sp
   13dd0:	bl	14dfc <table_get_cell_ptr@@Base>
   13dd4:	ldr	r0, [r0]
   13dd8:	vldr	d0, [r0]
   13ddc:	pop	{fp, pc}

00013de0 <table_get_ldouble@@Base>:
   13de0:	push	{fp, lr}
   13de4:	mov	fp, sp
   13de8:	bl	14dfc <table_get_cell_ptr@@Base>
   13dec:	ldr	r0, [r0]
   13df0:	vldr	d0, [r0]
   13df4:	pop	{fp, pc}

00013df8 <table_get_char@@Base>:
   13df8:	push	{fp, lr}
   13dfc:	mov	fp, sp
   13e00:	bl	14dfc <table_get_cell_ptr@@Base>
   13e04:	ldr	r0, [r0]
   13e08:	ldrb	r0, [r0]
   13e0c:	pop	{fp, pc}

00013e10 <table_get_uchar@@Base>:
   13e10:	push	{fp, lr}
   13e14:	mov	fp, sp
   13e18:	bl	14dfc <table_get_cell_ptr@@Base>
   13e1c:	ldr	r0, [r0]
   13e20:	ldrb	r0, [r0]
   13e24:	pop	{fp, pc}

00013e28 <table_get_string@@Base>:
   13e28:	push	{fp, lr}
   13e2c:	mov	fp, sp
   13e30:	bl	14dfc <table_get_cell_ptr@@Base>
   13e34:	ldr	r0, [r0]
   13e38:	pop	{fp, pc}

00013e3c <table_get_ptr@@Base>:
   13e3c:	push	{fp, lr}
   13e40:	mov	fp, sp
   13e44:	bl	14dfc <table_get_cell_ptr@@Base>
   13e48:	ldr	r0, [r0]
   13e4c:	pop	{fp, pc}

00013e50 <table_row_init@@Base>:
   13e50:	push	{r4, r5, fp, lr}
   13e54:	add	fp, sp, #8
   13e58:	mov	r4, r1
   13e5c:	ldr	r1, [r0, #12]
   13e60:	ldr	r5, [r0, #16]
   13e64:	lsl	r0, r1, #2
   13e68:	bl	11fc8 <malloc@plt>
   13e6c:	str	r0, [r5, r4, lsl #2]
   13e70:	pop	{r4, r5, fp, pc}

00013e74 <table_get_row_ptr@@Base>:
   13e74:	ldr	r0, [r0, #16]
   13e78:	add	r0, r0, r1, lsl #2
   13e7c:	bx	lr

00013e80 <table_row_destroy@@Base>:
   13e80:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13e84:	add	fp, sp, #24
   13e88:	mov	r4, r1
   13e8c:	mov	r5, r0
   13e90:	bl	13224 <table_get_column_length@@Base>
   13e94:	ldr	r8, [r5, #16]
   13e98:	cmp	r0, #1
   13e9c:	blt	13ec4 <table_row_destroy@@Base+0x44>
   13ea0:	mov	r6, r0
   13ea4:	mov	r7, #0
   13ea8:	mov	r0, r5
   13eac:	mov	r1, r4
   13eb0:	mov	r2, r7
   13eb4:	bl	14e18 <table_cell_destroy@@Base>
   13eb8:	add	r7, r7, #1
   13ebc:	cmp	r6, r7
   13ec0:	bne	13ea8 <table_row_destroy@@Base+0x28>
   13ec4:	ldr	r0, [r8, r4, lsl #2]
   13ec8:	cmp	r0, #0
   13ecc:	beq	13ed8 <table_row_destroy@@Base+0x58>
   13ed0:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   13ed4:	b	11f98 <free@plt>
   13ed8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00013edc <table_get_row_length@@Base>:
   13edc:	ldr	r0, [r0, #20]
   13ee0:	bx	lr

00013ee4 <table_add_row@@Base>:
   13ee4:	push	{r4, r5, r6, r7, fp, lr}
   13ee8:	add	fp, sp, #16
   13eec:	ldr	r5, [r0, #20]
   13ef0:	ldr	r1, [r0, #24]
   13ef4:	mov	r4, r0
   13ef8:	udiv	r0, r5, r1
   13efc:	mls	r0, r0, r1, r5
   13f00:	cmp	r0, #0
   13f04:	bne	13f28 <table_add_row@@Base+0x44>
   13f08:	ldr	r2, [r4, #28]
   13f0c:	ldr	r0, [r4, #16]
   13f10:	add	r1, r2, r1
   13f14:	str	r1, [r4, #28]
   13f18:	lsl	r1, r1, #2
   13f1c:	bl	11fb0 <realloc@plt>
   13f20:	str	r0, [r4, #16]
   13f24:	ldr	r5, [r4, #20]
   13f28:	mov	r0, r4
   13f2c:	bl	13224 <table_get_column_length@@Base>
   13f30:	mov	r6, r0
   13f34:	ldr	r0, [r4, #12]
   13f38:	ldr	r7, [r4, #16]
   13f3c:	lsl	r0, r0, #2
   13f40:	bl	11fc8 <malloc@plt>
   13f44:	cmp	r6, #1
   13f48:	str	r0, [r7, r5, lsl #2]
   13f4c:	blt	13f70 <table_add_row@@Base+0x8c>
   13f50:	mov	r7, #0
   13f54:	mov	r0, r4
   13f58:	mov	r1, r5
   13f5c:	mov	r2, r7
   13f60:	bl	14ddc <table_cell_init@@Base>
   13f64:	add	r7, r7, #1
   13f68:	cmp	r6, r7
   13f6c:	bne	13f54 <table_add_row@@Base+0x70>
   13f70:	ldr	r1, [r4, #20]
   13f74:	mov	r0, r4
   13f78:	mvn	r2, #0
   13f7c:	mov	r3, #2
   13f80:	bl	13130 <table_notify@@Base>
   13f84:	ldr	r0, [r4, #20]
   13f88:	add	r1, r0, #1
   13f8c:	str	r1, [r4, #20]
   13f90:	pop	{r4, r5, r6, r7, fp, pc}

00013f94 <table_remove_row@@Base>:
   13f94:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13f98:	add	fp, sp, #24
   13f9c:	ldr	r8, [r0, #20]
   13fa0:	mov	r4, r1
   13fa4:	mov	r5, r0
   13fa8:	bl	13224 <table_get_column_length@@Base>
   13fac:	cmp	r0, #1
   13fb0:	blt	13ffc <table_remove_row@@Base+0x68>
   13fb4:	mov	r6, r0
   13fb8:	mov	r7, #0
   13fbc:	mov	r0, r5
   13fc0:	mov	r1, r7
   13fc4:	bl	1329c <table_get_column_data_type@@Base>
   13fc8:	cmp	r0, #23
   13fcc:	beq	13ff0 <table_remove_row@@Base+0x5c>
   13fd0:	mov	r0, r5
   13fd4:	mov	r1, r4
   13fd8:	mov	r2, r7
   13fdc:	bl	14dfc <table_get_cell_ptr@@Base>
   13fe0:	ldr	r0, [r0]
   13fe4:	cmp	r0, #0
   13fe8:	beq	13ff0 <table_remove_row@@Base+0x5c>
   13fec:	bl	11f98 <free@plt>
   13ff0:	add	r7, r7, #1
   13ff4:	cmp	r6, r7
   13ff8:	bne	13fbc <table_remove_row@@Base+0x28>
   13ffc:	ldr	r0, [r5, #16]
   14000:	ldr	r0, [r0, r4, lsl #2]
   14004:	cmp	r0, #0
   14008:	beq	14010 <table_remove_row@@Base+0x7c>
   1400c:	bl	11f98 <free@plt>
   14010:	sub	r0, r8, #1
   14014:	cmp	r0, r4
   14018:	ble	1403c <table_remove_row@@Base+0xa8>
   1401c:	mov	r1, r4
   14020:	ldr	r2, [r5, #16]
   14024:	add	r3, r2, r1, lsl #2
   14028:	ldr	r3, [r3, #4]
   1402c:	str	r3, [r2, r1, lsl #2]
   14030:	add	r1, r1, #1
   14034:	cmp	r0, r1
   14038:	bne	14020 <table_remove_row@@Base+0x8c>
   1403c:	ldr	r0, [r5, #20]
   14040:	ldr	r1, [r5, #24]
   14044:	sub	r0, r0, #1
   14048:	udiv	r2, r0, r1
   1404c:	str	r0, [r5, #20]
   14050:	mls	r0, r2, r1, r0
   14054:	cmp	r0, #0
   14058:	bne	14078 <table_remove_row@@Base+0xe4>
   1405c:	ldr	r2, [r5, #28]
   14060:	ldr	r0, [r5, #16]
   14064:	sub	r1, r2, r1
   14068:	str	r1, [r5, #28]
   1406c:	lsl	r1, r1, #2
   14070:	bl	11fb0 <realloc@plt>
   14074:	str	r0, [r5, #16]
   14078:	mov	r0, r5
   1407c:	mov	r1, r4
   14080:	mvn	r2, #0
   14084:	mov	r3, #4
   14088:	bl	13130 <table_notify@@Base>
   1408c:	mov	r0, #0
   14090:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00014094 <table_set_row_ptr@@Base>:
   14094:	ldr	r2, [r2]
   14098:	ldr	r0, [r0, #16]
   1409c:	str	r2, [r0, r1, lsl #2]
   140a0:	bx	lr

000140a4 <table_set@@Base>:
   140a4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   140a8:	add	fp, sp, #24
   140ac:	mov	r8, r3
   140b0:	mov	r4, r2
   140b4:	mov	r9, r1
   140b8:	mov	r6, r0
   140bc:	bl	14dfc <table_get_cell_ptr@@Base>
   140c0:	mov	r5, r0
   140c4:	mov	r0, r6
   140c8:	mov	r1, r4
   140cc:	bl	131fc <table_get_col_ptr@@Base>
   140d0:	ldr	r1, [fp, #8]
   140d4:	mvn	r7, #0
   140d8:	cmp	r1, #23
   140dc:	bhi	1439c <table_set@@Base+0x2f8>
   140e0:	add	r2, pc, #0
   140e4:	ldr	pc, [r2, r1, lsl #2]
   140e8:	andeq	r4, r1, r8, asr #2
   140ec:	andeq	r4, r1, r8, asr r1
   140f0:	andeq	r4, r1, r8, ror #2
   140f4:	andeq	r4, r1, r8, ror r1
   140f8:	andeq	r4, r1, r8, lsl #3
   140fc:	muleq	r1, r8, r1
   14100:	andeq	r4, r1, r8, lsr #3
   14104:			; <UNDEFINED> instruction: 0x000141b8
   14108:	andeq	r4, r1, r8, asr #3
   1410c:	ldrdeq	r4, [r1], -r8
   14110:	andeq	r4, r1, r8, ror #3
   14114:	strdeq	r4, [r1], -r8
   14118:	andeq	r4, r1, r0, lsr r2
   1411c:	andeq	r4, r1, r0, asr #4
   14120:	andeq	r4, r1, r0, asr r2
   14124:	andeq	r4, r1, r0, ror #4
   14128:	andeq	r4, r1, r0, ror r2
   1412c:	andeq	r4, r1, r4, lsr #5
   14130:			; <UNDEFINED> instruction: 0x000142b4
   14134:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14138:	andeq	r4, r1, r4, lsl #6
   1413c:	andeq	r4, r1, r4, lsl r3
   14140:	andeq	r4, r1, r0, asr r3
   14144:	andeq	r4, r1, r4, lsr #7
   14148:	ldr	r0, [r0, #4]
   1414c:	cmp	r0, #0
   14150:	bne	1439c <table_set@@Base+0x2f8>
   14154:	b	1427c <table_set@@Base+0x1d8>
   14158:	ldr	r0, [r0, #4]
   1415c:	cmp	r0, #1
   14160:	beq	1427c <table_set@@Base+0x1d8>
   14164:	b	1439c <table_set@@Base+0x2f8>
   14168:	ldr	r0, [r0, #4]
   1416c:	cmp	r0, #2
   14170:	beq	1435c <table_set@@Base+0x2b8>
   14174:	b	1439c <table_set@@Base+0x2f8>
   14178:	ldr	r0, [r0, #4]
   1417c:	cmp	r0, #3
   14180:	beq	1435c <table_set@@Base+0x2b8>
   14184:	b	1439c <table_set@@Base+0x2f8>
   14188:	ldr	r0, [r0, #4]
   1418c:	cmp	r0, #4
   14190:	beq	14204 <table_set@@Base+0x160>
   14194:	b	1439c <table_set@@Base+0x2f8>
   14198:	ldr	r0, [r0, #4]
   1419c:	cmp	r0, #5
   141a0:	beq	14204 <table_set@@Base+0x160>
   141a4:	b	1439c <table_set@@Base+0x2f8>
   141a8:	ldr	r0, [r0, #4]
   141ac:	cmp	r0, #6
   141b0:	beq	1427c <table_set@@Base+0x1d8>
   141b4:	b	1439c <table_set@@Base+0x2f8>
   141b8:	ldr	r0, [r0, #4]
   141bc:	cmp	r0, #7
   141c0:	beq	1427c <table_set@@Base+0x1d8>
   141c4:	b	1439c <table_set@@Base+0x2f8>
   141c8:	ldr	r0, [r0, #4]
   141cc:	cmp	r0, #8
   141d0:	beq	142c0 <table_set@@Base+0x21c>
   141d4:	b	1439c <table_set@@Base+0x2f8>
   141d8:	ldr	r0, [r0, #4]
   141dc:	cmp	r0, #9
   141e0:	beq	142c0 <table_set@@Base+0x21c>
   141e4:	b	1439c <table_set@@Base+0x2f8>
   141e8:	ldr	r0, [r0, #4]
   141ec:	cmp	r0, #10
   141f0:	beq	14204 <table_set@@Base+0x160>
   141f4:	b	1439c <table_set@@Base+0x2f8>
   141f8:	ldr	r0, [r0, #4]
   141fc:	cmp	r0, #11
   14200:	bne	1439c <table_set@@Base+0x2f8>
   14204:	ldr	r0, [r5]
   14208:	cmp	r0, #0
   1420c:	bne	14224 <table_set@@Base+0x180>
   14210:	mov	r0, #2
   14214:	bl	11fc8 <malloc@plt>
   14218:	cmp	r0, #0
   1421c:	str	r0, [r5]
   14220:	beq	1439c <table_set@@Base+0x2f8>
   14224:	ldrh	r1, [r8]
   14228:	strh	r1, [r0]
   1422c:	b	14384 <table_set@@Base+0x2e0>
   14230:	ldr	r0, [r0, #4]
   14234:	cmp	r0, #12
   14238:	beq	1427c <table_set@@Base+0x1d8>
   1423c:	b	1439c <table_set@@Base+0x2f8>
   14240:	ldr	r0, [r0, #4]
   14244:	cmp	r0, #13
   14248:	beq	1427c <table_set@@Base+0x1d8>
   1424c:	b	1439c <table_set@@Base+0x2f8>
   14250:	ldr	r0, [r0, #4]
   14254:	cmp	r0, #14
   14258:	beq	142c0 <table_set@@Base+0x21c>
   1425c:	b	1439c <table_set@@Base+0x2f8>
   14260:	ldr	r0, [r0, #4]
   14264:	cmp	r0, #15
   14268:	beq	142c0 <table_set@@Base+0x21c>
   1426c:	b	1439c <table_set@@Base+0x2f8>
   14270:	ldr	r0, [r0, #4]
   14274:	cmp	r0, #16
   14278:	bne	1439c <table_set@@Base+0x2f8>
   1427c:	ldr	r0, [r5]
   14280:	cmp	r0, #0
   14284:	bne	1429c <table_set@@Base+0x1f8>
   14288:	mov	r0, #4
   1428c:	bl	11fc8 <malloc@plt>
   14290:	cmp	r0, #0
   14294:	str	r0, [r5]
   14298:	beq	1439c <table_set@@Base+0x2f8>
   1429c:	ldr	r1, [r8]
   142a0:	b	142ec <table_set@@Base+0x248>
   142a4:	ldr	r0, [r0, #4]
   142a8:	cmp	r0, #17
   142ac:	beq	142c0 <table_set@@Base+0x21c>
   142b0:	b	1439c <table_set@@Base+0x2f8>
   142b4:	ldr	r0, [r0, #4]
   142b8:	cmp	r0, #18
   142bc:	bne	1439c <table_set@@Base+0x2f8>
   142c0:	ldr	r0, [r5]
   142c4:	cmp	r0, #0
   142c8:	bne	142e0 <table_set@@Base+0x23c>
   142cc:	mov	r0, #8
   142d0:	bl	11fc8 <malloc@plt>
   142d4:	cmp	r0, #0
   142d8:	str	r0, [r5]
   142dc:	beq	1439c <table_set@@Base+0x2f8>
   142e0:	ldr	r1, [r8]
   142e4:	ldr	r2, [r8, #4]
   142e8:	str	r2, [r0, #4]
   142ec:	str	r1, [r0]
   142f0:	b	14384 <table_set@@Base+0x2e0>
   142f4:	ldr	r0, [r0, #4]
   142f8:	cmp	r0, #19
   142fc:	beq	1435c <table_set@@Base+0x2b8>
   14300:	b	1439c <table_set@@Base+0x2f8>
   14304:	ldr	r0, [r0, #4]
   14308:	cmp	r0, #20
   1430c:	beq	1435c <table_set@@Base+0x2b8>
   14310:	b	1439c <table_set@@Base+0x2f8>
   14314:	ldr	r0, [r0, #4]
   14318:	cmp	r0, #21
   1431c:	bne	1439c <table_set@@Base+0x2f8>
   14320:	mov	r0, r8
   14324:	bl	11fec <strlen@plt>
   14328:	ldr	r2, [r5]
   1432c:	add	r1, r0, #1
   14330:	mov	r0, r2
   14334:	bl	11fb0 <realloc@plt>
   14338:	cmp	r0, #0
   1433c:	str	r0, [r5]
   14340:	beq	1439c <table_set@@Base+0x2f8>
   14344:	mov	r1, r8
   14348:	bl	11fbc <strcpy@plt>
   1434c:	b	14384 <table_set@@Base+0x2e0>
   14350:	ldr	r0, [r0, #4]
   14354:	cmp	r0, #22
   14358:	bne	1439c <table_set@@Base+0x2f8>
   1435c:	ldr	r0, [r5]
   14360:	cmp	r0, #0
   14364:	bne	1437c <table_set@@Base+0x2d8>
   14368:	mov	r0, #1
   1436c:	bl	11fc8 <malloc@plt>
   14370:	cmp	r0, #0
   14374:	str	r0, [r5]
   14378:	beq	1439c <table_set@@Base+0x2f8>
   1437c:	ldrb	r1, [r8]
   14380:	strb	r1, [r0]
   14384:	mov	r0, r6
   14388:	mov	r1, r9
   1438c:	mov	r2, r4
   14390:	mov	r3, #1
   14394:	bl	13130 <table_notify@@Base>
   14398:	mov	r7, #0
   1439c:	mov	r0, r7
   143a0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   143a4:	ldr	r0, [r0, #4]
   143a8:	cmp	r0, #23
   143ac:	bne	1439c <table_set@@Base+0x2f8>
   143b0:	str	r8, [r5]
   143b4:	b	14384 <table_set@@Base+0x2e0>

000143b8 <table_set_bool@@Base>:
   143b8:	push	{fp, lr}
   143bc:	mov	fp, sp
   143c0:	sub	sp, sp, #8
   143c4:	strb	r3, [fp, #-1]
   143c8:	mov	r3, #22
   143cc:	str	r3, [sp]
   143d0:	sub	r3, fp, #1
   143d4:	bl	140a4 <table_set@@Base>
   143d8:	mov	sp, fp
   143dc:	pop	{fp, pc}

000143e0 <table_set_int@@Base>:
   143e0:	push	{fp, lr}
   143e4:	mov	fp, sp
   143e8:	sub	sp, sp, #8
   143ec:	str	r3, [sp, #4]
   143f0:	mov	r3, #0
   143f4:	str	r3, [sp]
   143f8:	add	r3, sp, #4
   143fc:	bl	140a4 <table_set@@Base>
   14400:	mov	sp, fp
   14404:	pop	{fp, pc}

00014408 <table_set_uint@@Base>:
   14408:	push	{fp, lr}
   1440c:	mov	fp, sp
   14410:	sub	sp, sp, #8
   14414:	str	r3, [sp, #4]
   14418:	mov	r3, #1
   1441c:	str	r3, [sp]
   14420:	add	r3, sp, #4
   14424:	bl	140a4 <table_set@@Base>
   14428:	mov	sp, fp
   1442c:	pop	{fp, pc}

00014430 <table_set_int8@@Base>:
   14430:	push	{fp, lr}
   14434:	mov	fp, sp
   14438:	sub	sp, sp, #8
   1443c:	strb	r3, [fp, #-1]
   14440:	mov	r3, #2
   14444:	str	r3, [sp]
   14448:	sub	r3, fp, #1
   1444c:	bl	140a4 <table_set@@Base>
   14450:	mov	sp, fp
   14454:	pop	{fp, pc}

00014458 <table_set_uint8@@Base>:
   14458:	push	{fp, lr}
   1445c:	mov	fp, sp
   14460:	sub	sp, sp, #8
   14464:	strb	r3, [fp, #-1]
   14468:	mov	r3, #3
   1446c:	str	r3, [sp]
   14470:	sub	r3, fp, #1
   14474:	bl	140a4 <table_set@@Base>
   14478:	mov	sp, fp
   1447c:	pop	{fp, pc}

00014480 <table_set_int16@@Base>:
   14480:	push	{fp, lr}
   14484:	mov	fp, sp
   14488:	sub	sp, sp, #8
   1448c:	strh	r3, [fp, #-2]
   14490:	mov	r3, #4
   14494:	str	r3, [sp]
   14498:	sub	r3, fp, #2
   1449c:	bl	140a4 <table_set@@Base>
   144a0:	mov	sp, fp
   144a4:	pop	{fp, pc}

000144a8 <table_set_uint16@@Base>:
   144a8:	push	{fp, lr}
   144ac:	mov	fp, sp
   144b0:	sub	sp, sp, #8
   144b4:	strh	r3, [fp, #-2]
   144b8:	mov	r3, #5
   144bc:	str	r3, [sp]
   144c0:	sub	r3, fp, #2
   144c4:	bl	140a4 <table_set@@Base>
   144c8:	mov	sp, fp
   144cc:	pop	{fp, pc}

000144d0 <table_set_int32@@Base>:
   144d0:	push	{fp, lr}
   144d4:	mov	fp, sp
   144d8:	sub	sp, sp, #8
   144dc:	str	r3, [sp, #4]
   144e0:	mov	r3, #6
   144e4:	str	r3, [sp]
   144e8:	add	r3, sp, #4
   144ec:	bl	140a4 <table_set@@Base>
   144f0:	mov	sp, fp
   144f4:	pop	{fp, pc}

000144f8 <table_set_uint32@@Base>:
   144f8:	push	{fp, lr}
   144fc:	mov	fp, sp
   14500:	sub	sp, sp, #8
   14504:	str	r3, [sp, #4]
   14508:	mov	r3, #7
   1450c:	str	r3, [sp]
   14510:	add	r3, sp, #4
   14514:	bl	140a4 <table_set@@Base>
   14518:	mov	sp, fp
   1451c:	pop	{fp, pc}

00014520 <table_set_int64@@Base>:
   14520:	push	{fp, lr}
   14524:	mov	fp, sp
   14528:	sub	sp, sp, #16
   1452c:	ldr	r3, [fp, #12]
   14530:	str	r3, [sp, #12]
   14534:	ldr	r3, [fp, #8]
   14538:	str	r3, [sp, #8]
   1453c:	mov	r3, #8
   14540:	str	r3, [sp]
   14544:	add	r3, sp, #8
   14548:	bl	140a4 <table_set@@Base>
   1454c:	mov	sp, fp
   14550:	pop	{fp, pc}

00014554 <table_set_uint64@@Base>:
   14554:	push	{fp, lr}
   14558:	mov	fp, sp
   1455c:	sub	sp, sp, #16
   14560:	ldr	r3, [fp, #12]
   14564:	str	r3, [sp, #12]
   14568:	ldr	r3, [fp, #8]
   1456c:	str	r3, [sp, #8]
   14570:	mov	r3, #9
   14574:	str	r3, [sp]
   14578:	add	r3, sp, #8
   1457c:	bl	140a4 <table_set@@Base>
   14580:	mov	sp, fp
   14584:	pop	{fp, pc}

00014588 <table_set_short@@Base>:
   14588:	push	{fp, lr}
   1458c:	mov	fp, sp
   14590:	sub	sp, sp, #8
   14594:	strh	r3, [fp, #-2]
   14598:	mov	r3, #10
   1459c:	str	r3, [sp]
   145a0:	sub	r3, fp, #2
   145a4:	bl	140a4 <table_set@@Base>
   145a8:	mov	sp, fp
   145ac:	pop	{fp, pc}

000145b0 <table_set_ushort@@Base>:
   145b0:	push	{fp, lr}
   145b4:	mov	fp, sp
   145b8:	sub	sp, sp, #8
   145bc:	strh	r3, [fp, #-2]
   145c0:	mov	r3, #11
   145c4:	str	r3, [sp]
   145c8:	sub	r3, fp, #2
   145cc:	bl	140a4 <table_set@@Base>
   145d0:	mov	sp, fp
   145d4:	pop	{fp, pc}

000145d8 <table_set_long@@Base>:
   145d8:	push	{fp, lr}
   145dc:	mov	fp, sp
   145e0:	sub	sp, sp, #8
   145e4:	str	r3, [sp, #4]
   145e8:	mov	r3, #12
   145ec:	str	r3, [sp]
   145f0:	add	r3, sp, #4
   145f4:	bl	140a4 <table_set@@Base>
   145f8:	mov	sp, fp
   145fc:	pop	{fp, pc}

00014600 <table_set_ulong@@Base>:
   14600:	push	{fp, lr}
   14604:	mov	fp, sp
   14608:	sub	sp, sp, #8
   1460c:	str	r3, [sp, #4]
   14610:	mov	r3, #13
   14614:	str	r3, [sp]
   14618:	add	r3, sp, #4
   1461c:	bl	140a4 <table_set@@Base>
   14620:	mov	sp, fp
   14624:	pop	{fp, pc}

00014628 <table_set_llong@@Base>:
   14628:	push	{fp, lr}
   1462c:	mov	fp, sp
   14630:	sub	sp, sp, #16
   14634:	ldr	r3, [fp, #12]
   14638:	str	r3, [sp, #12]
   1463c:	ldr	r3, [fp, #8]
   14640:	str	r3, [sp, #8]
   14644:	mov	r3, #14
   14648:	str	r3, [sp]
   1464c:	add	r3, sp, #8
   14650:	bl	140a4 <table_set@@Base>
   14654:	mov	sp, fp
   14658:	pop	{fp, pc}

0001465c <table_set_ullong@@Base>:
   1465c:	push	{fp, lr}
   14660:	mov	fp, sp
   14664:	sub	sp, sp, #16
   14668:	ldr	r3, [fp, #12]
   1466c:	str	r3, [sp, #12]
   14670:	ldr	r3, [fp, #8]
   14674:	str	r3, [sp, #8]
   14678:	mov	r3, #15
   1467c:	str	r3, [sp]
   14680:	add	r3, sp, #8
   14684:	bl	140a4 <table_set@@Base>
   14688:	mov	sp, fp
   1468c:	pop	{fp, pc}

00014690 <table_set_float@@Base>:
   14690:	push	{fp, lr}
   14694:	mov	fp, sp
   14698:	sub	sp, sp, #8
   1469c:	mov	r3, #16
   146a0:	vstr	s0, [sp, #4]
   146a4:	str	r3, [sp]
   146a8:	add	r3, sp, #4
   146ac:	bl	140a4 <table_set@@Base>
   146b0:	mov	sp, fp
   146b4:	pop	{fp, pc}

000146b8 <table_set_double@@Base>:
   146b8:	push	{fp, lr}
   146bc:	mov	fp, sp
   146c0:	sub	sp, sp, #16
   146c4:	mov	r3, #17
   146c8:	vstr	d0, [sp, #8]
   146cc:	str	r3, [sp]
   146d0:	add	r3, sp, #8
   146d4:	bl	140a4 <table_set@@Base>
   146d8:	mov	sp, fp
   146dc:	pop	{fp, pc}

000146e0 <table_set_ldouble@@Base>:
   146e0:	push	{fp, lr}
   146e4:	mov	fp, sp
   146e8:	sub	sp, sp, #16
   146ec:	mov	r3, #18
   146f0:	vstr	d0, [sp, #8]
   146f4:	str	r3, [sp]
   146f8:	add	r3, sp, #8
   146fc:	bl	140a4 <table_set@@Base>
   14700:	mov	sp, fp
   14704:	pop	{fp, pc}

00014708 <table_set_string@@Base>:
   14708:	push	{fp, lr}
   1470c:	mov	fp, sp
   14710:	sub	sp, sp, #8
   14714:	mov	ip, #21
   14718:	str	ip, [sp]
   1471c:	bl	140a4 <table_set@@Base>
   14720:	mov	sp, fp
   14724:	pop	{fp, pc}

00014728 <table_set_char@@Base>:
   14728:	push	{fp, lr}
   1472c:	mov	fp, sp
   14730:	sub	sp, sp, #8
   14734:	strb	r3, [fp, #-1]
   14738:	mov	r3, #19
   1473c:	str	r3, [sp]
   14740:	sub	r3, fp, #1
   14744:	bl	140a4 <table_set@@Base>
   14748:	mov	sp, fp
   1474c:	pop	{fp, pc}

00014750 <table_set_uchar@@Base>:
   14750:	push	{fp, lr}
   14754:	mov	fp, sp
   14758:	sub	sp, sp, #8
   1475c:	strb	r3, [fp, #-1]
   14760:	mov	r3, #20
   14764:	str	r3, [sp]
   14768:	sub	r3, fp, #1
   1476c:	bl	140a4 <table_set@@Base>
   14770:	mov	sp, fp
   14774:	pop	{fp, pc}

00014778 <table_set_ptr@@Base>:
   14778:	push	{fp, lr}
   1477c:	mov	fp, sp
   14780:	sub	sp, sp, #8
   14784:	mov	ip, #23
   14788:	str	ip, [sp]
   1478c:	bl	140a4 <table_set@@Base>
   14790:	mov	sp, fp
   14794:	pop	{fp, pc}

00014798 <table_serialize@@Base>:
   14798:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1479c:	add	fp, sp, #28
   147a0:	sub	sp, sp, #4
   147a4:	mov	r5, r1
   147a8:	mov	r4, r0
   147ac:	bl	13edc <table_get_row_length@@Base>
   147b0:	str	r0, [sp]
   147b4:	mov	r0, r4
   147b8:	bl	13224 <table_get_column_length@@Base>
   147bc:	str	r0, [r5]
   147c0:	mov	r9, r0
   147c4:	ldr	r0, [r4, #8]
   147c8:	cmp	r9, #1
   147cc:	str	r0, [r5, #4]
   147d0:	add	r5, r5, #8
   147d4:	blt	14828 <table_serialize@@Base+0x90>
   147d8:	mov	r6, #0
   147dc:	mov	r0, r4
   147e0:	mov	r1, r6
   147e4:	bl	1328c <table_get_column_name@@Base>
   147e8:	mov	r8, r0
   147ec:	bl	11fec <strlen@plt>
   147f0:	mov	sl, r0
   147f4:	mov	r0, r4
   147f8:	mov	r1, r6
   147fc:	bl	1329c <table_get_column_data_type@@Base>
   14800:	str	r0, [r5], #4
   14804:	add	r7, sl, #1
   14808:	mov	r1, r8
   1480c:	mov	r0, r5
   14810:	mov	r2, r7
   14814:	bl	1201c <strncpy@plt>
   14818:	add	r6, r6, #1
   1481c:	add	r5, r5, r7
   14820:	cmp	r9, r6
   14824:	bne	147dc <table_serialize@@Base+0x44>
   14828:	ldr	r1, [sp]
   1482c:	add	r7, r5, #8
   14830:	str	r1, [r5]
   14834:	cmp	r1, #1
   14838:	ldr	r0, [r4, #24]
   1483c:	str	r0, [r5, #4]
   14840:	blt	149b0 <table_serialize@@Base+0x218>
   14844:	mov	r8, #0
   14848:	cmp	r9, #1
   1484c:	blt	149a0 <table_serialize@@Base+0x208>
   14850:	mov	r6, #0
   14854:	mov	r0, r4
   14858:	mov	r1, r6
   1485c:	bl	1329c <table_get_column_data_type@@Base>
   14860:	cmp	r0, #23
   14864:	bhi	1495c <table_serialize@@Base+0x1c4>
   14868:	add	r1, pc, #0
   1486c:	ldr	pc, [r1, r0, lsl #2]
   14870:	ldrdeq	r4, [r1], -r0
   14874:	ldrdeq	r4, [r1], -r0
   14878:	andeq	r4, r1, ip, ror #17
   1487c:	andeq	r4, r1, ip, ror #17
   14880:	andeq	r4, r1, r8, lsl #18
   14884:	andeq	r4, r1, r8, lsl #18
   14888:	ldrdeq	r4, [r1], -r0
   1488c:	ldrdeq	r4, [r1], -r0
   14890:	andeq	r4, r1, r4, lsr #18
   14894:	andeq	r4, r1, r4, lsr #18
   14898:	andeq	r4, r1, r8, lsl #18
   1489c:	andeq	r4, r1, r8, lsl #18
   148a0:	ldrdeq	r4, [r1], -r0
   148a4:	ldrdeq	r4, [r1], -r0
   148a8:	andeq	r4, r1, r4, lsr #18
   148ac:	andeq	r4, r1, r4, lsr #18
   148b0:	ldrdeq	r4, [r1], -r0
   148b4:	andeq	r4, r1, r0, asr #18
   148b8:	andeq	r4, r1, r0, asr #18
   148bc:	andeq	r4, r1, ip, ror #17
   148c0:	andeq	r4, r1, ip, ror #17
   148c4:	andeq	r4, r1, ip, ror #18
   148c8:	andeq	r4, r1, ip, ror #17
   148cc:	ldrdeq	r4, [r1], -r0
   148d0:	mov	r0, r4
   148d4:	mov	r1, r8
   148d8:	mov	r2, r6
   148dc:	bl	13c04 <table_get@@Base>
   148e0:	ldr	r0, [r0]
   148e4:	str	r0, [r7], #4
   148e8:	b	1495c <table_serialize@@Base+0x1c4>
   148ec:	mov	r0, r4
   148f0:	mov	r1, r8
   148f4:	mov	r2, r6
   148f8:	bl	13c04 <table_get@@Base>
   148fc:	ldrb	r0, [r0]
   14900:	strb	r0, [r7], #1
   14904:	b	1495c <table_serialize@@Base+0x1c4>
   14908:	mov	r0, r4
   1490c:	mov	r1, r8
   14910:	mov	r2, r6
   14914:	bl	13c04 <table_get@@Base>
   14918:	ldrh	r0, [r0]
   1491c:	strh	r0, [r7], #2
   14920:	b	1495c <table_serialize@@Base+0x1c4>
   14924:	mov	r0, r4
   14928:	mov	r1, r8
   1492c:	mov	r2, r6
   14930:	bl	13c04 <table_get@@Base>
   14934:	ldrd	r0, [r0]
   14938:	strd	r0, [r7]
   1493c:	b	14958 <table_serialize@@Base+0x1c0>
   14940:	mov	r0, r4
   14944:	mov	r1, r8
   14948:	mov	r2, r6
   1494c:	bl	13c04 <table_get@@Base>
   14950:	vldr	d16, [r0]
   14954:	vstr	d16, [r7]
   14958:	add	r7, r7, #8
   1495c:	add	r6, r6, #1
   14960:	cmp	r9, r6
   14964:	bne	14854 <table_serialize@@Base+0xbc>
   14968:	b	149a0 <table_serialize@@Base+0x208>
   1496c:	mov	r0, r4
   14970:	mov	r1, r8
   14974:	mov	r2, r6
   14978:	bl	13e28 <table_get_string@@Base>
   1497c:	mov	sl, r0
   14980:	bl	11fec <strlen@plt>
   14984:	add	r5, r0, #1
   14988:	mov	r0, r7
   1498c:	mov	r1, sl
   14990:	mov	r2, r5
   14994:	bl	1201c <strncpy@plt>
   14998:	add	r7, r7, r5
   1499c:	b	1495c <table_serialize@@Base+0x1c4>
   149a0:	ldr	r0, [sp]
   149a4:	add	r8, r8, #1
   149a8:	cmp	r8, r0
   149ac:	bne	14848 <table_serialize@@Base+0xb0>
   149b0:	ldr	r0, [r4, #32]
   149b4:	str	r0, [r7]
   149b8:	ldr	r0, [r4, #48]	; 0x30
   149bc:	str	r0, [r7, #4]
   149c0:	ldr	r0, [r4, #32]
   149c4:	cmp	r0, #1
   149c8:	blt	14a0c <table_serialize@@Base+0x274>
   149cc:	add	r0, r7, #8
   149d0:	mov	r1, #0
   149d4:	ldr	r2, [r4, #36]	; 0x24
   149d8:	ldr	r2, [r2, r1, lsl #2]
   149dc:	str	r2, [r0]
   149e0:	ldr	r2, [r4, #40]	; 0x28
   149e4:	ldr	r2, [r2, r1, lsl #2]
   149e8:	str	r2, [r0, #4]
   149ec:	ldr	r2, [r4, #44]	; 0x2c
   149f0:	ldr	r2, [r2, r1, lsl #2]
   149f4:	add	r1, r1, #1
   149f8:	str	r2, [r0, #8]
   149fc:	add	r0, r0, #12
   14a00:	ldr	r2, [r4, #32]
   14a04:	cmp	r1, r2
   14a08:	blt	149d4 <table_serialize@@Base+0x23c>
   14a0c:	sub	sp, fp, #28
   14a10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

00014a14 <table_deserialize@@Base>:
   14a14:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14a18:	add	fp, sp, #24
   14a1c:	sub	sp, sp, #8
   14a20:	mov	r5, r0
   14a24:	bl	12800 <table_new@@Base>
   14a28:	mov	r4, r0
   14a2c:	ldr	r0, [r5, #4]
   14a30:	ldr	r9, [r5]
   14a34:	str	r0, [r4, #8]
   14a38:	cmp	r9, #1
   14a3c:	ldr	r8, [r5, #8]!
   14a40:	add	r6, r5, #4
   14a44:	blt	14a78 <table_deserialize@@Base+0x64>
   14a48:	mov	r7, r9
   14a4c:	mov	r0, r4
   14a50:	mov	r1, r6
   14a54:	mov	r2, r8
   14a58:	bl	132b0 <table_add_column@@Base>
   14a5c:	mov	r0, r6
   14a60:	bl	11fec <strlen@plt>
   14a64:	add	r5, r5, r0
   14a68:	subs	r7, r7, #1
   14a6c:	ldr	r8, [r5, #5]!
   14a70:	add	r6, r5, #4
   14a74:	bne	14a4c <table_deserialize@@Base+0x38>
   14a78:	ldr	r0, [r6]
   14a7c:	add	r6, r5, #8
   14a80:	cmp	r8, #1
   14a84:	str	r0, [r4, #24]
   14a88:	blt	14da0 <table_deserialize@@Base+0x38c>
   14a8c:	mov	r7, #0
   14a90:	mov	r0, r4
   14a94:	bl	13ee4 <table_add_row@@Base>
   14a98:	cmp	r9, #1
   14a9c:	blt	14d94 <table_deserialize@@Base+0x380>
   14aa0:	mov	r5, #0
   14aa4:	mov	r0, r4
   14aa8:	mov	r1, r5
   14aac:	bl	1329c <table_get_column_data_type@@Base>
   14ab0:	cmp	r0, #23
   14ab4:	bhi	14cfc <table_deserialize@@Base+0x2e8>
   14ab8:	add	r1, pc, #0
   14abc:	ldr	pc, [r1, r0, lsl #2]
   14ac0:	andeq	r4, r1, r0, lsr #22
   14ac4:	andeq	r4, r1, r8, lsr fp
   14ac8:	andeq	r4, r1, r0, asr fp
   14acc:	andeq	r4, r1, r8, ror #22
   14ad0:	andeq	r4, r1, r0, lsl #23
   14ad4:	muleq	r1, r8, fp
   14ad8:			; <UNDEFINED> instruction: 0x00014bb0
   14adc:	andeq	r4, r1, r8, asr #23
   14ae0:	andeq	r4, r1, r0, ror #23
   14ae4:	strdeq	r4, [r1], -ip
   14ae8:	andeq	r4, r1, r8, lsl ip
   14aec:	andeq	r4, r1, r0, lsr ip
   14af0:	andeq	r4, r1, r8, asr #24
   14af4:	andeq	r4, r1, r0, ror #24
   14af8:	andeq	r4, r1, r8, ror ip
   14afc:	muleq	r1, r4, ip
   14b00:			; <UNDEFINED> instruction: 0x00014cb0
   14b04:	andeq	r4, r1, ip, asr #25
   14b08:	andeq	r4, r1, r4, ror #25
   14b0c:	andeq	r4, r1, ip, lsl #26
   14b10:	andeq	r4, r1, r4, lsr #26
   14b14:	andeq	r4, r1, ip, lsr sp
   14b18:	andeq	r4, r1, r4, ror #26
   14b1c:	andeq	r4, r1, ip, ror sp
   14b20:	ldr	r3, [r6], #4
   14b24:	mov	r0, r4
   14b28:	mov	r1, r7
   14b2c:	mov	r2, r5
   14b30:	bl	143e0 <table_set_int@@Base>
   14b34:	b	14cfc <table_deserialize@@Base+0x2e8>
   14b38:	ldr	r3, [r6], #4
   14b3c:	mov	r0, r4
   14b40:	mov	r1, r7
   14b44:	mov	r2, r5
   14b48:	bl	14408 <table_set_uint@@Base>
   14b4c:	b	14cfc <table_deserialize@@Base+0x2e8>
   14b50:	ldrsb	r3, [r6], #1
   14b54:	mov	r0, r4
   14b58:	mov	r1, r7
   14b5c:	mov	r2, r5
   14b60:	bl	14430 <table_set_int8@@Base>
   14b64:	b	14cfc <table_deserialize@@Base+0x2e8>
   14b68:	ldrb	r3, [r6], #1
   14b6c:	mov	r0, r4
   14b70:	mov	r1, r7
   14b74:	mov	r2, r5
   14b78:	bl	14458 <table_set_uint8@@Base>
   14b7c:	b	14cfc <table_deserialize@@Base+0x2e8>
   14b80:	ldrsh	r3, [r6], #2
   14b84:	mov	r0, r4
   14b88:	mov	r1, r7
   14b8c:	mov	r2, r5
   14b90:	bl	14480 <table_set_int16@@Base>
   14b94:	b	14cfc <table_deserialize@@Base+0x2e8>
   14b98:	ldrh	r3, [r6], #2
   14b9c:	mov	r0, r4
   14ba0:	mov	r1, r7
   14ba4:	mov	r2, r5
   14ba8:	bl	144a8 <table_set_uint16@@Base>
   14bac:	b	14cfc <table_deserialize@@Base+0x2e8>
   14bb0:	ldr	r3, [r6], #4
   14bb4:	mov	r0, r4
   14bb8:	mov	r1, r7
   14bbc:	mov	r2, r5
   14bc0:	bl	144d0 <table_set_int32@@Base>
   14bc4:	b	14cfc <table_deserialize@@Base+0x2e8>
   14bc8:	ldr	r3, [r6], #4
   14bcc:	mov	r0, r4
   14bd0:	mov	r1, r7
   14bd4:	mov	r2, r5
   14bd8:	bl	144f8 <table_set_uint32@@Base>
   14bdc:	b	14cfc <table_deserialize@@Base+0x2e8>
   14be0:	ldrd	r0, [r6]
   14be4:	mov	r2, r5
   14be8:	stm	sp, {r0, r1}
   14bec:	mov	r0, r4
   14bf0:	mov	r1, r7
   14bf4:	bl	14520 <table_set_int64@@Base>
   14bf8:	b	14cf8 <table_deserialize@@Base+0x2e4>
   14bfc:	ldrd	r0, [r6]
   14c00:	mov	r2, r5
   14c04:	stm	sp, {r0, r1}
   14c08:	mov	r0, r4
   14c0c:	mov	r1, r7
   14c10:	bl	14554 <table_set_uint64@@Base>
   14c14:	b	14cf8 <table_deserialize@@Base+0x2e4>
   14c18:	ldrsh	r3, [r6], #2
   14c1c:	mov	r0, r4
   14c20:	mov	r1, r7
   14c24:	mov	r2, r5
   14c28:	bl	14588 <table_set_short@@Base>
   14c2c:	b	14cfc <table_deserialize@@Base+0x2e8>
   14c30:	ldrh	r3, [r6], #2
   14c34:	mov	r0, r4
   14c38:	mov	r1, r7
   14c3c:	mov	r2, r5
   14c40:	bl	145b0 <table_set_ushort@@Base>
   14c44:	b	14cfc <table_deserialize@@Base+0x2e8>
   14c48:	ldr	r3, [r6], #4
   14c4c:	mov	r0, r4
   14c50:	mov	r1, r7
   14c54:	mov	r2, r5
   14c58:	bl	145d8 <table_set_long@@Base>
   14c5c:	b	14cfc <table_deserialize@@Base+0x2e8>
   14c60:	ldr	r3, [r6], #4
   14c64:	mov	r0, r4
   14c68:	mov	r1, r7
   14c6c:	mov	r2, r5
   14c70:	bl	14600 <table_set_ulong@@Base>
   14c74:	b	14cfc <table_deserialize@@Base+0x2e8>
   14c78:	ldrd	r0, [r6]
   14c7c:	mov	r2, r5
   14c80:	stm	sp, {r0, r1}
   14c84:	mov	r0, r4
   14c88:	mov	r1, r7
   14c8c:	bl	14628 <table_set_llong@@Base>
   14c90:	b	14cf8 <table_deserialize@@Base+0x2e4>
   14c94:	ldrd	r0, [r6]
   14c98:	mov	r2, r5
   14c9c:	stm	sp, {r0, r1}
   14ca0:	mov	r0, r4
   14ca4:	mov	r1, r7
   14ca8:	bl	1465c <table_set_ullong@@Base>
   14cac:	b	14cf8 <table_deserialize@@Base+0x2e4>
   14cb0:	vldr	s0, [r6]
   14cb4:	mov	r0, r4
   14cb8:	mov	r1, r7
   14cbc:	mov	r2, r5
   14cc0:	bl	14690 <table_set_float@@Base>
   14cc4:	add	r6, r6, #4
   14cc8:	b	14cfc <table_deserialize@@Base+0x2e8>
   14ccc:	vldr	d0, [r6]
   14cd0:	mov	r0, r4
   14cd4:	mov	r1, r7
   14cd8:	mov	r2, r5
   14cdc:	bl	146b8 <table_set_double@@Base>
   14ce0:	b	14cf8 <table_deserialize@@Base+0x2e4>
   14ce4:	vldr	d0, [r6]
   14ce8:	mov	r0, r4
   14cec:	mov	r1, r7
   14cf0:	mov	r2, r5
   14cf4:	bl	146e0 <table_set_ldouble@@Base>
   14cf8:	add	r6, r6, #8
   14cfc:	add	r5, r5, #1
   14d00:	cmp	r9, r5
   14d04:	bne	14aa4 <table_deserialize@@Base+0x90>
   14d08:	b	14d94 <table_deserialize@@Base+0x380>
   14d0c:	ldrb	r3, [r6], #1
   14d10:	mov	r0, r4
   14d14:	mov	r1, r7
   14d18:	mov	r2, r5
   14d1c:	bl	14728 <table_set_char@@Base>
   14d20:	b	14cfc <table_deserialize@@Base+0x2e8>
   14d24:	ldrb	r3, [r6], #1
   14d28:	mov	r0, r4
   14d2c:	mov	r1, r7
   14d30:	mov	r2, r5
   14d34:	bl	14750 <table_set_uchar@@Base>
   14d38:	b	14cfc <table_deserialize@@Base+0x2e8>
   14d3c:	mov	r0, r4
   14d40:	mov	r1, r7
   14d44:	mov	r2, r5
   14d48:	mov	r3, r6
   14d4c:	bl	14708 <table_set_string@@Base>
   14d50:	mov	r0, r6
   14d54:	bl	11fec <strlen@plt>
   14d58:	add	r0, r6, r0
   14d5c:	add	r6, r0, #1
   14d60:	b	14cfc <table_deserialize@@Base+0x2e8>
   14d64:	ldrb	r3, [r6], #1
   14d68:	mov	r0, r4
   14d6c:	mov	r1, r7
   14d70:	mov	r2, r5
   14d74:	bl	143b8 <table_set_bool@@Base>
   14d78:	b	14cfc <table_deserialize@@Base+0x2e8>
   14d7c:	ldr	r3, [r6], #4
   14d80:	mov	r0, r4
   14d84:	mov	r1, r7
   14d88:	mov	r2, r5
   14d8c:	bl	14778 <table_set_ptr@@Base>
   14d90:	b	14cfc <table_deserialize@@Base+0x2e8>
   14d94:	add	r7, r7, #1
   14d98:	cmp	r7, r8
   14d9c:	bne	14a90 <table_deserialize@@Base+0x7c>
   14da0:	ldr	r5, [r6]
   14da4:	ldr	r0, [r6, #4]
   14da8:	cmp	r5, #1
   14dac:	str	r0, [r4, #48]	; 0x30
   14db0:	blt	14dd0 <table_deserialize@@Base+0x3bc>
   14db4:	add	r6, r6, #8
   14db8:	ldm	r6, {r1, r2, r3}
   14dbc:	mov	r0, r4
   14dc0:	bl	12edc <table_register_callback@@Base>
   14dc4:	add	r6, r6, #12
   14dc8:	subs	r5, r5, #1
   14dcc:	bne	14db8 <table_deserialize@@Base+0x3a4>
   14dd0:	mov	r0, r4
   14dd4:	sub	sp, fp, #24
   14dd8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

00014ddc <table_cell_init@@Base>:
   14ddc:	push	{r4, sl, fp, lr}
   14de0:	add	fp, sp, #8
   14de4:	mov	r4, r2
   14de8:	bl	13e74 <table_get_row_ptr@@Base>
   14dec:	ldr	r0, [r0]
   14df0:	mov	r1, #0
   14df4:	str	r1, [r0, r4, lsl #2]
   14df8:	pop	{r4, sl, fp, pc}

00014dfc <table_get_cell_ptr@@Base>:
   14dfc:	push	{r4, sl, fp, lr}
   14e00:	add	fp, sp, #8
   14e04:	mov	r4, r2
   14e08:	bl	13e74 <table_get_row_ptr@@Base>
   14e0c:	ldr	r0, [r0]
   14e10:	add	r0, r0, r4, lsl #2
   14e14:	pop	{r4, sl, fp, pc}

00014e18 <table_cell_destroy@@Base>:
   14e18:	push	{r4, r5, r6, sl, fp, lr}
   14e1c:	add	fp, sp, #16
   14e20:	mov	r5, r1
   14e24:	mov	r1, r2
   14e28:	mov	r4, r2
   14e2c:	mov	r6, r0
   14e30:	bl	1329c <table_get_column_data_type@@Base>
   14e34:	cmp	r0, #23
   14e38:	popeq	{r4, r5, r6, sl, fp, pc}
   14e3c:	mov	r0, r6
   14e40:	mov	r1, r5
   14e44:	bl	13e74 <table_get_row_ptr@@Base>
   14e48:	ldr	r0, [r0]
   14e4c:	ldr	r0, [r0, r4, lsl #2]
   14e50:	cmp	r0, #0
   14e54:	beq	14e60 <table_cell_destroy@@Base+0x48>
   14e58:	pop	{r4, r5, r6, sl, fp, lr}
   14e5c:	b	11f98 <free@plt>
   14e60:	pop	{r4, r5, r6, sl, fp, pc}

00014e64 <table_cell_to_buffer@@Base>:
   14e64:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14e68:	add	fp, sp, #24
   14e6c:	sub	sp, sp, #8
   14e70:	mov	r7, r1
   14e74:	mov	r1, r2
   14e78:	mov	r5, r3
   14e7c:	mov	r6, r2
   14e80:	mov	r4, r0
   14e84:	bl	1329c <table_get_column_data_type@@Base>
   14e88:	cmp	r0, #23
   14e8c:	bhi	1517c <table_cell_to_buffer@@Base+0x318>
   14e90:	ldr	r8, [fp, #8]
   14e94:	add	r1, pc, #0
   14e98:	ldr	pc, [r1, r0, lsl #2]
   14e9c:	strdeq	r4, [r1], -ip
   14ea0:	andeq	r4, r1, r0, lsl pc
   14ea4:	andeq	r4, r1, r4, lsr #30
   14ea8:	andeq	r4, r1, r8, lsr pc
   14eac:	andeq	r4, r1, ip, asr #30
   14eb0:	andeq	r4, r1, r0, ror #30
   14eb4:	andeq	r4, r1, r4, ror pc
   14eb8:	andeq	r4, r1, r8, lsl #31
   14ebc:	andeq	r4, r1, r8, lsr #31
   14ec0:			; <UNDEFINED> instruction: 0x00014fbc
   14ec4:	ldrdeq	r4, [r1], -r0
   14ec8:	strdeq	r4, [r1], -r0
   14ecc:	andeq	r5, r1, r0, lsl r0
   14ed0:	andeq	r5, r1, r0, lsr r0
   14ed4:	andeq	r5, r1, r0, asr r0
   14ed8:	andeq	r5, r1, r0, ror r0
   14edc:	muleq	r1, r0, r0
   14ee0:	strheq	r5, [r1], -r4
   14ee4:	ldrdeq	r5, [r1], -r4
   14ee8:	andeq	r5, r1, r0, lsl #2
   14eec:	andeq	r5, r1, r4, lsl r1
   14ef0:	andeq	r5, r1, r4, lsr r1
   14ef4:	andeq	r5, r1, r4, asr r1
   14ef8:	andeq	r5, r1, r8, lsl #3
   14efc:	mov	r0, r4
   14f00:	mov	r1, r7
   14f04:	mov	r2, r6
   14f08:	bl	13c30 <table_get_int@@Base>
   14f0c:	b	15164 <table_cell_to_buffer@@Base+0x300>
   14f10:	mov	r0, r4
   14f14:	mov	r1, r7
   14f18:	mov	r2, r6
   14f1c:	bl	13c48 <table_get_uint@@Base>
   14f20:	b	14f98 <table_cell_to_buffer@@Base+0x134>
   14f24:	mov	r0, r4
   14f28:	mov	r1, r7
   14f2c:	mov	r2, r6
   14f30:	bl	13c60 <table_get_int8@@Base>
   14f34:	b	15164 <table_cell_to_buffer@@Base+0x300>
   14f38:	mov	r0, r4
   14f3c:	mov	r1, r7
   14f40:	mov	r2, r6
   14f44:	bl	13c78 <table_get_uint8@@Base>
   14f48:	b	14f98 <table_cell_to_buffer@@Base+0x134>
   14f4c:	mov	r0, r4
   14f50:	mov	r1, r7
   14f54:	mov	r2, r6
   14f58:	bl	13c90 <table_get_int16@@Base>
   14f5c:	b	15164 <table_cell_to_buffer@@Base+0x300>
   14f60:	mov	r0, r4
   14f64:	mov	r1, r7
   14f68:	mov	r2, r6
   14f6c:	bl	13ca8 <table_get_uint16@@Base>
   14f70:	b	14f98 <table_cell_to_buffer@@Base+0x134>
   14f74:	mov	r0, r4
   14f78:	mov	r1, r7
   14f7c:	mov	r2, r6
   14f80:	bl	13cc0 <table_get_int32@@Base>
   14f84:	b	15164 <table_cell_to_buffer@@Base+0x300>
   14f88:	mov	r0, r4
   14f8c:	mov	r1, r7
   14f90:	mov	r2, r6
   14f94:	bl	13cd8 <table_get_uint32@@Base>
   14f98:	movw	r2, #22984	; 0x59c8
   14f9c:	mov	r3, r0
   14fa0:	movt	r2, #1
   14fa4:	b	15170 <table_cell_to_buffer@@Base+0x30c>
   14fa8:	mov	r0, r4
   14fac:	mov	r1, r7
   14fb0:	mov	r2, r6
   14fb4:	bl	13cf0 <table_get_int64@@Base>
   14fb8:	b	15060 <table_cell_to_buffer@@Base+0x1fc>
   14fbc:	mov	r0, r4
   14fc0:	mov	r1, r7
   14fc4:	mov	r2, r6
   14fc8:	bl	13d08 <table_get_uint64@@Base>
   14fcc:	b	15080 <table_cell_to_buffer@@Base+0x21c>
   14fd0:	mov	r0, r4
   14fd4:	mov	r1, r7
   14fd8:	mov	r2, r6
   14fdc:	bl	13d20 <table_get_short@@Base>
   14fe0:	movw	r2, #22997	; 0x59d5
   14fe4:	mov	r3, r0
   14fe8:	movt	r2, #1
   14fec:	b	15170 <table_cell_to_buffer@@Base+0x30c>
   14ff0:	mov	r0, r4
   14ff4:	mov	r1, r7
   14ff8:	mov	r2, r6
   14ffc:	bl	13d38 <table_get_ushort@@Base>
   15000:	movw	r2, #23001	; 0x59d9
   15004:	mov	r3, r0
   15008:	movt	r2, #1
   1500c:	b	15170 <table_cell_to_buffer@@Base+0x30c>
   15010:	mov	r0, r4
   15014:	mov	r1, r7
   15018:	mov	r2, r6
   1501c:	bl	13d50 <table_get_long@@Base>
   15020:	movw	r2, #23005	; 0x59dd
   15024:	mov	r3, r0
   15028:	movt	r2, #1
   1502c:	b	15170 <table_cell_to_buffer@@Base+0x30c>
   15030:	mov	r0, r4
   15034:	mov	r1, r7
   15038:	mov	r2, r6
   1503c:	bl	13d68 <table_get_ulong@@Base>
   15040:	movw	r2, #23009	; 0x59e1
   15044:	mov	r3, r0
   15048:	movt	r2, #1
   1504c:	b	15170 <table_cell_to_buffer@@Base+0x30c>
   15050:	mov	r0, r4
   15054:	mov	r1, r7
   15058:	mov	r2, r6
   1505c:	bl	13d80 <table_get_llong@@Base>
   15060:	movw	r2, #22987	; 0x59cb
   15064:	stm	sp, {r0, r1}
   15068:	movt	r2, #1
   1506c:	b	150f0 <table_cell_to_buffer@@Base+0x28c>
   15070:	mov	r0, r4
   15074:	mov	r1, r7
   15078:	mov	r2, r6
   1507c:	bl	13d98 <table_get_ullong@@Base>
   15080:	movw	r2, #22992	; 0x59d0
   15084:	stm	sp, {r0, r1}
   15088:	movt	r2, #1
   1508c:	b	150f0 <table_cell_to_buffer@@Base+0x28c>
   15090:	mov	r0, r4
   15094:	mov	r1, r7
   15098:	mov	r2, r6
   1509c:	bl	13db0 <table_get_float@@Base>
   150a0:	vcvt.f64.f32	d16, s0
   150a4:	movw	r2, #23016	; 0x59e8
   150a8:	movt	r2, #1
   150ac:	vstr	d16, [sp]
   150b0:	b	150f0 <table_cell_to_buffer@@Base+0x28c>
   150b4:	mov	r0, r4
   150b8:	mov	r1, r7
   150bc:	mov	r2, r6
   150c0:	bl	13dc8 <table_get_double@@Base>
   150c4:	movw	r2, #23019	; 0x59eb
   150c8:	vstr	d0, [sp]
   150cc:	movt	r2, #1
   150d0:	b	150f0 <table_cell_to_buffer@@Base+0x28c>
   150d4:	mov	r0, r4
   150d8:	mov	r1, r7
   150dc:	mov	r2, r6
   150e0:	bl	13de0 <table_get_ldouble@@Base>
   150e4:	movw	r2, #23023	; 0x59ef
   150e8:	vstr	d0, [sp]
   150ec:	movt	r2, #1
   150f0:	mov	r0, r5
   150f4:	mov	r1, r8
   150f8:	bl	12004 <snprintf@plt>
   150fc:	b	1517c <table_cell_to_buffer@@Base+0x318>
   15100:	mov	r0, r4
   15104:	mov	r1, r7
   15108:	mov	r2, r6
   1510c:	bl	13df8 <table_get_char@@Base>
   15110:	b	15124 <table_cell_to_buffer@@Base+0x2c0>
   15114:	mov	r0, r4
   15118:	mov	r1, r7
   1511c:	mov	r2, r6
   15120:	bl	13e10 <table_get_uchar@@Base>
   15124:	movw	r2, #23027	; 0x59f3
   15128:	mov	r3, r0
   1512c:	movt	r2, #1
   15130:	b	15170 <table_cell_to_buffer@@Base+0x30c>
   15134:	mov	r0, r4
   15138:	mov	r1, r7
   1513c:	mov	r2, r6
   15140:	bl	13e28 <table_get_string@@Base>
   15144:	movw	r2, #23013	; 0x59e5
   15148:	mov	r3, r0
   1514c:	movt	r2, #1
   15150:	b	15170 <table_cell_to_buffer@@Base+0x30c>
   15154:	mov	r0, r4
   15158:	mov	r1, r7
   1515c:	mov	r2, r6
   15160:	bl	13c18 <table_get_bool@@Base>
   15164:	movw	r2, #22831	; 0x592f
   15168:	mov	r3, r0
   1516c:	movt	r2, #1
   15170:	mov	r0, r5
   15174:	mov	r1, r8
   15178:	bl	12004 <snprintf@plt>
   1517c:	mov	r0, #0
   15180:	sub	sp, fp, #24
   15184:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15188:	mov	r0, r4
   1518c:	mov	r1, r7
   15190:	mov	r2, r6
   15194:	bl	13e3c <table_get_ptr@@Base>
   15198:	movw	r2, #23030	; 0x59f6
   1519c:	mov	r3, r0
   151a0:	movt	r2, #1
   151a4:	b	15170 <table_cell_to_buffer@@Base+0x30c>

000151a8 <table_cell_from_buffer@@Base>:
   151a8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   151ac:	add	fp, sp, #24
   151b0:	sub	sp, sp, #264	; 0x108
   151b4:	mov	r5, r1
   151b8:	mov	r1, r2
   151bc:	mov	r7, r3
   151c0:	mov	r4, r2
   151c4:	mov	r6, r0
   151c8:	bl	1329c <table_get_column_data_type@@Base>
   151cc:	cmp	r0, #23
   151d0:	bhi	15800 <table_cell_from_buffer@@Base+0x658>
   151d4:	add	r1, pc, #0
   151d8:	ldr	pc, [r1, r0, lsl #2]
   151dc:	andeq	r5, r1, ip, lsr r2
   151e0:	andeq	r5, r1, r8, ror r2
   151e4:			; <UNDEFINED> instruction: 0x000152b4
   151e8:	strdeq	r5, [r1], -r0
   151ec:	andeq	r5, r1, ip, lsr #6
   151f0:	andeq	r5, r1, r8, ror #6
   151f4:	andeq	r5, r1, r4, lsr #7
   151f8:	andeq	r5, r1, r0, ror #7
   151fc:	andeq	r5, r1, ip, lsl r4
   15200:	andeq	r5, r1, r0, ror #8
   15204:	andeq	r5, r1, r4, lsr #9
   15208:	andeq	r5, r1, r0, ror #9
   1520c:	andeq	r5, r1, ip, lsl r5
   15210:	andeq	r5, r1, r8, asr r5
   15214:	muleq	r1, r4, r5
   15218:	ldrdeq	r5, [r1], -r8
   1521c:	andeq	r5, r1, ip, lsl r6
   15220:	andeq	r5, r1, r8, asr r6
   15224:	muleq	r1, r4, r6
   15228:	ldrdeq	r5, [r1], -r0
   1522c:	andeq	r5, r1, ip, lsl #14
   15230:	andeq	r5, r1, r8, asr #14
   15234:	andeq	r5, r1, r4, lsl #15
   15238:	andeq	r5, r1, r8, asr #15
   1523c:	movw	r1, #22831	; 0x592f
   15240:	add	r2, sp, #8
   15244:	mov	r0, r7
   15248:	movt	r1, #1
   1524c:	bl	12010 <__isoc99_sscanf@plt>
   15250:	mov	r1, r0
   15254:	mvn	r0, #0
   15258:	cmp	r1, #1
   1525c:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   15260:	ldr	r3, [sp, #8]
   15264:	mov	r0, r6
   15268:	mov	r1, r5
   1526c:	mov	r2, r4
   15270:	bl	143e0 <table_set_int@@Base>
   15274:	b	15800 <table_cell_from_buffer@@Base+0x658>
   15278:	movw	r1, #22984	; 0x59c8
   1527c:	add	r2, sp, #8
   15280:	mov	r0, r7
   15284:	movt	r1, #1
   15288:	bl	12010 <__isoc99_sscanf@plt>
   1528c:	mov	r1, r0
   15290:	mvn	r0, #0
   15294:	cmp	r1, #1
   15298:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   1529c:	ldr	r3, [sp, #8]
   152a0:	mov	r0, r6
   152a4:	mov	r1, r5
   152a8:	mov	r2, r4
   152ac:	bl	14408 <table_set_uint@@Base>
   152b0:	b	15800 <table_cell_from_buffer@@Base+0x658>
   152b4:	movw	r1, #23033	; 0x59f9
   152b8:	add	r2, sp, #8
   152bc:	mov	r0, r7
   152c0:	movt	r1, #1
   152c4:	bl	12010 <__isoc99_sscanf@plt>
   152c8:	mov	r1, r0
   152cc:	mvn	r0, #0
   152d0:	cmp	r1, #1
   152d4:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   152d8:	ldrsb	r3, [sp, #8]
   152dc:	mov	r0, r6
   152e0:	mov	r1, r5
   152e4:	mov	r2, r4
   152e8:	bl	14430 <table_set_int8@@Base>
   152ec:	b	15800 <table_cell_from_buffer@@Base+0x658>
   152f0:	movw	r1, #23038	; 0x59fe
   152f4:	add	r2, sp, #8
   152f8:	mov	r0, r7
   152fc:	movt	r1, #1
   15300:	bl	12010 <__isoc99_sscanf@plt>
   15304:	mov	r1, r0
   15308:	mvn	r0, #0
   1530c:	cmp	r1, #1
   15310:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   15314:	ldrb	r3, [sp, #8]
   15318:	mov	r0, r6
   1531c:	mov	r1, r5
   15320:	mov	r2, r4
   15324:	bl	14458 <table_set_uint8@@Base>
   15328:	b	15800 <table_cell_from_buffer@@Base+0x658>
   1532c:	movw	r1, #22997	; 0x59d5
   15330:	add	r2, sp, #8
   15334:	mov	r0, r7
   15338:	movt	r1, #1
   1533c:	bl	12010 <__isoc99_sscanf@plt>
   15340:	mov	r1, r0
   15344:	mvn	r0, #0
   15348:	cmp	r1, #1
   1534c:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   15350:	ldrsh	r3, [sp, #8]
   15354:	mov	r0, r6
   15358:	mov	r1, r5
   1535c:	mov	r2, r4
   15360:	bl	14480 <table_set_int16@@Base>
   15364:	b	15800 <table_cell_from_buffer@@Base+0x658>
   15368:	movw	r1, #23001	; 0x59d9
   1536c:	add	r2, sp, #8
   15370:	mov	r0, r7
   15374:	movt	r1, #1
   15378:	bl	12010 <__isoc99_sscanf@plt>
   1537c:	mov	r1, r0
   15380:	mvn	r0, #0
   15384:	cmp	r1, #1
   15388:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   1538c:	ldrh	r3, [sp, #8]
   15390:	mov	r0, r6
   15394:	mov	r1, r5
   15398:	mov	r2, r4
   1539c:	bl	144a8 <table_set_uint16@@Base>
   153a0:	b	15800 <table_cell_from_buffer@@Base+0x658>
   153a4:	movw	r1, #22831	; 0x592f
   153a8:	add	r2, sp, #8
   153ac:	mov	r0, r7
   153b0:	movt	r1, #1
   153b4:	bl	12010 <__isoc99_sscanf@plt>
   153b8:	mov	r1, r0
   153bc:	mvn	r0, #0
   153c0:	cmp	r1, #1
   153c4:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   153c8:	ldr	r3, [sp, #8]
   153cc:	mov	r0, r6
   153d0:	mov	r1, r5
   153d4:	mov	r2, r4
   153d8:	bl	144d0 <table_set_int32@@Base>
   153dc:	b	15800 <table_cell_from_buffer@@Base+0x658>
   153e0:	movw	r1, #22984	; 0x59c8
   153e4:	add	r2, sp, #8
   153e8:	mov	r0, r7
   153ec:	movt	r1, #1
   153f0:	bl	12010 <__isoc99_sscanf@plt>
   153f4:	mov	r1, r0
   153f8:	mvn	r0, #0
   153fc:	cmp	r1, #1
   15400:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   15404:	ldr	r3, [sp, #8]
   15408:	mov	r0, r6
   1540c:	mov	r1, r5
   15410:	mov	r2, r4
   15414:	bl	144f8 <table_set_uint32@@Base>
   15418:	b	15800 <table_cell_from_buffer@@Base+0x658>
   1541c:	movw	r1, #22987	; 0x59cb
   15420:	add	r2, sp, #8
   15424:	mov	r0, r7
   15428:	movt	r1, #1
   1542c:	bl	12010 <__isoc99_sscanf@plt>
   15430:	mov	r1, r0
   15434:	mvn	r0, #0
   15438:	cmp	r1, #1
   1543c:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   15440:	ldr	r0, [sp, #8]
   15444:	ldr	r1, [sp, #12]
   15448:	mov	r2, r4
   1544c:	stm	sp, {r0, r1}
   15450:	mov	r0, r6
   15454:	mov	r1, r5
   15458:	bl	14520 <table_set_int64@@Base>
   1545c:	b	15800 <table_cell_from_buffer@@Base+0x658>
   15460:	movw	r1, #22992	; 0x59d0
   15464:	add	r2, sp, #8
   15468:	mov	r0, r7
   1546c:	movt	r1, #1
   15470:	bl	12010 <__isoc99_sscanf@plt>
   15474:	mov	r1, r0
   15478:	mvn	r0, #0
   1547c:	cmp	r1, #1
   15480:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   15484:	ldr	r0, [sp, #8]
   15488:	ldr	r1, [sp, #12]
   1548c:	mov	r2, r4
   15490:	stm	sp, {r0, r1}
   15494:	mov	r0, r6
   15498:	mov	r1, r5
   1549c:	bl	14554 <table_set_uint64@@Base>
   154a0:	b	15800 <table_cell_from_buffer@@Base+0x658>
   154a4:	movw	r1, #22997	; 0x59d5
   154a8:	add	r2, sp, #8
   154ac:	mov	r0, r7
   154b0:	movt	r1, #1
   154b4:	bl	12010 <__isoc99_sscanf@plt>
   154b8:	mov	r1, r0
   154bc:	mvn	r0, #0
   154c0:	cmp	r1, #1
   154c4:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   154c8:	ldrsh	r3, [sp, #8]
   154cc:	mov	r0, r6
   154d0:	mov	r1, r5
   154d4:	mov	r2, r4
   154d8:	bl	14588 <table_set_short@@Base>
   154dc:	b	15800 <table_cell_from_buffer@@Base+0x658>
   154e0:	movw	r1, #23001	; 0x59d9
   154e4:	add	r2, sp, #8
   154e8:	mov	r0, r7
   154ec:	movt	r1, #1
   154f0:	bl	12010 <__isoc99_sscanf@plt>
   154f4:	mov	r1, r0
   154f8:	mvn	r0, #0
   154fc:	cmp	r1, #1
   15500:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   15504:	ldrh	r3, [sp, #8]
   15508:	mov	r0, r6
   1550c:	mov	r1, r5
   15510:	mov	r2, r4
   15514:	bl	145b0 <table_set_ushort@@Base>
   15518:	b	15800 <table_cell_from_buffer@@Base+0x658>
   1551c:	movw	r1, #23005	; 0x59dd
   15520:	add	r2, sp, #8
   15524:	mov	r0, r7
   15528:	movt	r1, #1
   1552c:	bl	12010 <__isoc99_sscanf@plt>
   15530:	mov	r1, r0
   15534:	mvn	r0, #0
   15538:	cmp	r1, #1
   1553c:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   15540:	ldr	r3, [sp, #8]
   15544:	mov	r0, r6
   15548:	mov	r1, r5
   1554c:	mov	r2, r4
   15550:	bl	145d8 <table_set_long@@Base>
   15554:	b	15800 <table_cell_from_buffer@@Base+0x658>
   15558:	movw	r1, #23009	; 0x59e1
   1555c:	add	r2, sp, #8
   15560:	mov	r0, r7
   15564:	movt	r1, #1
   15568:	bl	12010 <__isoc99_sscanf@plt>
   1556c:	mov	r1, r0
   15570:	mvn	r0, #0
   15574:	cmp	r1, #1
   15578:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   1557c:	ldr	r3, [sp, #8]
   15580:	mov	r0, r6
   15584:	mov	r1, r5
   15588:	mov	r2, r4
   1558c:	bl	14600 <table_set_ulong@@Base>
   15590:	b	15800 <table_cell_from_buffer@@Base+0x658>
   15594:	movw	r1, #22987	; 0x59cb
   15598:	add	r2, sp, #8
   1559c:	mov	r0, r7
   155a0:	movt	r1, #1
   155a4:	bl	12010 <__isoc99_sscanf@plt>
   155a8:	mov	r1, r0
   155ac:	mvn	r0, #0
   155b0:	cmp	r1, #1
   155b4:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   155b8:	ldr	r0, [sp, #8]
   155bc:	ldr	r1, [sp, #12]
   155c0:	mov	r2, r4
   155c4:	stm	sp, {r0, r1}
   155c8:	mov	r0, r6
   155cc:	mov	r1, r5
   155d0:	bl	14628 <table_set_llong@@Base>
   155d4:	b	15800 <table_cell_from_buffer@@Base+0x658>
   155d8:	movw	r1, #22992	; 0x59d0
   155dc:	add	r2, sp, #8
   155e0:	mov	r0, r7
   155e4:	movt	r1, #1
   155e8:	bl	12010 <__isoc99_sscanf@plt>
   155ec:	mov	r1, r0
   155f0:	mvn	r0, #0
   155f4:	cmp	r1, #1
   155f8:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   155fc:	ldr	r0, [sp, #8]
   15600:	ldr	r1, [sp, #12]
   15604:	mov	r2, r4
   15608:	stm	sp, {r0, r1}
   1560c:	mov	r0, r6
   15610:	mov	r1, r5
   15614:	bl	1465c <table_set_ullong@@Base>
   15618:	b	15800 <table_cell_from_buffer@@Base+0x658>
   1561c:	movw	r1, #23016	; 0x59e8
   15620:	add	r2, sp, #8
   15624:	mov	r0, r7
   15628:	movt	r1, #1
   1562c:	bl	12010 <__isoc99_sscanf@plt>
   15630:	mov	r1, r0
   15634:	mvn	r0, #0
   15638:	cmp	r1, #1
   1563c:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   15640:	vldr	s0, [sp, #8]
   15644:	mov	r0, r6
   15648:	mov	r1, r5
   1564c:	mov	r2, r4
   15650:	bl	14690 <table_set_float@@Base>
   15654:	b	15800 <table_cell_from_buffer@@Base+0x658>
   15658:	movw	r1, #23019	; 0x59eb
   1565c:	add	r2, sp, #8
   15660:	mov	r0, r7
   15664:	movt	r1, #1
   15668:	bl	12010 <__isoc99_sscanf@plt>
   1566c:	mov	r1, r0
   15670:	mvn	r0, #0
   15674:	cmp	r1, #1
   15678:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   1567c:	vldr	d0, [sp, #8]
   15680:	mov	r0, r6
   15684:	mov	r1, r5
   15688:	mov	r2, r4
   1568c:	bl	146b8 <table_set_double@@Base>
   15690:	b	15800 <table_cell_from_buffer@@Base+0x658>
   15694:	movw	r1, #23023	; 0x59ef
   15698:	add	r2, sp, #8
   1569c:	mov	r0, r7
   156a0:	movt	r1, #1
   156a4:	bl	12010 <__isoc99_sscanf@plt>
   156a8:	mov	r1, r0
   156ac:	mvn	r0, #0
   156b0:	cmp	r1, #1
   156b4:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   156b8:	vldr	d0, [sp, #8]
   156bc:	mov	r0, r6
   156c0:	mov	r1, r5
   156c4:	mov	r2, r4
   156c8:	bl	146e0 <table_set_ldouble@@Base>
   156cc:	b	15800 <table_cell_from_buffer@@Base+0x658>
   156d0:	movw	r1, #23027	; 0x59f3
   156d4:	add	r2, sp, #8
   156d8:	mov	r0, r7
   156dc:	movt	r1, #1
   156e0:	bl	12010 <__isoc99_sscanf@plt>
   156e4:	mov	r1, r0
   156e8:	mvn	r0, #0
   156ec:	cmp	r1, #1
   156f0:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   156f4:	ldrb	r3, [sp, #8]
   156f8:	mov	r0, r6
   156fc:	mov	r1, r5
   15700:	mov	r2, r4
   15704:	bl	14728 <table_set_char@@Base>
   15708:	b	15800 <table_cell_from_buffer@@Base+0x658>
   1570c:	movw	r1, #23027	; 0x59f3
   15710:	add	r2, sp, #8
   15714:	mov	r0, r7
   15718:	movt	r1, #1
   1571c:	bl	12010 <__isoc99_sscanf@plt>
   15720:	mov	r1, r0
   15724:	mvn	r0, #0
   15728:	cmp	r1, #1
   1572c:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   15730:	ldrb	r3, [sp, #8]
   15734:	mov	r0, r6
   15738:	mov	r1, r5
   1573c:	mov	r2, r4
   15740:	bl	14750 <table_set_uchar@@Base>
   15744:	b	15800 <table_cell_from_buffer@@Base+0x658>
   15748:	movw	r1, #23013	; 0x59e5
   1574c:	add	r2, sp, #8
   15750:	mov	r0, r7
   15754:	movt	r1, #1
   15758:	bl	12010 <__isoc99_sscanf@plt>
   1575c:	mov	r1, r0
   15760:	mvn	r0, #0
   15764:	cmp	r1, #1
   15768:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   1576c:	add	r3, sp, #8
   15770:	mov	r0, r6
   15774:	mov	r1, r5
   15778:	mov	r2, r4
   1577c:	bl	14708 <table_set_string@@Base>
   15780:	b	15800 <table_cell_from_buffer@@Base+0x658>
   15784:	movw	r1, #22831	; 0x592f
   15788:	add	r2, sp, #8
   1578c:	mov	r0, r7
   15790:	movt	r1, #1
   15794:	bl	12010 <__isoc99_sscanf@plt>
   15798:	mov	r1, r0
   1579c:	mvn	r0, #0
   157a0:	cmp	r1, #1
   157a4:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   157a8:	ldr	r3, [sp, #8]
   157ac:	mov	r0, r6
   157b0:	mov	r1, r5
   157b4:	mov	r2, r4
   157b8:	cmp	r3, #0
   157bc:	movwne	r3, #1
   157c0:	bl	143b8 <table_set_bool@@Base>
   157c4:	b	15800 <table_cell_from_buffer@@Base+0x658>
   157c8:	movw	r1, #23030	; 0x59f6
   157cc:	add	r2, sp, #8
   157d0:	mov	r0, r7
   157d4:	movt	r1, #1
   157d8:	bl	12010 <__isoc99_sscanf@plt>
   157dc:	mov	r1, r0
   157e0:	mvn	r0, #0
   157e4:	cmp	r1, #1
   157e8:	bne	15804 <table_cell_from_buffer@@Base+0x65c>
   157ec:	ldr	r3, [sp, #8]
   157f0:	mov	r0, r6
   157f4:	mov	r1, r5
   157f8:	mov	r2, r4
   157fc:	bl	14778 <table_set_ptr@@Base>
   15800:	mov	r0, #0
   15804:	sub	sp, fp, #24
   15808:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

0001580c <table_cell_nullify@@Base>:
   1580c:	push	{r4, r5, fp, lr}
   15810:	add	fp, sp, #8
   15814:	mov	r4, r2
   15818:	bl	13e74 <table_get_row_ptr@@Base>
   1581c:	ldr	r5, [r0]
   15820:	ldr	r0, [r5, r4, lsl #2]
   15824:	cmp	r0, #0
   15828:	beq	15838 <table_cell_nullify@@Base+0x2c>
   1582c:	bl	11f98 <free@plt>
   15830:	mov	r0, #0
   15834:	str	r0, [r5, r4, lsl #2]
   15838:	mov	r0, #0
   1583c:	pop	{r4, r5, fp, pc}

00015840 <__libc_csu_init@@Base>:
   15840:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15844:	mov	r7, r0
   15848:	ldr	r6, [pc, #72]	; 15898 <__libc_csu_init@@Base+0x58>
   1584c:	ldr	r5, [pc, #72]	; 1589c <__libc_csu_init@@Base+0x5c>
   15850:	add	r6, pc, r6
   15854:	add	r5, pc, r5
   15858:	sub	r6, r6, r5
   1585c:	mov	r8, r1
   15860:	mov	r9, r2
   15864:	bl	11f60 <strcmp@plt-0x20>
   15868:	asrs	r6, r6, #2
   1586c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15870:	mov	r4, #0
   15874:	add	r4, r4, #1
   15878:	ldr	r3, [r5], #4
   1587c:	mov	r2, r9
   15880:	mov	r1, r8
   15884:	mov	r0, r7
   15888:	blx	r3
   1588c:	cmp	r6, r4
   15890:	bne	15874 <__libc_csu_init@@Base+0x34>
   15894:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15898:			; <UNDEFINED> instruction: 0x000106b4
   1589c:	andeq	r0, r1, ip, lsr #13

000158a0 <__libc_csu_fini@@Base>:
   158a0:	bx	lr

Disassembly of section .fini:

000158a4 <.fini>:
   158a4:	push	{r3, lr}
   158a8:	pop	{r3, pc}
