SCUBA, Version Diamond_1.1_Production (517)
Thu Dec 23 15:34:26 2010

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights reserved.

    Issued command   : C:\lscc\diamond\1.1\ispfpga\bin\nt\scuba.exe -w -n pll2 -lang verilog -synth synplify -arch mg5a00 -type pll -fin 25 -phase_cntl STATIC -fclkop 100 -fclkop_tol 0.0 -fb_mode CLOCKTREE -noclkos -noclkok -norst -noclkok2 -e 
    Circuit name     : pll2
    Module type      : pll
    Module Version   : 5.2
    Ports            : 
	Inputs       : CLK
	Outputs      : CLKOP, LOCK
    I/O buffer       : not inserted
    EDIF output      : suppressed
    Verilog output   : pll2.v
    Verilog template : pll2_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : not used
    Report output    : pll2.srp
    Element Usage    :
         EPLLD1 : 1
    Estimated Resource Usage:
