#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002b7762546f0 .scope module, "uart_fifo_tb" "uart_fifo_tb" 2 3;
 .timescale -9 -12;
L_000002b776284550 .functor BUFZ 1, v000002b7762f7c70_0, C4<0>, C4<0>, C4<0>;
v000002b7763011e0_0 .var "clk", 0 0;
v000002b776301460_0 .var/i "i", 31 0;
v000002b776302c20_0 .var "reset", 0 0;
v000002b776302540_0 .net "rx", 0 0, L_000002b776284550;  1 drivers
v000002b776301e60_0 .net "rx_data", 7 0, v000002b7762f82b0_0;  1 drivers
v000002b776301be0_0 .net "rx_empty", 0 0, L_000002b776300d80;  1 drivers
v000002b776302a40_0 .var "rx_read", 0 0;
v000002b776301500_0 .net "tx", 0 0, v000002b7762f7c70_0;  1 drivers
v000002b776301c80_0 .var "tx_data", 7 0;
v000002b776302680_0 .net "tx_full", 0 0, L_000002b776302ae0;  1 drivers
v000002b7763025e0_0 .var "tx_write", 0 0;
E_000002b77629aa40 .event posedge, v000002b776298a80_0;
E_000002b776299f40 .event negedge, v000002b776298a80_0;
S_000002b77629de60 .scope module, "uut" "uart_fifo_top" 2 22, 3 1 0, S_000002b7762546f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "tx_data";
    .port_info 3 /INPUT 1 "tx_write";
    .port_info 4 /OUTPUT 1 "tx_full";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /INPUT 1 "rx";
    .port_info 7 /OUTPUT 8 "rx_data";
    .port_info 8 /INPUT 1 "rx_read";
    .port_info 9 /OUTPUT 1 "rx_empty";
v000002b776301d20_0 .net "baud_tick", 0 0, v000002b776297f40_0;  1 drivers
v000002b776300f60_0 .net "clk", 0 0, v000002b7763011e0_0;  1 drivers
v000002b776302900_0 .net "reset", 0 0, v000002b776302c20_0;  1 drivers
v000002b776302720_0 .net "rx", 0 0, L_000002b776284550;  alias, 1 drivers
v000002b776301140_0 .net "rx_data", 7 0, v000002b7762f82b0_0;  alias, 1 drivers
v000002b776301820_0 .net "rx_empty", 0 0, L_000002b776300d80;  alias, 1 drivers
v000002b7763024a0_0 .net "rx_read", 0 0, v000002b776302a40_0;  1 drivers
v000002b776301320_0 .net "tx", 0 0, v000002b7762f7c70_0;  alias, 1 drivers
v000002b7763027c0_0 .net "tx_data", 7 0, v000002b776301c80_0;  1 drivers
v000002b776300ec0_0 .net "tx_full", 0 0, L_000002b776302ae0;  alias, 1 drivers
v000002b776302180_0 .net "tx_write", 0 0, v000002b7763025e0_0;  1 drivers
S_000002b7762a52c0 .scope module, "baud_inst" "baud_gen" 3 22, 4 1 0, S_000002b77629de60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "baud_tick";
P_000002b776296830 .param/l "BAUD_RATE" 0 4 1, +C4<00000000000000000010010110000000>;
P_000002b776296868 .param/l "CLK_FREQ" 0 4 1, +C4<00000010111110101111000010000000>;
P_000002b7762968a0 .param/l "DIVISOR" 1 4 7, +C4<00000000000000000000000101000101>;
v000002b776297f40_0 .var "baud_tick", 0 0;
v000002b776298a80_0 .net "clk", 0 0, v000002b7763011e0_0;  alias, 1 drivers
v000002b776298300_0 .var "counter", 8 0;
v000002b776298b20_0 .net "reset", 0 0, v000002b776302c20_0;  alias, 1 drivers
E_000002b77629acc0 .event posedge, v000002b776298b20_0, v000002b776298a80_0;
S_000002b7762a5450 .scope module, "rx_inst" "uart_rx_fifo" 3 39, 5 1 0, S_000002b77629de60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_tick";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 8 "rx_data_out";
    .port_info 5 /INPUT 1 "rx_read";
    .port_info 6 /OUTPUT 1 "rx_empty";
v000002b7762f6ff0_0 .net "baud_tick", 0 0, v000002b776297f40_0;  alias, 1 drivers
v000002b7762f8030_0 .net "clk", 0 0, v000002b7763011e0_0;  alias, 1 drivers
v000002b7762f6870_0 .net "reset", 0 0, v000002b776302c20_0;  alias, 1 drivers
v000002b7762f6910_0 .net "rx", 0 0, L_000002b776284550;  alias, 1 drivers
v000002b7762f8170_0 .net "rx_data_internal", 7 0, v000002b776297d60_0;  1 drivers
v000002b7762f7f90_0 .net "rx_data_out", 7 0, v000002b7762f82b0_0;  alias, 1 drivers
v000002b7762f8350_0 .net "rx_data_ready", 0 0, v000002b776297e00_0;  1 drivers
v000002b7762f7630_0 .net "rx_empty", 0 0, L_000002b776300d80;  alias, 1 drivers
v000002b7762f7130_0 .net "rx_read", 0 0, v000002b776302a40_0;  alias, 1 drivers
S_000002b776267e60 .scope module, "rx_core" "uart_receiver" 5 15, 6 1 0, S_000002b7762a5450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 1 "baud_tick";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 1 "data_ready";
P_000002b77624cfc0 .param/l "DATA" 1 6 14, C4<010>;
P_000002b77624cff8 .param/l "DONE" 1 6 16, C4<100>;
P_000002b77624d030 .param/l "IDLE" 1 6 12, C4<000>;
P_000002b77624d068 .param/l "START" 1 6 13, C4<001>;
P_000002b77624d0a0 .param/l "STOP" 1 6 15, C4<011>;
v000002b776297ea0_0 .net "baud_tick", 0 0, v000002b776297f40_0;  alias, 1 drivers
v000002b776298760_0 .var "bit_index", 2 0;
v000002b776297cc0_0 .net "clk", 0 0, v000002b7763011e0_0;  alias, 1 drivers
v000002b776297d60_0 .var "data_out", 7 0;
v000002b776297e00_0 .var "data_ready", 0 0;
v000002b776297fe0_0 .net "reset", 0 0, v000002b776302c20_0;  alias, 1 drivers
v000002b776298620_0 .net "rx", 0 0, L_000002b776284550;  alias, 1 drivers
v000002b776298800_0 .var "shift_reg", 7 0;
v000002b7762986c0_0 .var "state", 2 0;
v000002b776298080_0 .var "tick_counter", 3 0;
S_000002b776267ff0 .scope module, "rx_fifo" "fifo" 5 25, 7 1 0, S_000002b7762a5450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
P_000002b7762916f0 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000001000>;
P_000002b776291728 .param/l "DEPTH" 0 7 3, +C4<00000000000000000000000000010000>;
v000002b7762983a0_0 .net *"_ivl_0", 31 0, L_000002b776302b80;  1 drivers
L_000002b776310238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b776298120_0 .net *"_ivl_11", 25 0, L_000002b776310238;  1 drivers
L_000002b776310280 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000002b7762981c0_0 .net/2u *"_ivl_12", 31 0, L_000002b776310280;  1 drivers
L_000002b7763101a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b776298940_0 .net *"_ivl_3", 25 0, L_000002b7763101a8;  1 drivers
L_000002b7763101f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b7762988a0_0 .net/2u *"_ivl_4", 31 0, L_000002b7763101f0;  1 drivers
v000002b776298260_0 .net *"_ivl_8", 31 0, L_000002b7763018c0;  1 drivers
v000002b776298440_0 .net "clk", 0 0, v000002b7763011e0_0;  alias, 1 drivers
v000002b7762984e0_0 .var "count", 5 0;
v000002b7762f6b90_0 .net "empty", 0 0, L_000002b776300d80;  alias, 1 drivers
v000002b7762f7270_0 .net "full", 0 0, L_000002b776300e20;  1 drivers
v000002b7762f7310 .array "mem", 15 0, 7 0;
v000002b7762f82b0_0 .var "rd_data", 7 0;
v000002b7762f80d0_0 .net "rd_en", 0 0, v000002b776302a40_0;  alias, 1 drivers
v000002b7762f7ef0_0 .var "rd_ptr", 4 0;
v000002b7762f7090_0 .net "reset", 0 0, v000002b776302c20_0;  alias, 1 drivers
v000002b7762f71d0_0 .net "wr_data", 7 0, v000002b776297d60_0;  alias, 1 drivers
v000002b7762f7bd0_0 .net "wr_en", 0 0, v000002b776297e00_0;  alias, 1 drivers
v000002b7762f7950_0 .var "wr_ptr", 4 0;
L_000002b776302b80 .concat [ 6 26 0 0], v000002b7762984e0_0, L_000002b7763101a8;
L_000002b776300d80 .cmp/eq 32, L_000002b776302b80, L_000002b7763101f0;
L_000002b7763018c0 .concat [ 6 26 0 0], v000002b7762984e0_0, L_000002b776310238;
L_000002b776300e20 .cmp/eq 32, L_000002b7763018c0, L_000002b776310280;
S_000002b776262f80 .scope module, "tx_inst" "uart_tx_fifo" 3 28, 8 1 0, S_000002b77629de60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_tick";
    .port_info 3 /INPUT 8 "tx_data_in";
    .port_info 4 /INPUT 1 "tx_write";
    .port_info 5 /OUTPUT 1 "tx_full";
    .port_info 6 /OUTPUT 1 "tx";
    .port_info 7 /OUTPUT 1 "tx_busy";
v000002b7762f7db0_0 .net "baud_tick", 0 0, v000002b776297f40_0;  alias, 1 drivers
v000002b7763015a0_0 .net "clk", 0 0, v000002b7763011e0_0;  alias, 1 drivers
v000002b776302360_0 .net "fifo_data_out", 7 0, v000002b7762f67d0_0;  1 drivers
v000002b776301b40_0 .net "fifo_empty", 0 0, L_000002b776301640;  1 drivers
v000002b7763016e0_0 .net "reset", 0 0, v000002b776302c20_0;  alias, 1 drivers
v000002b776301000_0 .net "tx", 0 0, v000002b7762f7c70_0;  alias, 1 drivers
v000002b776302400_0 .net "tx_busy", 0 0, v000002b7762f6af0_0;  1 drivers
v000002b776301780_0 .net "tx_data_in", 7 0, v000002b776301c80_0;  alias, 1 drivers
v000002b776301960_0 .net "tx_done", 0 0, v000002b7762f6d70_0;  1 drivers
v000002b7763010a0_0 .net "tx_full", 0 0, L_000002b776302ae0;  alias, 1 drivers
v000002b7763013c0_0 .var "tx_start", 0 0;
v000002b776301280_0 .net "tx_write", 0 0, v000002b7763025e0_0;  alias, 1 drivers
S_000002b776263110 .scope module, "tx_core" "uart_transmitter" 8 30, 9 1 0, S_000002b776262f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 1 "baud_tick";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 1 "tx_busy";
    .port_info 7 /OUTPUT 1 "tx_done";
P_000002b77624e400 .param/l "DATA" 1 9 16, C4<010>;
P_000002b77624e438 .param/l "DONE" 1 9 18, C4<100>;
P_000002b77624e470 .param/l "IDLE" 1 9 14, C4<000>;
P_000002b77624e4a8 .param/l "START" 1 9 15, C4<001>;
P_000002b77624e4e0 .param/l "STOP" 1 9 17, C4<011>;
v000002b7762f8210_0 .net "baud_tick", 0 0, v000002b776297f40_0;  alias, 1 drivers
v000002b7762f79f0_0 .var "bit_index", 2 0;
v000002b7762f7810_0 .net "clk", 0 0, v000002b7763011e0_0;  alias, 1 drivers
v000002b7762f69b0_0 .net "reset", 0 0, v000002b776302c20_0;  alias, 1 drivers
v000002b7762f6a50_0 .var "shift_reg", 7 0;
v000002b7762f7450_0 .var "state", 2 0;
v000002b7762f73b0_0 .var "tick_counter", 3 0;
v000002b7762f7c70_0 .var "tx", 0 0;
v000002b7762f6af0_0 .var "tx_busy", 0 0;
v000002b7762f7d10_0 .net "tx_data", 7 0, v000002b7762f67d0_0;  alias, 1 drivers
v000002b7762f6d70_0 .var "tx_done", 0 0;
v000002b7762f6c30_0 .net "tx_start", 0 0, v000002b7763013c0_0;  1 drivers
S_000002b776273d40 .scope module, "tx_fifo" "fifo" 8 18, 7 1 0, S_000002b776262f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
P_000002b776291670 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000001000>;
P_000002b7762916a8 .param/l "DEPTH" 0 7 3, +C4<00000000000000000000000000010000>;
v000002b7762f83f0_0 .net *"_ivl_0", 31 0, L_000002b7763029a0;  1 drivers
L_000002b776310118 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b7762f6cd0_0 .net *"_ivl_11", 25 0, L_000002b776310118;  1 drivers
L_000002b776310160 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000002b7762f6550_0 .net/2u *"_ivl_12", 31 0, L_000002b776310160;  1 drivers
L_000002b776310088 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b7762f74f0_0 .net *"_ivl_3", 25 0, L_000002b776310088;  1 drivers
L_000002b7763100d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b7762f65f0_0 .net/2u *"_ivl_4", 31 0, L_000002b7763100d0;  1 drivers
v000002b7762f78b0_0 .net *"_ivl_8", 31 0, L_000002b776301aa0;  1 drivers
v000002b7762f7590_0 .net "clk", 0 0, v000002b7763011e0_0;  alias, 1 drivers
v000002b7762f6690_0 .var "count", 5 0;
v000002b7762f7a90_0 .net "empty", 0 0, L_000002b776301640;  alias, 1 drivers
v000002b7762f6730_0 .net "full", 0 0, L_000002b776302ae0;  alias, 1 drivers
v000002b7762f6e10 .array "mem", 15 0, 7 0;
v000002b7762f67d0_0 .var "rd_data", 7 0;
v000002b7762f6eb0_0 .net "rd_en", 0 0, v000002b7762f6d70_0;  alias, 1 drivers
v000002b7762f7b30_0 .var "rd_ptr", 4 0;
v000002b7762f76d0_0 .net "reset", 0 0, v000002b776302c20_0;  alias, 1 drivers
v000002b7762f7e50_0 .net "wr_data", 7 0, v000002b776301c80_0;  alias, 1 drivers
v000002b7762f6f50_0 .net "wr_en", 0 0, v000002b7763025e0_0;  alias, 1 drivers
v000002b7762f7770_0 .var "wr_ptr", 4 0;
L_000002b7763029a0 .concat [ 6 26 0 0], v000002b7762f6690_0, L_000002b776310088;
L_000002b776301640 .cmp/eq 32, L_000002b7763029a0, L_000002b7763100d0;
L_000002b776301aa0 .concat [ 6 26 0 0], v000002b7762f6690_0, L_000002b776310118;
L_000002b776302ae0 .cmp/eq 32, L_000002b776301aa0, L_000002b776310160;
    .scope S_000002b7762a52c0;
T_0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002b776298300_0, 0, 9;
    %end;
    .thread T_0;
    .scope S_000002b7762a52c0;
T_1 ;
    %wait E_000002b77629acc0;
    %load/vec4 v000002b776298b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002b776298300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b776297f40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002b776298300_0;
    %pad/u 32;
    %cmpi/e 324, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002b776298300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b776297f40_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000002b776298300_0;
    %addi 1, 0, 9;
    %assign/vec4 v000002b776298300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b776297f40_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002b776273d40;
T_2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002b7762f7b30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002b7762f7770_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002b7762f6690_0, 0, 6;
    %end;
    .thread T_2;
    .scope S_000002b776273d40;
T_3 ;
    %wait E_000002b77629acc0;
    %load/vec4 v000002b7762f76d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002b7762f7b30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002b7762f7770_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002b7762f6690_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002b7762f6f50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000002b7762f6730_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002b7762f7e50_0;
    %load/vec4 v000002b7762f7770_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b7762f6e10, 0, 4;
    %load/vec4 v000002b7762f7770_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002b7762f7770_0, 0;
    %load/vec4 v000002b7762f6690_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002b7762f6690_0, 0;
T_3.2 ;
    %load/vec4 v000002b7762f6eb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v000002b7762f7a90_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v000002b7762f7b30_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002b7762f6e10, 4;
    %assign/vec4 v000002b7762f67d0_0, 0;
    %load/vec4 v000002b7762f7b30_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002b7762f7b30_0, 0;
    %load/vec4 v000002b7762f6690_0;
    %subi 1, 0, 6;
    %assign/vec4 v000002b7762f6690_0, 0;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002b776263110;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b7762f7450_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002b7762f73b0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b7762f79f0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002b7762f6a50_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_000002b776263110;
T_5 ;
    %wait E_000002b77629acc0;
    %load/vec4 v000002b7762f69b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002b7762f7450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b7762f7c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b7762f6af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b7762f6d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b7762f73b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002b7762f79f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002b7762f8210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002b7762f7450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002b7762f7450_0, 0;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b7762f6d70_0, 0;
    %load/vec4 v000002b7762f6c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b7762f6af0_0, 0;
    %load/vec4 v000002b7762f7d10_0;
    %assign/vec4 v000002b7762f6a50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b7762f73b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002b7762f7450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b7762f7c70_0, 0;
T_5.11 ;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v000002b7762f73b0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b7762f73b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002b7762f79f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002b7762f7450_0, 0;
    %load/vec4 v000002b7762f6a50_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002b7762f7c70_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v000002b7762f73b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002b7762f73b0_0, 0;
T_5.14 ;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v000002b7762f73b0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b7762f73b0_0, 0;
    %load/vec4 v000002b7762f79f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002b7762f79f0_0, 0;
    %load/vec4 v000002b7762f79f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002b7762f7450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b7762f7c70_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v000002b7762f6a50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000002b7762f6a50_0, 0;
    %load/vec4 v000002b7762f6a50_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000002b7762f7c70_0, 0;
T_5.18 ;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v000002b7762f73b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002b7762f73b0_0, 0;
T_5.16 ;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v000002b7762f73b0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002b7762f7450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b7762f73b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b7762f6d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b7762f6af0_0, 0;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v000002b7762f73b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002b7762f73b0_0, 0;
T_5.20 ;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002b7762f7450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b7762f6d70_0, 0;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002b776262f80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b7763013c0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000002b776262f80;
T_7 ;
    %wait E_000002b77629acc0;
    %load/vec4 v000002b7763016e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b7763013c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002b776301b40_0;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v000002b776302400_0;
    %inv;
    %and;
T_7.2;
    %assign/vec4 v000002b7763013c0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002b776267e60;
T_8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b7762986c0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002b776298080_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b776298760_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002b776298800_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_000002b776267e60;
T_9 ;
    %wait E_000002b77629acc0;
    %load/vec4 v000002b776297fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002b7762986c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b776297e00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b776298080_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002b776298760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002b776298800_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002b776297ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000002b7762986c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002b7762986c0_0, 0;
    %jmp T_9.9;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b776297e00_0, 0;
    %load/vec4 v000002b776298620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b776298080_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002b7762986c0_0, 0;
T_9.10 ;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v000002b776298080_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v000002b776298620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b776298080_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002b776298760_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002b7762986c0_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002b7762986c0_0, 0;
T_9.15 ;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v000002b776298080_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002b776298080_0, 0;
T_9.13 ;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v000002b776298080_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b776298080_0, 0;
    %load/vec4 v000002b776298620_0;
    %load/vec4 v000002b776298800_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002b776298800_0, 0;
    %load/vec4 v000002b776298760_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002b7762986c0_0, 0;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v000002b776298760_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002b776298760_0, 0;
T_9.19 ;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v000002b776298080_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002b776298080_0, 0;
T_9.17 ;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v000002b776298080_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_9.20, 4;
    %load/vec4 v000002b776298800_0;
    %assign/vec4 v000002b776297d60_0, 0;
    %load/vec4 v000002b776298620_0;
    %assign/vec4 v000002b776297e00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002b7762986c0_0, 0;
    %jmp T_9.21;
T_9.20 ;
    %load/vec4 v000002b776298080_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002b776298080_0, 0;
T_9.21 ;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002b776267ff0;
T_10 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002b7762f7ef0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002b7762f7950_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002b7762984e0_0, 0, 6;
    %end;
    .thread T_10;
    .scope S_000002b776267ff0;
T_11 ;
    %wait E_000002b77629acc0;
    %load/vec4 v000002b7762f7090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002b7762f7ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002b7762f7950_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002b7762984e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002b7762f7bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v000002b7762f7270_0;
    %nor/r;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002b7762f71d0_0;
    %load/vec4 v000002b7762f7950_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b7762f7310, 0, 4;
    %load/vec4 v000002b7762f7950_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002b7762f7950_0, 0;
    %load/vec4 v000002b7762984e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002b7762984e0_0, 0;
T_11.2 ;
    %load/vec4 v000002b7762f80d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.7, 9;
    %load/vec4 v000002b7762f6b90_0;
    %nor/r;
    %and;
T_11.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v000002b7762f7ef0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002b7762f7310, 4;
    %assign/vec4 v000002b7762f82b0_0, 0;
    %load/vec4 v000002b7762f7ef0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002b7762f7ef0_0, 0;
    %load/vec4 v000002b7762984e0_0;
    %subi 1, 0, 6;
    %assign/vec4 v000002b7762984e0_0, 0;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002b7762546f0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b7763011e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b776302c20_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000002b7762546f0;
T_13 ;
    %delay 10000, 0;
    %load/vec4 v000002b7763011e0_0;
    %inv;
    %store/vec4 v000002b7763011e0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000002b7762546f0;
T_14 ;
    %vpi_call 2 41 "$dumpfile", "uart_fifo_tb.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002b7762546f0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002b776301c80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b7763025e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b776302a40_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b776302c20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b776301460_0, 0, 32;
T_14.0 ;
    %load/vec4 v000002b776301460_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_14.1, 5;
    %wait E_000002b776299f40;
    %load/vec4 v000002b776302680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000002b776301460_0;
    %addi 65, 0, 32;
    %pad/u 8;
    %store/vec4 v000002b776301c80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b7763025e0_0, 0, 1;
    %wait E_000002b776299f40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b7763025e0_0, 0, 1;
T_14.2 ;
    %delay 10000000, 0;
    %load/vec4 v000002b776301460_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b776301460_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %delay 500000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b776301460_0, 0, 32;
T_14.4 ;
    %load/vec4 v000002b776301460_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_14.5, 5;
    %load/vec4 v000002b776301be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %wait E_000002b776299f40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b776302a40_0, 0, 1;
    %wait E_000002b776299f40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b776302a40_0, 0, 1;
    %wait E_000002b77629aa40;
    %vpi_call 2 76 "$display", "Received Byte %0d: %h (%c)", v000002b776301460_0, v000002b776301e60_0, v000002b776301e60_0 {0 0 0};
T_14.6 ;
    %delay 20000000, 0;
    %load/vec4 v000002b776301460_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b776301460_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %delay 1000000, 0;
    %vpi_call 2 82 "$display", "Simulation completed." {0 0 0};
    %vpi_call 2 83 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "uart_fifo_tb.v";
    "uart_fifo_top.v";
    "baud_gen.v";
    "uart_rx_fifo.v";
    "uart_receiver.v";
    "fifo.v";
    "uart_tx_fifo.v";
    "uart_transmitter.v";
