name: Academic and Research Projects
source:

  - head: Digital Design and VLSI
    icon: fa fa-server
    link: 
    description: ADC-FPGA Based High-Speed Customizable Data Acquisition System (150MSPS)
    description2: Designing a SONY Cell Processor Architecture (SPU) that includes the detection of structural, data and control hazards. Involves behavioral modeling at RTL level using Verilog to simulate the instruction flow in the pipelined processor.
    period: Summer Intern Project 2018

  - icon: fa fa-github
    link: https://github.com/Aswinnatesh/Synergistic-Processing-Unit-of-Sony-Cell
    description: Micro-Architecture of Synergistic Processing Unit of Sony Cell (System Verilog)
    description2: Designing a SONY Cell Processor Architecture (SPU) that includes the detection of structural, data and control hazards. Involves behavioral modeling at RTL level using Verilog to simulate the instruction flow in the pipelined processor.
    period: Jan 2018 - May 2018

  - icon: fa fa-github
    link: https://github.com/Aswinnatesh/Logic-Simulation-and-ATPG-using-PODEM
    description: Logic simulation and ATPG using PODEM (C++)
    description2: Implementing an algorithm in C++ to generate correct output of a large digital circuit. The algorithm also makes use of PODEM for Automatic Test Pattern Generation (ATPG) to find test vectors which detects all single stuck at faults in the circuits. 
    period: Jan 2018 - May 2018

  - icon: fa fa-github
    link: https://github.com/Aswinnatesh/Advanced-Digital-System-Design-Generation
    description: Hardware Generation Tool for ASIC (System Verilog)
    description2: Developed a C++ based accelerated hardware generator (System Verilog) for performing Matrix Vector Multiplication with configurable 3 layer neural network, and an algorithm that effectively optimizes the hardware for the required degree of parallelism.
    period: Aug 2017 - Dec 2017

  - icon: fa fa-github
    link: https://github.com/Aswinnatesh/VLSI-8-Bit-Carry-Select-Adder
    description: VLSI - 8-Bit Pipelined Carry Select Adder in 45nm Technology (Virtuoso, H-Spice)
    description2: Custom designed and optimized (Cadence Virtuoso Schematic & Layout) a 8-Bit pipelined carry select adder with constraints on clock frequency, power consumption, and physical area, following 45nm micron rules. 
    period: Aug 2017 - Dec 2017

  - icon: fa fa-github
    link: https://github.com/Aswinnatesh/System-Spec-and-Modelling
    description:  32 Bit MIPS-RISC Multiprocessor Architecture (System C)
    description2: Modelled a 32 Bit MIPS-RISC Instruction Set Architecture in System C with 5 stage Pipeline, 2 level Data cache with "Least Recently Used" cache replacement policy, single precision floating point, instruction cache and parser included. 
    period: Jan 2018 - Mar 2018 

  - icon: fa fa-github
    link: https://github.com/Aswinnatesh/System-Spec-and-Modelling
    description: Modelling of a Gaze Tracking System (System C)
    description2: Modelled a 3 mobile gaze tracking system with tracking sensors and a centralized server. The images are sent by server to each mobile and the gaze data is generated by the sensor and then packetized in the mobile before it sends the packetized data back to the server.
    period: Mar 2018 - Apr 2018 

  - icon: fa fa-github
    link: https://github.com/Aswinnatesh/System-Spec-and-Modelling
    description: Modelling of Multi Robot Indoor Navigation System (System C)
    description2: Implemented a model for indoor robot navigation in SystemC. Involved multiple robots being requested in an environment while avoiding collisions.
    period: Apr 2018 - May 2018 


  - head: Embedded Systems & IoT
    icon: fa fa-globe
    link: https://devpost.com/aswinnateshvenkatesh
    description: Fit-Foodie - An Interactive Health Companion
    description2: An interactive health companion that we built during CEWIT Hackton 2018 and Won the Best use of CISCO's MERAKI AP. Whether you’re looking for a restaurant or healthier eating this is an android application that would help you find right places and deals based on your diet.
    period: Feb 2018

  - icon: fa fa-github
    link: https://github.com/Aswinnatesh/Food-Intake-Monitoring---CPS
    description: Intelligent Food Intake Monitoring System
    description2: Developed a low cost, open source wearable device built using off the shelf sensors that captures chewing sounds and muscle contractions and in-turn monitors the users food calorie intake, rate of consumption, and binge-eating activity.
    period: Aug 2017 - Dec 2017

  - icon: fa fa-github
    link: https://github.com/Aswinnatesh/NILM-Device-Identification
    description: Low-Cost Device Test Bench for Non-Intrusive Load Monitoring
    description2: Developed a low-cost wireless intelligent two hand gesture recognition system to recognize static gestures across 8 globally used sign languages.
    period: Aug 2016 - May 2017

  - icon: fa fa-globe
    link: http://ieeexplore.ieee.org/document/7934745/
    description: Low-cost wireless intelligent two hand gesture recognition system
    description2: Developed a low-cost wireless intelligent two hand gesture recognition system to recognize static gestures across 8 globally used sign languages.
    period: Jan 2016 - Oct 2016

  - icon: fa fa-globe
    link: http://ieeexplore.ieee.org/document/7764274/
    description: Low Cost Smart Glove for Universal Control of IR Devices
    description2: Developed a low-cost glove based gesture recognition system that acts as URC (universal remote control) for multiple consumer electronic appliances. The prototype was designed ergonomically, making it highly compact and portable.
    period: May 2016 - Oct 2016

  - icon: fa fa-github
    link: https://github.com/Aswinnatesh/Closed-Loop-Speed-Control-System
    description: Closed Loop Speed Control System 
    description2: A closed loop speed control system was developed for a 12 volt DC Motor a custom designed speed sensing module. A PWM based PID algorithm was developed and implemented to minimise response time during loaded conditions. 
    period: Sept 2015 - Dec 2015

  - icon: fa fa-globe
    link: http://ieeexplore.ieee.org/document/7873589/
    description: Intelligent Smart Helmets for Automatic Control of Headlamps 
    description2: This project was designed to introduce automatic autonomous headlight technology for the safety of motorcyclist. The Prototype was successfully designed, focusing on intelligent headlamps that react according to the rider’s facial movement. 
    period: Mar 2015 – Sept 2015


  - head: Other Projects
    icon: fa fa-github
    link: https://github.com/Aswinnatesh/DSM-Campus-Infrastructure
    description: Demand Side Management For A Campus Infrastructure
    description2: Simulations were carried out for a university campus incorporating a load shifting DSM technique using Genetic Algorithm to effectively manage loads and maximize the usage of existing renewable assets treating them as local grid to achieve substantial savings in cost.
    period: Dec 2015 - Mar 2016

  - icon: fa fa-server
    link: #
    description: Low-Cost Machine Learning Server with Network Attached Storage
    description2: Built and administered a NAS coupled ML Server Workstation dedicated for research in machine learning. (RAID-Z2 with iSCSI and CIFS interface) 
    period: Jan 2017 - May 2017


  - icon: fa fa-gear
    link: #
    description: Compressed Air Driven Vehicle 
    description2: The objective of this project was to design and fabricate a light weight vehicle which can run in Lab carrying a person of 100kgwt (Max) at 10 Kmph. The Prototype Vehicle was successfully designed and was powered solely by air, for Movement and Braking.
    period: Jan 2013 - Mar 2013
