Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneiii
Quartus root          :  c:/altera/13.1/quartus/bin64/
Quartus sim root      :  c:/altera/13.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  CtrlULA.vho
Sim SDF file          :  CtrlULA__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/altera/13.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File CtrlULA_run_msim_gate_vhdl.do already exists - backing up current file as CtrlULA_run_msim_gate_vhdl.do.bak5
Probing transcript
ModelSim-Altera Info: # Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
ModelSim-Altera Info: # do CtrlULA_run_msim_gate_vhdl.do 
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Warning: # ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
ModelSim-Altera Info: #          Updated modelsim.ini.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {CtrlULA.vho}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package dffeas_pack
ModelSim-Altera Info: # -- Loading package altera_primitives_components
ModelSim-Altera Info: # -- Loading package cycloneiii_atom_pack
ModelSim-Altera Info: # -- Loading package cycloneiii_components
ModelSim-Altera Info: # -- Compiling entity CtrlULA
ModelSim-Altera Info: # -- Compiling architecture structure of CtrlULA
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {C:/Users/lipef/OneDrive/Área de Trabalho/ULA/componentes/CtrlULA/testbench.vhd}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package MATH_REAL
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package std_logic_textio
ModelSim-Altera Info: # -- Compiling entity testbench
ModelSim-Altera Info: # -- Compiling architecture tb of testbench
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package dffeas_pack
ModelSim-Altera Info: # -- Loading package altera_primitives_components
ModelSim-Altera Info: # -- Loading package cycloneiii_atom_pack
ModelSim-Altera Info: # -- Loading package cycloneiii_components
ModelSim-Altera Info: # -- Loading entity CtrlULA
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /DUT=CtrlULA_vhd.sdo -L altera -L cycloneiii -L gate_work -L work -voptargs="+acc"  testbench
ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L altera -L cycloneiii -L gate_work -L work -voptargs=\"+acc\" -sdftyp /DUT=CtrlULA_vhd.sdo -t 1ps testbench 
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.math_real(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading ieee.std_logic_textio(body)
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading altera.dffeas_pack
ModelSim-Altera Info: # Loading altera.altera_primitives_components
ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_atom_pack(body)
ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_components
ModelSim-Altera Info: # Loading work.testbench(tb)
ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Loading work.ctrlula(structure)
ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_io_obuf(arch)
ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_io_ibuf(arch)
ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_lcell_comb(vital_lcell_comb)
ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_clkctrl(vital_clkctrl)
ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_ena_reg(behave)
ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)
ModelSim-Altera Info: # Loading instances from CtrlULA_vhd.sdo
ModelSim-Altera Info: # Loading timing data from CtrlULA_vhd.sdo
ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/lipef/OneDrive/Área de Trabalho/ULA/componentes/CtrlULA/testbench.vhd
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # ** Note: Test done.
ModelSim-Altera Info: #    Time: 400 ns  Iteration: 0  Instance: /testbench
ModelSim-Altera Info: # Break key hit 
ModelSim-Altera Info: # Simulation stop requested.
Info: NativeLink simulation flow was successful
