Latency
decoupled
architecture
memory
instructions
threads
it
cycles
miss
Decoupling
