# 本周工作

## sail/act

- \[PR\][riscv/sail-riscv#686](https://github.com/riscv/sail-riscv/pull/686) Use result type instead of MemoryOpResult
- \[PR\][riscv/sail-riscv#687](https://github.com/riscv/sail-riscv/pull/687) Fix match AccessType
- \[PR\][riscv-non-isa/riscv-arch-test#598](https://github.com/riscv-non-isa/riscv-arch-test/pull/598) Fix python indent

## 其他 riscv 相关

- \[PR\][riscv/riscv-isa-manual#1806](https://github.com/riscv/riscv-isa-manual/pull/1806) Fix typos
- \[PR\][riscv/riscv-isa-manual#1807](https://github.com/riscv/riscv-isa-manual/pull/1807) Add seed CSR to CSR table
- \[PR\][riscv/riscv-isa-manual#1808](https://github.com/riscv/riscv-isa-manual/pull/1808) Add jvt CSR to CSR table
- \[ISSUE\][riscv/riscv-isa-manual#1809](https://github.com/riscv/riscv-isa-manual/issues/1809) Use unified spec describe CSR registers

## 会议

- tech-golden-model meeting [`12.14`](https://docs.google.com/document/d/1f9ihMT8vcmgijmvebMiHttwSbw9eY_MKkR9ea3CNFCg)
- OpenHour [12.16](https://docs.google.com/presentation/d/1LdCWqpzuRgnLNNjmKaOfs7m2XP1F_2fw-PUofbI0SSg/edit#slide=id.g30342600295_22_0)
