Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Nov 18 11:39:56 2017
| Host         : DESKTOP-E6H7MJN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file example_ibert_7series_gtx_0_timing_summary_routed.rpt -rpx example_ibert_7series_gtx_0_timing_summary_routed.rpx
| Design       : example_ibert_7series_gtx_0
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.601        0.000                      0                21063        0.034        0.000                      0                21063        2.000        0.000                       0                 12573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
J_CLK        {0.000 15.000}       30.000          33.333          
Q3_RXCLK0    {0.000 16.000}       32.000          31.250          
Q3_RXCLK1    {0.000 16.000}       32.000          31.250          
Q3_RXCLK2    {0.000 16.000}       32.000          31.250          
Q3_RXCLK3    {0.000 16.000}       32.000          31.250          
Q3_TX0       {0.000 16.000}       32.000          31.250          
REFCLK0_0    {0.000 4.000}        8.000           125.000         
REFCLK0_1    {0.000 4.000}        8.000           125.000         
  clkfbout   {0.000 4.000}        8.000           125.000         
  dclk_mmcm  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
J_CLK              25.788        0.000                      0                  547        0.050        0.000                      0                  547       14.232        0.000                       0                   278  
Q3_RXCLK0          28.766        0.000                      0                 1174        0.100        0.000                      0                 1174       15.358        0.000                       0                   821  
Q3_RXCLK1          28.490        0.000                      0                 1174        0.087        0.000                      0                 1174       15.358        0.000                       0                   821  
Q3_RXCLK2          28.787        0.000                      0                 1174        0.061        0.000                      0                 1174       15.358        0.000                       0                   821  
Q3_RXCLK3          28.738        0.000                      0                 1174        0.077        0.000                      0                 1174       15.358        0.000                       0                   821  
Q3_TX0             28.813        0.000                      0                 2492        0.084        0.000                      0                 2492       15.600        0.000                       0                  1514  
REFCLK0_0                                                                                                                                                       6.462        0.000                       0                     6  
REFCLK0_1                                                                                                                                                       2.000        0.000                       0                     8  
  clkfbout                                                                                                                                                      6.929        0.000                       0                     2  
  dclk_mmcm         2.601        0.000                      0                13080        0.034        0.000                      0                13080        4.232        0.000                       0                  7481  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  J_CLK              J_CLK                   26.804        0.000                      0                  102        0.277        0.000                      0                  102  
**async_default**  Q3_RXCLK0          Q3_RXCLK0               30.627        0.000                      0                    8        0.541        0.000                      0                    8  
**async_default**  Q3_RXCLK1          Q3_RXCLK1               31.074        0.000                      0                    8        0.315        0.000                      0                    8  
**async_default**  Q3_RXCLK2          Q3_RXCLK2               31.105        0.000                      0                    8        0.320        0.000                      0                    8  
**async_default**  Q3_RXCLK3          Q3_RXCLK3               30.995        0.000                      0                    8        0.330        0.000                      0                    8  
**async_default**  dclk_mmcm          dclk_mmcm                7.701        0.000                      0                  114        0.201        0.000                      0                  114  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  J_CLK
  To Clock:  J_CLK

Setup :            0  Failing Endpoints,  Worst Slack       25.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.788ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.481ns (11.448%)  route 3.721ns (88.552%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 32.903 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.341     4.425    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y306       LUT6 (Prop_lut6_I0_O)        0.043     4.468 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          0.936     5.405    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y303       LUT2 (Prop_lut2_I1_O)        0.043     5.448 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.453     5.900    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X157Y303       LUT6 (Prop_lut6_I4_O)        0.043     5.943 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.000     6.943    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X155Y303       LUT6 (Prop_lut6_I0_O)        0.043     6.986 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.450     7.435    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]_0
    SLICE_X155Y303       LUT6 (Prop_lut6_I5_O)        0.043     7.478 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_1/O
                         net (fo=1, routed)           0.000     7.478    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X155Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.572    32.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CONTROL_IN_I[0]
    SLICE_X155Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.365    33.268    
                         clock uncertainty           -0.035    33.232    
    SLICE_X155Y303       FDCE (Setup_fdce_C_D)        0.034    33.266    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         33.266    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                 25.788    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.395ns (11.875%)  route 2.931ns (88.126%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.341     4.425    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y306       LUT6 (Prop_lut6_I0_O)        0.043     4.468 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          0.936     5.405    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y303       LUT2 (Prop_lut2_I1_O)        0.043     5.448 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.453     5.900    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X157Y303       LUT6 (Prop_lut6_I4_O)        0.043     5.943 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.660     6.603    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X156Y303       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X156Y303       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X156Y303       FDPE (Setup_fdpe_C_CE)      -0.178    33.053    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         33.053    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.395ns (11.875%)  route 2.931ns (88.126%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.341     4.425    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y306       LUT6 (Prop_lut6_I0_O)        0.043     4.468 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          0.936     5.405    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y303       LUT2 (Prop_lut2_I1_O)        0.043     5.448 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.453     5.900    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X157Y303       LUT6 (Prop_lut6_I4_O)        0.043     5.943 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.660     6.603    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X156Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X156Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X156Y303       FDCE (Setup_fdce_C_CE)      -0.178    33.053    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         33.053    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.395ns (11.875%)  route 2.931ns (88.126%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.341     4.425    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y306       LUT6 (Prop_lut6_I0_O)        0.043     4.468 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          0.936     5.405    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y303       LUT2 (Prop_lut2_I1_O)        0.043     5.448 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.453     5.900    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X157Y303       LUT6 (Prop_lut6_I4_O)        0.043     5.943 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.660     6.603    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X156Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X156Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X156Y303       FDCE (Setup_fdce_C_CE)      -0.178    33.053    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         33.053    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.395ns (11.875%)  route 2.931ns (88.126%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.341     4.425    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y306       LUT6 (Prop_lut6_I0_O)        0.043     4.468 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          0.936     5.405    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y303       LUT2 (Prop_lut2_I1_O)        0.043     5.448 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.453     5.900    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X157Y303       LUT6 (Prop_lut6_I4_O)        0.043     5.943 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.660     6.603    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X156Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X156Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X156Y303       FDCE (Setup_fdce_C_CE)      -0.178    33.053    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         33.053    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.395ns (11.875%)  route 2.931ns (88.126%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.341     4.425    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y306       LUT6 (Prop_lut6_I0_O)        0.043     4.468 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          0.936     5.405    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y303       LUT2 (Prop_lut2_I1_O)        0.043     5.448 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.453     5.900    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X157Y303       LUT6 (Prop_lut6_I4_O)        0.043     5.943 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.660     6.603    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X156Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X156Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X156Y303       FDCE (Setup_fdce_C_CE)      -0.178    33.053    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         33.053    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.395ns (11.875%)  route 2.931ns (88.126%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.341     4.425    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y306       LUT6 (Prop_lut6_I0_O)        0.043     4.468 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          0.936     5.405    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y303       LUT2 (Prop_lut2_I1_O)        0.043     5.448 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.453     5.900    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X157Y303       LUT6 (Prop_lut6_I4_O)        0.043     5.943 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.660     6.603    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X156Y303       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X156Y303       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X156Y303       FDPE (Setup_fdpe_C_CE)      -0.178    33.053    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         33.053    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.395ns (11.875%)  route 2.931ns (88.126%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.341     4.425    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y306       LUT6 (Prop_lut6_I0_O)        0.043     4.468 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          0.936     5.405    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y303       LUT2 (Prop_lut2_I1_O)        0.043     5.448 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.453     5.900    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X157Y303       LUT6 (Prop_lut6_I4_O)        0.043     5.943 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.660     6.603    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X156Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X156Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X156Y303       FDCE (Setup_fdce_C_CE)      -0.178    33.053    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         33.053    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.395ns (11.875%)  route 2.931ns (88.126%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.341     4.425    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y306       LUT6 (Prop_lut6_I0_O)        0.043     4.468 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          0.936     5.405    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y303       LUT2 (Prop_lut2_I1_O)        0.043     5.448 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.453     5.900    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X157Y303       LUT6 (Prop_lut6_I4_O)        0.043     5.943 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.660     6.603    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X156Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X156Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X156Y303       FDCE (Setup_fdce_C_CE)      -0.178    33.053    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         33.053    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.527ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.395ns (12.636%)  route 2.731ns (87.364%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 32.903 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.341     4.425    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y306       LUT6 (Prop_lut6_I0_O)        0.043     4.468 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          0.936     5.405    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y303       LUT2 (Prop_lut2_I1_O)        0.043     5.448 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.453     5.900    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X157Y303       LUT6 (Prop_lut6_I4_O)        0.043     5.943 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.460     6.403    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.572    32.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.365    33.268    
                         clock uncertainty           -0.035    33.232    
    SLICE_X154Y300       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.929    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         32.929    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                 26.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.971%)  route 0.061ns (40.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.307     1.790    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X155Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y300       FDCE (Prop_fdce_C_Q)         0.091     1.881 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.061     1.942    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.347     2.042    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.241     1.801    
    SLICE_X154Y300       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     1.892    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.043%)  route 0.100ns (49.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.307     1.790    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X155Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y300       FDCE (Prop_fdce_C_Q)         0.100     1.890 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.100     1.990    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.347     2.042    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.241     1.801    
    SLICE_X154Y300       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.916    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.097%)  route 0.218ns (64.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.306     1.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X156Y302       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y302       FDCE (Prop_fdce_C_Q)         0.118     1.907 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.218     2.125    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X156Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.346     2.041    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X156Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.238     1.803    
    SLICE_X156Y301       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.028    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.097%)  route 0.218ns (64.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.306     1.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X156Y302       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y302       FDCE (Prop_fdce_C_Q)         0.118     1.907 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.218     2.125    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X156Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.346     2.041    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X156Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.238     1.803    
    SLICE_X156Y301       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.028    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.097%)  route 0.218ns (64.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.306     1.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X156Y302       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y302       FDCE (Prop_fdce_C_Q)         0.118     1.907 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.218     2.125    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X156Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.346     2.041    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X156Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.238     1.803    
    SLICE_X156Y301       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.028    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.097%)  route 0.218ns (64.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.306     1.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X156Y302       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y302       FDCE (Prop_fdce_C_Q)         0.118     1.907 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.218     2.125    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X156Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.346     2.041    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X156Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.238     1.803    
    SLICE_X156Y301       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.028    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.097%)  route 0.218ns (64.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.306     1.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X156Y302       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y302       FDCE (Prop_fdce_C_Q)         0.118     1.907 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.218     2.125    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X156Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.346     2.041    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X156Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.238     1.803    
    SLICE_X156Y301       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.028    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.097%)  route 0.218ns (64.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.306     1.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X156Y302       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y302       FDCE (Prop_fdce_C_Q)         0.118     1.907 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.218     2.125    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X156Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.346     2.041    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X156Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.238     1.803    
    SLICE_X156Y301       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.028    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.097%)  route 0.218ns (64.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.306     1.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X156Y302       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y302       FDCE (Prop_fdce_C_Q)         0.118     1.907 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.218     2.125    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X156Y301       RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.346     2.041    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X156Y301       RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.238     1.803    
    SLICE_X156Y301       RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.225     2.028    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.097%)  route 0.218ns (64.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.306     1.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X156Y302       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y302       FDCE (Prop_fdce_C_Q)         0.118     1.907 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.218     2.125    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X156Y301       RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.346     2.041    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X156Y301       RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.238     1.803    
    SLICE_X156Y301       RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.225     2.028    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         J_CLK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I      n/a            1.851         30.000      28.149     BUFR_X1Y25      u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X164Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X164Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X164Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X168Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X165Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X166Y303  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X166Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X166Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X166Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X156Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X156Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X156Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X156Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q3_RXCLK0
  To Clock:  Q3_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack       28.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.766ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.451ns (13.940%)  route 2.784ns (86.060%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 33.205 - 32.000 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.641     1.353    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X137Y154       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y154       FDRE (Prop_fdre_C_Q)         0.223     1.576 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          1.106     2.682    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][1]
    SLICE_X131Y159       LUT4 (Prop_lut4_I3_O)        0.049     2.731 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          0.948     3.679    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X125Y163       LUT6 (Prop_lut6_I2_O)        0.136     3.815 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[20]_i_2__0/O
                         net (fo=1, routed)           0.731     4.545    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[20]_i_2__0_n_331
    SLICE_X136Y161       LUT6 (Prop_lut6_I0_O)        0.043     4.588 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[20]_i_1__0/O
                         net (fo=1, routed)           0.000     4.588    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_350
    SLICE_X136Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.589    33.205    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X136Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[20]/C
                         clock pessimism              0.119    33.324    
                         clock uncertainty           -0.035    33.289    
    SLICE_X136Y161       FDRE (Setup_fdre_C_D)        0.066    33.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[20]
  -------------------------------------------------------------------
                         required time                         33.355    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                 28.766    

Slack (MET) :             28.912ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.451ns (14.700%)  route 2.617ns (85.300%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 33.206 - 32.000 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.641     1.353    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X137Y154       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y154       FDRE (Prop_fdre_C_Q)         0.223     1.576 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          1.106     2.682    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][1]
    SLICE_X131Y159       LUT4 (Prop_lut4_I3_O)        0.049     2.731 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          0.765     3.496    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X126Y162       LUT6 (Prop_lut6_I2_O)        0.136     3.632 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[39]_i_2__0/O
                         net (fo=1, routed)           0.746     4.378    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[39]_i_2__0_n_331
    SLICE_X138Y161       LUT6 (Prop_lut6_I0_O)        0.043     4.421 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[39]_i_1__0/O
                         net (fo=1, routed)           0.000     4.421    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_331
    SLICE_X138Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.590    33.206    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X138Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[39]/C
                         clock pessimism              0.096    33.302    
                         clock uncertainty           -0.035    33.267    
    SLICE_X138Y161       FDRE (Setup_fdre_C_D)        0.066    33.333    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[39]
  -------------------------------------------------------------------
                         required time                         33.333    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                 28.912    

Slack (MET) :             28.912ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.451ns (14.864%)  route 2.583ns (85.136%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 33.206 - 32.000 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.641     1.353    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X137Y154       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y154       FDRE (Prop_fdre_C_Q)         0.223     1.576 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          1.106     2.682    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][1]
    SLICE_X131Y159       LUT4 (Prop_lut4_I3_O)        0.049     2.731 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          0.840     3.571    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X130Y161       LUT6 (Prop_lut6_I2_O)        0.136     3.707 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[24]_i_2__0/O
                         net (fo=1, routed)           0.637     4.344    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[24]_i_2__0_n_331
    SLICE_X135Y159       LUT6 (Prop_lut6_I0_O)        0.043     4.387 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[24]_i_1__0/O
                         net (fo=1, routed)           0.000     4.387    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_346
    SLICE_X135Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.590    33.206    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X135Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[24]/C
                         clock pessimism              0.096    33.302    
                         clock uncertainty           -0.035    33.267    
    SLICE_X135Y159       FDRE (Setup_fdre_C_D)        0.033    33.300    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[24]
  -------------------------------------------------------------------
                         required time                         33.300    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                 28.912    

Slack (MET) :             28.926ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.451ns (14.936%)  route 2.569ns (85.064%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 33.204 - 32.000 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.641     1.353    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X137Y154       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y154       FDRE (Prop_fdre_C_Q)         0.223     1.576 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          1.106     2.682    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][1]
    SLICE_X131Y159       LUT4 (Prop_lut4_I3_O)        0.049     2.731 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          0.763     3.494    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X129Y162       LUT6 (Prop_lut6_I2_O)        0.136     3.630 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[21]_i_2__0/O
                         net (fo=1, routed)           0.700     4.330    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[21]_i_2__0_n_331
    SLICE_X134Y162       LUT6 (Prop_lut6_I0_O)        0.043     4.373 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[21]_i_1__0/O
                         net (fo=1, routed)           0.000     4.373    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_349
    SLICE_X134Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.588    33.204    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X134Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[21]/C
                         clock pessimism              0.096    33.300    
                         clock uncertainty           -0.035    33.265    
    SLICE_X134Y162       FDRE (Setup_fdre_C_D)        0.034    33.299    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[21]
  -------------------------------------------------------------------
                         required time                         33.299    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                 28.926    

Slack (MET) :             28.967ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.352ns (11.810%)  route 2.629ns (88.190%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 33.206 - 32.000 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.641     1.353    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X137Y154       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y154       FDRE (Prop_fdre_C_Q)         0.223     1.576 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          1.016     2.592    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[3][1]
    SLICE_X130Y159       LUT4 (Prop_lut4_I3_O)        0.043     2.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0/O
                         net (fo=71, routed)          1.269     3.904    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0_n_331
    SLICE_X132Y163       LUT6 (Prop_lut6_I0_O)        0.043     3.947 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[7]_i_2__0/O
                         net (fo=1, routed)           0.344     4.291    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[7]_i_2__0_n_331
    SLICE_X132Y159       LUT6 (Prop_lut6_I0_O)        0.043     4.334 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[7]_i_1__0/O
                         net (fo=1, routed)           0.000     4.334    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_363
    SLICE_X132Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.590    33.206    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X132Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[7]/C
                         clock pessimism              0.096    33.302    
                         clock uncertainty           -0.035    33.267    
    SLICE_X132Y159       FDRE (Setup_fdre_C_D)        0.034    33.301    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[7]
  -------------------------------------------------------------------
                         required time                         33.301    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                 28.967    

Slack (MET) :             28.975ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.352ns (11.848%)  route 2.619ns (88.152%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 33.204 - 32.000 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.641     1.353    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X137Y154       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y154       FDRE (Prop_fdre_C_Q)         0.223     1.576 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          1.016     2.592    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[3][1]
    SLICE_X130Y159       LUT4 (Prop_lut4_I3_O)        0.043     2.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0/O
                         net (fo=71, routed)          0.983     3.618    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0_n_331
    SLICE_X130Y163       LUT6 (Prop_lut6_I0_O)        0.043     3.661 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[11]_i_2__0/O
                         net (fo=1, routed)           0.620     4.281    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[11]_i_2__0_n_331
    SLICE_X135Y162       LUT6 (Prop_lut6_I0_O)        0.043     4.324 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[11]_i_1__0/O
                         net (fo=1, routed)           0.000     4.324    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_359
    SLICE_X135Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.588    33.204    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X135Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[11]/C
                         clock pessimism              0.096    33.300    
                         clock uncertainty           -0.035    33.265    
    SLICE_X135Y162       FDRE (Setup_fdre_C_D)        0.034    33.299    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[11]
  -------------------------------------------------------------------
                         required time                         33.299    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                 28.975    

Slack (MET) :             29.061ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.352ns (12.202%)  route 2.533ns (87.798%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 33.204 - 32.000 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.641     1.353    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X137Y154       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y154       FDRE (Prop_fdre_C_Q)         0.223     1.576 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          1.016     2.592    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[3][1]
    SLICE_X130Y159       LUT4 (Prop_lut4_I3_O)        0.043     2.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0/O
                         net (fo=71, routed)          0.984     3.619    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0_n_331
    SLICE_X132Y163       LUT6 (Prop_lut6_I0_O)        0.043     3.662 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[31]_i_2__0/O
                         net (fo=1, routed)           0.533     4.195    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[31]_i_2__0_n_331
    SLICE_X135Y161       LUT6 (Prop_lut6_I0_O)        0.043     4.238 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[31]_i_1__0/O
                         net (fo=1, routed)           0.000     4.238    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_339
    SLICE_X135Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.588    33.204    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X135Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[31]/C
                         clock pessimism              0.096    33.300    
                         clock uncertainty           -0.035    33.265    
    SLICE_X135Y161       FDRE (Setup_fdre_C_D)        0.034    33.299    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[31]
  -------------------------------------------------------------------
                         required time                         33.299    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                 29.061    

Slack (MET) :             29.061ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.451ns (15.337%)  route 2.490ns (84.663%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 33.205 - 32.000 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.641     1.353    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X137Y154       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y154       FDRE (Prop_fdre_C_Q)         0.223     1.576 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          1.106     2.682    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][1]
    SLICE_X131Y159       LUT4 (Prop_lut4_I3_O)        0.049     2.731 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          1.037     3.768    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X136Y163       LUT6 (Prop_lut6_I2_O)        0.136     3.904 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[27]_i_2__0/O
                         net (fo=1, routed)           0.347     4.251    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[27]_i_2__0_n_331
    SLICE_X136Y161       LUT6 (Prop_lut6_I0_O)        0.043     4.294 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[27]_i_1__0/O
                         net (fo=1, routed)           0.000     4.294    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_343
    SLICE_X136Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.589    33.205    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X136Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[27]/C
                         clock pessimism              0.119    33.324    
                         clock uncertainty           -0.035    33.289    
    SLICE_X136Y161       FDRE (Setup_fdre_C_D)        0.066    33.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[27]
  -------------------------------------------------------------------
                         required time                         33.355    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                 29.061    

Slack (MET) :             29.080ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.352ns (12.143%)  route 2.547ns (87.857%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 33.206 - 32.000 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.641     1.353    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X137Y154       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y154       FDRE (Prop_fdre_C_Q)         0.223     1.576 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          1.224     2.800    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/pat_id_r1_reg[3][1]
    SLICE_X130Y159       LUT4 (Prop_lut4_I3_O)        0.043     2.843 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[22]_i_3__0/O
                         net (fo=63, routed)          0.685     3.528    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_2
    SLICE_X128Y162       LUT6 (Prop_lut6_I5_O)        0.043     3.571 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[13]_i_2__0/O
                         net (fo=1, routed)           0.638     4.209    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[13]_i_2__0_n_331
    SLICE_X138Y161       LUT6 (Prop_lut6_I0_O)        0.043     4.252 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[13]_i_1__0/O
                         net (fo=1, routed)           0.000     4.252    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_357
    SLICE_X138Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.590    33.206    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X138Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[13]/C
                         clock pessimism              0.096    33.302    
                         clock uncertainty           -0.035    33.267    
    SLICE_X138Y161       FDRE (Setup_fdre_C_D)        0.065    33.332    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[13]
  -------------------------------------------------------------------
                         required time                         33.332    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                 29.080    

Slack (MET) :             29.081ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.352ns (12.287%)  route 2.513ns (87.713%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 33.204 - 32.000 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.641     1.353    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X137Y154       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y154       FDRE (Prop_fdre_C_Q)         0.223     1.576 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          1.016     2.592    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[3][1]
    SLICE_X130Y159       LUT4 (Prop_lut4_I3_O)        0.043     2.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0/O
                         net (fo=71, routed)          0.958     3.593    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0_n_331
    SLICE_X130Y161       LUT6 (Prop_lut6_I0_O)        0.043     3.636 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[30]_i_2__0/O
                         net (fo=1, routed)           0.538     4.175    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[30]_i_2__0_n_331
    SLICE_X135Y161       LUT6 (Prop_lut6_I0_O)        0.043     4.218 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[30]_i_1__0/O
                         net (fo=1, routed)           0.000     4.218    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_340
    SLICE_X135Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.588    33.204    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X135Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[30]/C
                         clock pessimism              0.096    33.300    
                         clock uncertainty           -0.035    33.265    
    SLICE_X135Y161       FDRE (Setup_fdre_C_D)        0.034    33.299    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[30]
  -------------------------------------------------------------------
                         required time                         33.299    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 29.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[39]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.533%)  route 0.160ns (61.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.347     0.525    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X144Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y160       FDRE (Prop_fdre_C_Q)         0.100     0.625 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[39]/Q
                         net (fo=2, routed)           0.160     0.785    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[39]
    SLICE_X142Y160       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[39]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.473     0.706    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y160       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[39]_srl3/CLK
                         clock pessimism             -0.175     0.531    
    SLICE_X142Y160       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.685    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[39]_srl3
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.320     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X129Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y150       FDRE (Prop_fdre_C_Q)         0.100     0.598 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.653    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X129Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.473     0.706    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X129Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.208     0.498    
    SLICE_X129Y150       FDRE (Hold_fdre_C_D)         0.047     0.545    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.672%)  route 0.056ns (30.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.317     0.495    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/RX_CLK_I
    SLICE_X135Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y162       FDRE (Prop_fdre_C_Q)         0.100     0.595 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[12]/Q
                         net (fo=1, routed)           0.056     0.651    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[39]_0[12]
    SLICE_X134Y162       LUT6 (Prop_lut6_I5_O)        0.028     0.679 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.679    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_358
    SLICE_X134Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.469     0.702    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X134Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[12]/C
                         clock pessimism             -0.196     0.506    
    SLICE_X134Y162       FDRE (Hold_fdre_C_D)         0.061     0.567    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.349     0.527    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.100     0.627 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.060     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.503     0.736    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.209     0.527    
    SLICE_X146Y157       FDRE (Hold_fdre_C_D)         0.047     0.574    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.320     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X130Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y150       FDRE (Prop_fdre_C_Q)         0.100     0.598 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.060     0.658    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X130Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.473     0.706    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X130Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.208     0.498    
    SLICE_X130Y150       FDRE (Hold_fdre_C_D)         0.047     0.545    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.767%)  route 0.064ns (33.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.318     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/RX_CLK_I
    SLICE_X133Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y160       FDRE (Prop_fdre_C_Q)         0.100     0.596 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[5]/Q
                         net (fo=2, routed)           0.064     0.660    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/Q[1]
    SLICE_X132Y160       LUT6 (Prop_lut6_I1_O)        0.028     0.688 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[25]_i_1__0/O
                         net (fo=1, routed)           0.000     0.688    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_345
    SLICE_X132Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.471     0.704    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X132Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[25]/C
                         clock pessimism             -0.197     0.507    
    SLICE_X132Y160       FDRE (Hold_fdre_C_D)         0.060     0.567    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (66.048%)  route 0.066ns (33.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.318     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/RX_CLK_I
    SLICE_X133Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y160       FDRE (Prop_fdre_C_Q)         0.100     0.596 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[4]/Q
                         net (fo=2, routed)           0.066     0.662    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/Q[0]
    SLICE_X132Y160       LUT6 (Prop_lut6_I1_O)        0.028     0.690 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.690    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_366
    SLICE_X132Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.471     0.704    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X132Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[4]/C
                         clock pessimism             -0.197     0.507    
    SLICE_X132Y160       FDRE (Hold_fdre_C_D)         0.061     0.568    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/genseed40.seed_r2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/seed_r3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.103%)  route 0.096ns (48.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.320     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X143Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/genseed40.seed_r2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y160       FDRE (Prop_fdre_C_Q)         0.100     0.598 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/genseed40.seed_r2_reg[21]/Q
                         net (fo=1, routed)           0.096     0.694    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/seed_r2[21]
    SLICE_X142Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/seed_r3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.473     0.706    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/seed_r3_reg[18]/C
                         clock pessimism             -0.194     0.512    
    SLICE_X142Y161       FDRE (Hold_fdre_C_D)         0.059     0.571    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/seed_r3_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.079%)  route 0.072ns (41.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.349     0.527    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X147Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y158       FDRE (Prop_fdre_C_Q)         0.100     0.627 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r1_reg[19]/Q
                         net (fo=4, routed)           0.072     0.699    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r1[19]
    SLICE_X147Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.503     0.736    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X147Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[19]/C
                         clock pessimism             -0.209     0.527    
    SLICE_X147Y158       FDRE (Hold_fdre_C_D)         0.047     0.574    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.136%)  route 0.072ns (41.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.349     0.527    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X147Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y158       FDRE (Prop_fdre_C_Q)         0.100     0.627 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r1_reg[18]/Q
                         net (fo=4, routed)           0.072     0.699    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r1[18]
    SLICE_X147Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.503     0.736    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X147Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[18]/C
                         clock pessimism             -0.209     0.527    
    SLICE_X147Y158       FDRE (Hold_fdre_C_D)         0.044     0.571    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q3_RXCLK0
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         32.000      28.125     GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         32.000      28.125     GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         32.000      29.576     GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         32.000      30.592     BUFHCE_X1Y37         u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/I
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X130Y150       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X131Y165       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X132Y165       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X133Y163       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[19]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X128Y166       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[20]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X132Y165       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[21]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y160       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[32]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[16]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[17]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[18]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q3_RXCLK1
  To Clock:  Q3_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack       28.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.490ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.451ns (13.017%)  route 3.014ns (86.983%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 33.192 - 32.000 ) 
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.620     1.332    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X121Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y170       FDRE (Prop_fdre_C_Q)         0.223     1.555 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=16, routed)          1.220     2.775    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][0]
    SLICE_X124Y174       LUT4 (Prop_lut4_I1_O)        0.049     2.824 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          1.104     3.928    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X128Y179       LUT6 (Prop_lut6_I2_O)        0.136     4.064 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[26]_i_2__0/O
                         net (fo=1, routed)           0.689     4.754    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[26]_i_2__0_n_331
    SLICE_X130Y173       LUT6 (Prop_lut6_I0_O)        0.043     4.797 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[26]_i_1__0/O
                         net (fo=1, routed)           0.000     4.797    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_344
    SLICE_X130Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.576    33.192    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X130Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[26]/C
                         clock pessimism              0.096    33.288    
                         clock uncertainty           -0.035    33.253    
    SLICE_X130Y173       FDRE (Setup_fdre_C_D)        0.034    33.287    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[26]
  -------------------------------------------------------------------
                         required time                         33.287    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 28.490    

Slack (MET) :             28.729ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.451ns (13.979%)  route 2.775ns (86.021%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 33.194 - 32.000 ) 
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.620     1.332    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X121Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y170       FDRE (Prop_fdre_C_Q)         0.223     1.555 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=16, routed)          1.220     2.775    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][0]
    SLICE_X124Y174       LUT4 (Prop_lut4_I1_O)        0.049     2.824 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          0.970     3.794    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X127Y176       LUT6 (Prop_lut6_I2_O)        0.136     3.930 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[0]_i_2__0/O
                         net (fo=1, routed)           0.585     4.515    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[0]_i_2__0_n_331
    SLICE_X133Y173       LUT6 (Prop_lut6_I0_O)        0.043     4.558 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.558    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_370
    SLICE_X133Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.578    33.194    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X133Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[0]/C
                         clock pessimism              0.096    33.290    
                         clock uncertainty           -0.035    33.255    
    SLICE_X133Y173       FDRE (Setup_fdre_C_D)        0.033    33.288    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[0]
  -------------------------------------------------------------------
                         required time                         33.288    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                 28.729    

Slack (MET) :             28.734ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.416ns (12.914%)  route 2.805ns (87.086%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 33.194 - 32.000 ) 
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.620     1.332    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X120Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y170       FDRE (Prop_fdre_C_Q)         0.204     1.536 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.841     2.377    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[3][1]
    SLICE_X126Y173       LUT4 (Prop_lut4_I3_O)        0.126     2.503 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0/O
                         net (fo=71, routed)          1.475     3.978    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0_n_331
    SLICE_X128Y174       LUT6 (Prop_lut6_I0_O)        0.043     4.021 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[21]_i_2__0/O
                         net (fo=1, routed)           0.489     4.510    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[21]_i_2__0_n_331
    SLICE_X129Y171       LUT6 (Prop_lut6_I0_O)        0.043     4.553 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[21]_i_1__0/O
                         net (fo=1, routed)           0.000     4.553    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_349
    SLICE_X129Y171       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.578    33.194    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X129Y171       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[21]/C
                         clock pessimism              0.096    33.290    
                         clock uncertainty           -0.035    33.255    
    SLICE_X129Y171       FDRE (Setup_fdre_C_D)        0.033    33.288    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[21]
  -------------------------------------------------------------------
                         required time                         33.288    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                 28.734    

Slack (MET) :             28.782ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.416ns (13.112%)  route 2.757ns (86.888%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 33.193 - 32.000 ) 
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.620     1.332    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X120Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y170       FDRE (Prop_fdre_C_Q)         0.204     1.536 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.841     2.377    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[3][1]
    SLICE_X126Y173       LUT4 (Prop_lut4_I3_O)        0.126     2.503 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0/O
                         net (fo=71, routed)          1.382     3.886    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0_n_331
    SLICE_X132Y177       LUT6 (Prop_lut6_I0_O)        0.043     3.929 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[13]_i_2__0/O
                         net (fo=1, routed)           0.533     4.462    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[13]_i_2__0_n_331
    SLICE_X133Y174       LUT6 (Prop_lut6_I0_O)        0.043     4.505 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[13]_i_1__0/O
                         net (fo=1, routed)           0.000     4.505    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_357
    SLICE_X133Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.577    33.193    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X133Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[13]/C
                         clock pessimism              0.096    33.289    
                         clock uncertainty           -0.035    33.254    
    SLICE_X133Y174       FDRE (Setup_fdre_C_D)        0.033    33.287    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[13]
  -------------------------------------------------------------------
                         required time                         33.287    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                 28.782    

Slack (MET) :             28.828ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.451ns (14.416%)  route 2.677ns (85.584%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 33.194 - 32.000 ) 
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.620     1.332    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X121Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y170       FDRE (Prop_fdre_C_Q)         0.223     1.555 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=16, routed)          1.220     2.775    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][0]
    SLICE_X124Y174       LUT4 (Prop_lut4_I1_O)        0.049     2.824 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          0.880     3.704    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X128Y176       LUT6 (Prop_lut6_I2_O)        0.136     3.840 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[15]_i_2__0/O
                         net (fo=1, routed)           0.578     4.417    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[15]_i_2__0_n_331
    SLICE_X132Y173       LUT6 (Prop_lut6_I0_O)        0.043     4.460 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[15]_i_1__0/O
                         net (fo=1, routed)           0.000     4.460    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_355
    SLICE_X132Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.578    33.194    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X132Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[15]/C
                         clock pessimism              0.096    33.290    
                         clock uncertainty           -0.035    33.255    
    SLICE_X132Y173       FDRE (Setup_fdre_C_D)        0.034    33.289    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[15]
  -------------------------------------------------------------------
                         required time                         33.289    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 28.828    

Slack (MET) :             28.832ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.451ns (14.435%)  route 2.673ns (85.565%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 33.194 - 32.000 ) 
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.620     1.332    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X121Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y170       FDRE (Prop_fdre_C_Q)         0.223     1.555 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=16, routed)          1.220     2.775    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][0]
    SLICE_X124Y174       LUT4 (Prop_lut4_I1_O)        0.049     2.824 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          0.904     3.729    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X131Y176       LUT6 (Prop_lut6_I2_O)        0.136     3.865 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[22]_i_2__0/O
                         net (fo=1, routed)           0.549     4.413    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[22]_i_2__0_n_331
    SLICE_X133Y173       LUT6 (Prop_lut6_I0_O)        0.043     4.456 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[22]_i_1__0/O
                         net (fo=1, routed)           0.000     4.456    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_348
    SLICE_X133Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.578    33.194    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X133Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[22]/C
                         clock pessimism              0.096    33.290    
                         clock uncertainty           -0.035    33.255    
    SLICE_X133Y173       FDRE (Setup_fdre_C_D)        0.034    33.289    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[22]
  -------------------------------------------------------------------
                         required time                         33.289    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                 28.832    

Slack (MET) :             28.943ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.451ns (14.967%)  route 2.562ns (85.033%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 33.194 - 32.000 ) 
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.620     1.332    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X121Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y170       FDRE (Prop_fdre_C_Q)         0.223     1.555 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=16, routed)          1.220     2.775    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][0]
    SLICE_X124Y174       LUT4 (Prop_lut4_I1_O)        0.049     2.824 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          0.749     3.573    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X128Y176       LUT6 (Prop_lut6_I2_O)        0.136     3.709 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[16]_i_2__0/O
                         net (fo=1, routed)           0.594     4.302    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[16]_i_2__0_n_331
    SLICE_X129Y171       LUT6 (Prop_lut6_I0_O)        0.043     4.345 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[16]_i_1__0/O
                         net (fo=1, routed)           0.000     4.345    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_354
    SLICE_X129Y171       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.578    33.194    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X129Y171       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[16]/C
                         clock pessimism              0.096    33.290    
                         clock uncertainty           -0.035    33.255    
    SLICE_X129Y171       FDRE (Setup_fdre_C_D)        0.034    33.289    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[16]
  -------------------------------------------------------------------
                         required time                         33.289    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                 28.943    

Slack (MET) :             29.012ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.451ns (15.324%)  route 2.492ns (84.676%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 33.192 - 32.000 ) 
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.620     1.332    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X121Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y170       FDRE (Prop_fdre_C_Q)         0.223     1.555 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=16, routed)          1.220     2.775    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][0]
    SLICE_X124Y174       LUT4 (Prop_lut4_I1_O)        0.049     2.824 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          0.741     3.565    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X125Y174       LUT6 (Prop_lut6_I2_O)        0.136     3.701 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[36]_i_2__0/O
                         net (fo=1, routed)           0.531     4.232    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[36]_i_2__0_n_331
    SLICE_X129Y173       LUT6 (Prop_lut6_I0_O)        0.043     4.275 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[36]_i_1__0/O
                         net (fo=1, routed)           0.000     4.275    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_334
    SLICE_X129Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.576    33.192    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X129Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[36]/C
                         clock pessimism              0.096    33.288    
                         clock uncertainty           -0.035    33.253    
    SLICE_X129Y173       FDRE (Setup_fdre_C_D)        0.034    33.287    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[36]
  -------------------------------------------------------------------
                         required time                         33.287    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                 29.012    

Slack (MET) :             29.023ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.451ns (15.384%)  route 2.481ns (84.616%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 33.192 - 32.000 ) 
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.620     1.332    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X121Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y170       FDRE (Prop_fdre_C_Q)         0.223     1.555 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=16, routed)          1.220     2.775    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][0]
    SLICE_X124Y174       LUT4 (Prop_lut4_I1_O)        0.049     2.824 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          0.886     3.710    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X124Y175       LUT6 (Prop_lut6_I2_O)        0.136     3.846 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[2]_i_2__0/O
                         net (fo=1, routed)           0.375     4.221    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[2]_i_2__0_n_331
    SLICE_X131Y173       LUT6 (Prop_lut6_I0_O)        0.043     4.264 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.264    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_368
    SLICE_X131Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.576    33.192    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X131Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[2]/C
                         clock pessimism              0.096    33.288    
                         clock uncertainty           -0.035    33.253    
    SLICE_X131Y173       FDRE (Setup_fdre_C_D)        0.034    33.287    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[2]
  -------------------------------------------------------------------
                         required time                         33.287    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                 29.023    

Slack (MET) :             29.024ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.451ns (15.400%)  route 2.478ns (84.600%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 33.191 - 32.000 ) 
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.620     1.332    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X121Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y170       FDRE (Prop_fdre_C_Q)         0.223     1.555 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=16, routed)          1.220     2.775    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][0]
    SLICE_X124Y174       LUT4 (Prop_lut4_I1_O)        0.049     2.824 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          0.697     3.521    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X133Y177       LUT6 (Prop_lut6_I2_O)        0.136     3.657 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[10]_i_2__0/O
                         net (fo=1, routed)           0.561     4.218    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[10]_i_2__0_n_331
    SLICE_X130Y174       LUT6 (Prop_lut6_I0_O)        0.043     4.261 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[10]_i_1__0/O
                         net (fo=1, routed)           0.000     4.261    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_360
    SLICE_X130Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.575    33.191    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X130Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[10]/C
                         clock pessimism              0.096    33.287    
                         clock uncertainty           -0.035    33.252    
    SLICE_X130Y174       FDRE (Setup_fdre_C_D)        0.033    33.285    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[10]
  -------------------------------------------------------------------
                         required time                         33.285    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                 29.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.399%)  route 0.154ns (56.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.312     0.490    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y171       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y171       FDRE (Prop_fdre_C_Q)         0.118     0.608 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[23]/Q
                         net (fo=2, routed)           0.154     0.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[23]
    SLICE_X138Y171       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.463     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X138Y171       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[23]_srl3/CLK
                         clock pessimism             -0.175     0.521    
    SLICE_X138Y171       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.675    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[23]_srl3
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.991%)  route 0.186ns (65.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.697ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.312     0.490    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X143Y171       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y171       FDRE (Prop_fdre_C_Q)         0.100     0.590 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[15]/Q
                         net (fo=2, routed)           0.186     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[15]
    SLICE_X138Y170       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.464     0.697    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X138Y170       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[15]_srl3/CLK
                         clock pessimism             -0.175     0.522    
    SLICE_X138Y170       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.676    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.059%)  route 0.100ns (49.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.697ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.313     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X139Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y170       FDRE (Prop_fdre_C_Q)         0.100     0.591 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[10]/Q
                         net (fo=2, routed)           0.100     0.691    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[10]
    SLICE_X138Y170       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.464     0.697    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X138Y170       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[10]_srl3/CLK
                         clock pessimism             -0.195     0.502    
    SLICE_X138Y170       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.588    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[10]_srl3
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.310     0.488    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.100     0.588 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.643    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.461     0.694    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.206     0.488    
    SLICE_X119Y165       FDRE (Hold_fdre_C_D)         0.047     0.535    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.308     0.486    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X107Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y153       FDRE (Prop_fdre_C_Q)         0.100     0.586 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.641    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X107Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.461     0.694    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X107Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.208     0.486    
    SLICE_X107Y153       FDRE (Hold_fdre_C_D)         0.047     0.533    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/error_cmp_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.383%)  route 0.054ns (29.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.487ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.309     0.487    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X132Y172       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y172       FDRE (Prop_fdre_C_Q)         0.100     0.587 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[39]/Q
                         net (fo=1, routed)           0.054     0.641    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_expected[39]
    SLICE_X133Y172       LUT2 (Prop_lut2_I1_O)        0.028     0.669 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/error_cmp[39]_i_1/O
                         net (fo=1, routed)           0.000     0.669    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/error_cmp[39]_i_1_n_331
    SLICE_X133Y172       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/error_cmp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.460     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X133Y172       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/error_cmp_reg[39]/C
                         clock pessimism             -0.195     0.498    
    SLICE_X133Y172       FDRE (Hold_fdre_C_D)         0.060     0.558    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/error_cmp_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.308     0.486    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X107Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y153       FDRE (Prop_fdre_C_Q)         0.100     0.586 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.641    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X107Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.461     0.694    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X107Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.208     0.486    
    SLICE_X107Y153       FDRE (Hold_fdre_C_D)         0.044     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.530    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.303     0.481    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X108Y166       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y166       FDRE (Prop_fdre_C_Q)         0.100     0.581 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.056     0.637    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X108Y166       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.454     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X108Y166       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.206     0.481    
    SLICE_X108Y166       FDRE (Hold_fdre_C_D)         0.044     0.525    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.525    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.303     0.481    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X108Y166       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y166       FDRE (Prop_fdre_C_Q)         0.100     0.581 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.060     0.641    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X108Y166       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.454     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X108Y166       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.206     0.481    
    SLICE_X108Y166       FDRE (Hold_fdre_C_D)         0.047     0.528    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[37]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.091ns (43.738%)  route 0.117ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.310     0.488    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X141Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y173       FDRE (Prop_fdre_C_Q)         0.091     0.579 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[37]/Q
                         net (fo=2, routed)           0.117     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[37]
    SLICE_X138Y173       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[37]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.460     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X138Y173       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[37]_srl3/CLK
                         clock pessimism             -0.175     0.518    
    SLICE_X138Y173       SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     0.581    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[37]_srl3
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q3_RXCLK1
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         32.000      28.125     GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         32.000      28.125     GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         32.000      29.576     GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         32.000      30.592     BUFHCE_X1Y38         u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/I
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X111Y156       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/b_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X111Y156       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/b_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X111Y156       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/b_reg[3]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X111Y159       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/b_reg[5]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X147Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r1_reg[16]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X156Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r1_reg[3]/C
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[5]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[6]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[7]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X138Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[10]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q3_RXCLK2
  To Clock:  Q3_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack       28.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.787ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.451ns (14.235%)  route 2.717ns (85.765%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 33.202 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.223     1.563 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.942     2.505    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][1]
    SLICE_X126Y184       LUT4 (Prop_lut4_I3_O)        0.049     2.554 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          1.192     3.745    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X131Y189       LUT6 (Prop_lut6_I2_O)        0.136     3.881 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[1]_i_2__0/O
                         net (fo=1, routed)           0.584     4.465    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[1]_i_2__0_n_331
    SLICE_X135Y184       LUT6 (Prop_lut6_I0_O)        0.043     4.508 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.508    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_369
    SLICE_X135Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.586    33.202    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X135Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[1]/C
                         clock pessimism              0.096    33.298    
                         clock uncertainty           -0.035    33.263    
    SLICE_X135Y184       FDRE (Setup_fdre_C_D)        0.033    33.296    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[1]
  -------------------------------------------------------------------
                         required time                         33.296    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                 28.787    

Slack (MET) :             28.895ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.451ns (14.732%)  route 2.610ns (85.268%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 33.202 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.223     1.563 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.942     2.505    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][1]
    SLICE_X126Y184       LUT4 (Prop_lut4_I3_O)        0.049     2.554 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          1.099     3.652    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X134Y188       LUT6 (Prop_lut6_I2_O)        0.136     3.788 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[3]_i_2__0/O
                         net (fo=1, routed)           0.570     4.358    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[3]_i_2__0_n_331
    SLICE_X133Y184       LUT6 (Prop_lut6_I0_O)        0.043     4.401 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.401    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_367
    SLICE_X133Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.586    33.202    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X133Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[3]/C
                         clock pessimism              0.096    33.298    
                         clock uncertainty           -0.035    33.263    
    SLICE_X133Y184       FDRE (Setup_fdre_C_D)        0.034    33.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[3]
  -------------------------------------------------------------------
                         required time                         33.297    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                 28.895    

Slack (MET) :             29.039ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.451ns (15.446%)  route 2.469ns (84.554%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 33.204 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.223     1.563 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.942     2.505    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][1]
    SLICE_X126Y184       LUT4 (Prop_lut4_I3_O)        0.049     2.554 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          0.999     3.552    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X131Y189       LUT6 (Prop_lut6_I2_O)        0.136     3.688 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[35]_i_2__0/O
                         net (fo=1, routed)           0.529     4.217    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[35]_i_2__0_n_331
    SLICE_X133Y187       LUT6 (Prop_lut6_I0_O)        0.043     4.260 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[35]_i_1__0/O
                         net (fo=1, routed)           0.000     4.260    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_335
    SLICE_X133Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.588    33.204    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X133Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[35]/C
                         clock pessimism              0.096    33.300    
                         clock uncertainty           -0.035    33.265    
    SLICE_X133Y187       FDRE (Setup_fdre_C_D)        0.034    33.299    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[35]
  -------------------------------------------------------------------
                         required time                         33.299    
                         arrival time                          -4.260    
  -------------------------------------------------------------------
                         slack                                 29.039    

Slack (MET) :             29.053ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.352ns (12.115%)  route 2.553ns (87.885%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 33.204 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.223     1.563 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.848     2.411    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/pat_id_r1_reg[3][1]
    SLICE_X126Y184       LUT4 (Prop_lut4_I3_O)        0.043     2.454 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[22]_i_3__0/O
                         net (fo=63, routed)          1.057     3.510    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_2
    SLICE_X126Y188       LUT6 (Prop_lut6_I5_O)        0.043     3.553 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[15]_i_2__0/O
                         net (fo=1, routed)           0.649     4.202    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[15]_i_2__0_n_331
    SLICE_X133Y187       LUT6 (Prop_lut6_I0_O)        0.043     4.245 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[15]_i_1__0/O
                         net (fo=1, routed)           0.000     4.245    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_355
    SLICE_X133Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.588    33.204    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X133Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[15]/C
                         clock pessimism              0.096    33.300    
                         clock uncertainty           -0.035    33.265    
    SLICE_X133Y187       FDRE (Setup_fdre_C_D)        0.034    33.299    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[15]
  -------------------------------------------------------------------
                         required time                         33.299    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                 29.053    

Slack (MET) :             29.095ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.352ns (12.305%)  route 2.509ns (87.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.201ns = ( 33.201 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.223     1.563 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=15, routed)          0.759     2.322    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[3][3]
    SLICE_X126Y184       LUT4 (Prop_lut4_I2_O)        0.043     2.365 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0/O
                         net (fo=71, routed)          1.141     3.506    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0_n_331
    SLICE_X125Y186       LUT6 (Prop_lut6_I0_O)        0.043     3.549 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[9]_i_2__0/O
                         net (fo=1, routed)           0.608     4.158    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[9]_i_2__0_n_331
    SLICE_X130Y185       LUT6 (Prop_lut6_I0_O)        0.043     4.201 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.201    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_361
    SLICE_X130Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.585    33.201    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X130Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[9]/C
                         clock pessimism              0.096    33.297    
                         clock uncertainty           -0.035    33.262    
    SLICE_X130Y185       FDRE (Setup_fdre_C_D)        0.034    33.296    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[9]
  -------------------------------------------------------------------
                         required time                         33.296    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                 29.095    

Slack (MET) :             29.138ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.451ns (15.988%)  route 2.370ns (84.012%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 33.204 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.223     1.563 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.942     2.505    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][1]
    SLICE_X126Y184       LUT4 (Prop_lut4_I3_O)        0.049     2.554 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          0.901     3.455    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X128Y189       LUT6 (Prop_lut6_I2_O)        0.136     3.591 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[8]_i_2__0/O
                         net (fo=1, routed)           0.527     4.118    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[8]_i_2__0_n_331
    SLICE_X134Y187       LUT6 (Prop_lut6_I0_O)        0.043     4.161 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[8]_i_1__0/O
                         net (fo=1, routed)           0.000     4.161    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_362
    SLICE_X134Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.588    33.204    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X134Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[8]/C
                         clock pessimism              0.096    33.300    
                         clock uncertainty           -0.035    33.265    
    SLICE_X134Y187       FDRE (Setup_fdre_C_D)        0.034    33.299    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[8]
  -------------------------------------------------------------------
                         required time                         33.299    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                 29.138    

Slack (MET) :             29.195ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.451ns (16.323%)  route 2.312ns (83.677%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 33.203 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.223     1.563 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.942     2.505    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][1]
    SLICE_X126Y184       LUT4 (Prop_lut4_I3_O)        0.049     2.554 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          1.003     3.556    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X132Y187       LUT6 (Prop_lut6_I2_O)        0.136     3.692 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[37]_i_2__0/O
                         net (fo=1, routed)           0.367     4.060    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[37]_i_2__0_n_331
    SLICE_X135Y185       LUT6 (Prop_lut6_I0_O)        0.043     4.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[37]_i_1__0/O
                         net (fo=1, routed)           0.000     4.103    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_333
    SLICE_X135Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.587    33.203    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X135Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[37]/C
                         clock pessimism              0.096    33.299    
                         clock uncertainty           -0.035    33.264    
    SLICE_X135Y185       FDRE (Setup_fdre_C_D)        0.034    33.298    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[37]
  -------------------------------------------------------------------
                         required time                         33.298    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 29.195    

Slack (MET) :             29.210ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.451ns (16.432%)  route 2.294ns (83.568%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.201ns = ( 33.201 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.223     1.563 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.942     2.505    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][1]
    SLICE_X126Y184       LUT4 (Prop_lut4_I3_O)        0.049     2.554 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          0.910     3.464    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X128Y186       LUT6 (Prop_lut6_I2_O)        0.136     3.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[24]_i_2__0/O
                         net (fo=1, routed)           0.442     4.042    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[24]_i_2__0_n_331
    SLICE_X130Y185       LUT6 (Prop_lut6_I0_O)        0.043     4.085 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[24]_i_1__0/O
                         net (fo=1, routed)           0.000     4.085    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_346
    SLICE_X130Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.585    33.201    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X130Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[24]/C
                         clock pessimism              0.096    33.297    
                         clock uncertainty           -0.035    33.262    
    SLICE_X130Y185       FDRE (Setup_fdre_C_D)        0.033    33.295    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[24]
  -------------------------------------------------------------------
                         required time                         33.295    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                 29.210    

Slack (MET) :             29.216ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.451ns (16.452%)  route 2.290ns (83.548%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 33.203 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.223     1.563 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.942     2.505    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][1]
    SLICE_X126Y184       LUT4 (Prop_lut4_I3_O)        0.049     2.554 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          0.820     3.374    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X131Y187       LUT6 (Prop_lut6_I2_O)        0.136     3.510 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[26]_i_2__0/O
                         net (fo=1, routed)           0.529     4.038    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[26]_i_2__0_n_331
    SLICE_X132Y185       LUT6 (Prop_lut6_I0_O)        0.043     4.081 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[26]_i_1__0/O
                         net (fo=1, routed)           0.000     4.081    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_344
    SLICE_X132Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.587    33.203    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X132Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[26]/C
                         clock pessimism              0.096    33.299    
                         clock uncertainty           -0.035    33.264    
    SLICE_X132Y185       FDRE (Setup_fdre_C_D)        0.034    33.298    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[26]
  -------------------------------------------------------------------
                         required time                         33.298    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 29.216    

Slack (MET) :             29.221ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.352ns (12.866%)  route 2.384ns (87.134%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 33.202 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.223     1.563 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=15, routed)          0.759     2.322    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[3][3]
    SLICE_X126Y184       LUT4 (Prop_lut4_I2_O)        0.043     2.365 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0/O
                         net (fo=71, routed)          1.052     3.417    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0_n_331
    SLICE_X125Y187       LUT6 (Prop_lut6_I0_O)        0.043     3.460 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[2]_i_2__0/O
                         net (fo=1, routed)           0.573     4.033    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[2]_i_2__0_n_331
    SLICE_X132Y184       LUT6 (Prop_lut6_I0_O)        0.043     4.076 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.076    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_368
    SLICE_X132Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.586    33.202    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X132Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[2]/C
                         clock pessimism              0.096    33.298    
                         clock uncertainty           -0.035    33.263    
    SLICE_X132Y184       FDRE (Setup_fdre_C_D)        0.034    33.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[2]
  -------------------------------------------------------------------
                         required time                         33.297    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                 29.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.827%)  route 0.099ns (52.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.319     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X141Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y187       FDRE (Prop_fdre_C_Q)         0.091     0.588 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[31]/Q
                         net (fo=2, routed)           0.099     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[31]
    SLICE_X142Y187       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.471     0.704    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y187       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[31]_srl3/CLK
                         clock pessimism             -0.194     0.510    
    SLICE_X142Y187       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.626    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[31]_srl3
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[9]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.394%)  route 0.060ns (39.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.318     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X141Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y185       FDRE (Prop_fdre_C_Q)         0.091     0.587 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[9]/Q
                         net (fo=2, routed)           0.060     0.647    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[9]
    SLICE_X140Y185       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[9]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.470     0.703    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X140Y185       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[9]_srl3/CLK
                         clock pessimism             -0.196     0.507    
    SLICE_X140Y185       SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     0.569    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[9]_srl3
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.985%)  route 0.157ns (61.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.345     0.523    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X144Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y185       FDRE (Prop_fdre_C_Q)         0.100     0.623 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[7]/Q
                         net (fo=2, routed)           0.157     0.780    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[7]
    SLICE_X142Y185       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.470     0.703    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y185       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[7]_srl3/CLK
                         clock pessimism             -0.175     0.528    
    SLICE_X142Y185       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.682    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[19]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.431%)  route 0.106ns (51.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.320     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X143Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y188       FDRE (Prop_fdre_C_Q)         0.100     0.598 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[19]/Q
                         net (fo=2, routed)           0.106     0.704    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[19]
    SLICE_X142Y186       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[19]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.470     0.703    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y186       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[19]_srl3/CLK
                         clock pessimism             -0.194     0.509    
    SLICE_X142Y186       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.604    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[19]_srl3
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[30]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.641%)  route 0.098ns (45.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.319     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X140Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y187       FDRE (Prop_fdre_C_Q)         0.118     0.615 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[30]/Q
                         net (fo=2, routed)           0.098     0.713    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[30]
    SLICE_X142Y187       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[30]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.471     0.704    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y187       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[30]_srl3/CLK
                         clock pessimism             -0.194     0.510    
    SLICE_X142Y187       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.604    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[30]_srl3
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.383%)  route 0.054ns (29.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.316     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/RX_CLK_I
    SLICE_X134Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y184       FDRE (Prop_fdre_C_Q)         0.100     0.594 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[1]/Q
                         net (fo=1, routed)           0.054     0.648    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[39]_0[1]
    SLICE_X135Y184       LUT6 (Prop_lut6_I5_O)        0.028     0.676 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.676    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_369
    SLICE_X135Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.467     0.700    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X135Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[1]/C
                         clock pessimism             -0.195     0.505    
    SLICE_X135Y184       FDRE (Hold_fdre_C_D)         0.060     0.565    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.311     0.489    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.100     0.589 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.060     0.649    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.462     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.206     0.489    
    SLICE_X124Y181       FDRE (Hold_fdre_C_D)         0.047     0.536    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[34]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.196%)  route 0.117ns (49.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.318     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X140Y186       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y186       FDRE (Prop_fdre_C_Q)         0.118     0.614 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[34]/Q
                         net (fo=2, routed)           0.117     0.731    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[34]
    SLICE_X138Y186       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[34]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.470     0.703    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X138Y186       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[34]_srl3/CLK
                         clock pessimism             -0.175     0.528    
    SLICE_X138Y186       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.614    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[34]_srl3
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.140%)  route 0.100ns (45.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.319     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X140Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y187       FDRE (Prop_fdre_C_Q)         0.118     0.615 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[26]/Q
                         net (fo=2, routed)           0.100     0.715    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[26]
    SLICE_X142Y187       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.471     0.704    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y187       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[26]_srl3/CLK
                         clock pessimism             -0.194     0.510    
    SLICE_X142Y187       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.596    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[26]_srl3
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.630%)  route 0.064ns (33.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.318     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/RX_CLK_I
    SLICE_X131Y191       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y191       FDRE (Prop_fdre_C_Q)         0.100     0.596 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[4]/Q
                         net (fo=4, routed)           0.064     0.660    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_in16_in
    SLICE_X130Y191       LUT5 (Prop_lut5_I3_O)        0.028     0.688 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[13]_i_1__2/O
                         net (fo=1, routed)           0.000     0.688    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[13]_i_1__2_n_331
    SLICE_X130Y191       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.471     0.704    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/RX_CLK_I
    SLICE_X130Y191       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[13]/C
                         clock pessimism             -0.197     0.507    
    SLICE_X130Y191       FDRE (Hold_fdre_C_D)         0.060     0.567    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q3_RXCLK2
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         32.000      28.125     GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         32.000      28.125     GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         32.000      29.576     GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         32.000      30.592     BUFHCE_X1Y39         u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/I
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X143Y184       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[8]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X141Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[9]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r6_reg[12]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r6_reg[13]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r6_reg[14]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r6_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X142Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X140Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[13]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q3_RXCLK3
  To Clock:  Q3_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack       28.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.738ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.388ns (11.913%)  route 2.869ns (88.087%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 33.255 - 32.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X138Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y199       FDRE (Prop_fdre_C_Q)         0.259     1.613 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.838     2.451    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[3][1]
    SLICE_X145Y197       LUT4 (Prop_lut4_I3_O)        0.043     2.494 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0/O
                         net (fo=71, routed)          1.249     3.743    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0_n_331
    SLICE_X141Y191       LUT6 (Prop_lut6_I0_O)        0.043     3.786 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[23]_i_2__0/O
                         net (fo=1, routed)           0.782     4.568    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[23]_i_2__0_n_331
    SLICE_X145Y194       LUT6 (Prop_lut6_I0_O)        0.043     4.611 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[23]_i_1__0/O
                         net (fo=1, routed)           0.000     4.611    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_347
    SLICE_X145Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.639    33.255    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X145Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[23]/C
                         clock pessimism              0.096    33.351    
                         clock uncertainty           -0.035    33.316    
    SLICE_X145Y194       FDRE (Setup_fdre_C_D)        0.033    33.349    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[23]
  -------------------------------------------------------------------
                         required time                         33.349    
                         arrival time                          -4.611    
  -------------------------------------------------------------------
                         slack                                 28.738    

Slack (MET) :             28.873ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.388ns (12.420%)  route 2.736ns (87.580%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 33.256 - 32.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X138Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y199       FDRE (Prop_fdre_C_Q)         0.259     1.613 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.556     2.169    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/pat_id_r1_reg[3][1]
    SLICE_X141Y200       LUT4 (Prop_lut4_I3_O)        0.043     2.212 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[22]_i_3__0/O
                         net (fo=63, routed)          1.480     3.692    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_2
    SLICE_X139Y195       LUT6 (Prop_lut6_I5_O)        0.043     3.735 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[22]_i_2__0/O
                         net (fo=1, routed)           0.700     4.435    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[22]_i_2__0_n_331
    SLICE_X149Y195       LUT6 (Prop_lut6_I0_O)        0.043     4.478 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[22]_i_1__0/O
                         net (fo=1, routed)           0.000     4.478    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_348
    SLICE_X149Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.640    33.256    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X149Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[22]/C
                         clock pessimism              0.096    33.352    
                         clock uncertainty           -0.035    33.317    
    SLICE_X149Y195       FDRE (Setup_fdre_C_D)        0.034    33.351    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[22]
  -------------------------------------------------------------------
                         required time                         33.351    
                         arrival time                          -4.478    
  -------------------------------------------------------------------
                         slack                                 28.873    

Slack (MET) :             28.876ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.388ns (12.436%)  route 2.732ns (87.564%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 33.255 - 32.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X138Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y199       FDRE (Prop_fdre_C_Q)         0.259     1.613 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.556     2.169    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/pat_id_r1_reg[3][1]
    SLICE_X141Y200       LUT4 (Prop_lut4_I3_O)        0.043     2.212 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[22]_i_3__0/O
                         net (fo=63, routed)          1.354     3.566    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_2
    SLICE_X141Y191       LUT6 (Prop_lut6_I5_O)        0.043     3.609 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[27]_i_2__0/O
                         net (fo=1, routed)           0.822     4.431    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[27]_i_2__0_n_331
    SLICE_X145Y194       LUT6 (Prop_lut6_I0_O)        0.043     4.474 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[27]_i_1__0/O
                         net (fo=1, routed)           0.000     4.474    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_343
    SLICE_X145Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.639    33.255    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X145Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[27]/C
                         clock pessimism              0.096    33.351    
                         clock uncertainty           -0.035    33.316    
    SLICE_X145Y194       FDRE (Setup_fdre_C_D)        0.034    33.350    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[27]
  -------------------------------------------------------------------
                         required time                         33.350    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                 28.876    

Slack (MET) :             28.897ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.388ns (12.514%)  route 2.712ns (87.486%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 33.257 - 32.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X138Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y199       FDRE (Prop_fdre_C_Q)         0.259     1.613 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.556     2.169    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/pat_id_r1_reg[3][1]
    SLICE_X141Y200       LUT4 (Prop_lut4_I3_O)        0.043     2.212 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[22]_i_3__0/O
                         net (fo=63, routed)          1.584     3.795    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_2
    SLICE_X140Y196       LUT6 (Prop_lut6_I5_O)        0.043     3.838 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[35]_i_2__0/O
                         net (fo=1, routed)           0.573     4.411    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[35]_i_2__0_n_331
    SLICE_X150Y195       LUT6 (Prop_lut6_I0_O)        0.043     4.455 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[35]_i_1__0/O
                         net (fo=1, routed)           0.000     4.455    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_335
    SLICE_X150Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.641    33.257    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X150Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[35]/C
                         clock pessimism              0.096    33.353    
                         clock uncertainty           -0.035    33.318    
    SLICE_X150Y195       FDRE (Setup_fdre_C_D)        0.034    33.352    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[35]
  -------------------------------------------------------------------
                         required time                         33.352    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                 28.897    

Slack (MET) :             28.970ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.388ns (12.829%)  route 2.636ns (87.171%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 33.255 - 32.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X138Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y199       FDRE (Prop_fdre_C_Q)         0.259     1.613 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.838     2.451    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[3][1]
    SLICE_X145Y197       LUT4 (Prop_lut4_I3_O)        0.043     2.494 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0/O
                         net (fo=71, routed)          1.044     3.538    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_3__0_n_331
    SLICE_X141Y191       LUT6 (Prop_lut6_I0_O)        0.043     3.581 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[6]_i_2__0/O
                         net (fo=1, routed)           0.754     4.335    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[6]_i_2__0_n_331
    SLICE_X149Y193       LUT6 (Prop_lut6_I0_O)        0.043     4.378 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[6]_i_1__0/O
                         net (fo=1, routed)           0.000     4.378    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_364
    SLICE_X149Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.639    33.255    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X149Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[6]/C
                         clock pessimism              0.096    33.351    
                         clock uncertainty           -0.035    33.316    
    SLICE_X149Y193       FDRE (Setup_fdre_C_D)        0.033    33.349    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[6]
  -------------------------------------------------------------------
                         required time                         33.349    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                 28.970    

Slack (MET) :             28.985ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.489ns (16.245%)  route 2.521ns (83.755%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 33.255 - 32.000 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.643     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X140Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y199       FDRE (Prop_fdre_C_Q)         0.259     1.614 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=16, routed)          0.577     2.191    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][2]
    SLICE_X141Y200       LUT4 (Prop_lut4_I0_O)        0.051     2.242 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          1.275     3.518    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X140Y192       LUT6 (Prop_lut6_I2_O)        0.136     3.654 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[31]_i_2__0/O
                         net (fo=1, routed)           0.669     4.322    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[31]_i_2__0_n_331
    SLICE_X147Y193       LUT6 (Prop_lut6_I0_O)        0.043     4.365 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[31]_i_1__0/O
                         net (fo=1, routed)           0.000     4.365    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_339
    SLICE_X147Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.639    33.255    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X147Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[31]/C
                         clock pessimism              0.096    33.351    
                         clock uncertainty           -0.035    33.316    
    SLICE_X147Y193       FDRE (Setup_fdre_C_D)        0.034    33.350    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[31]
  -------------------------------------------------------------------
                         required time                         33.350    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 28.985    

Slack (MET) :             28.992ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.489ns (16.290%)  route 2.513ns (83.710%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 33.255 - 32.000 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.643     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X140Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y199       FDRE (Prop_fdre_C_Q)         0.259     1.614 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=16, routed)          0.577     2.191    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[3][2]
    SLICE_X141Y200       LUT4 (Prop_lut4_I0_O)        0.051     2.242 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_2/O
                         net (fo=42, routed)          1.355     3.597    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_1
    SLICE_X143Y193       LUT6 (Prop_lut6_I2_O)        0.136     3.733 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[15]_i_2__0/O
                         net (fo=1, routed)           0.580     4.314    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[15]_i_2__0_n_331
    SLICE_X146Y193       LUT6 (Prop_lut6_I0_O)        0.043     4.357 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[15]_i_1__0/O
                         net (fo=1, routed)           0.000     4.357    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_355
    SLICE_X146Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.639    33.255    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X146Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[15]/C
                         clock pessimism              0.096    33.351    
                         clock uncertainty           -0.035    33.316    
    SLICE_X146Y193       FDRE (Setup_fdre_C_D)        0.033    33.349    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[15]
  -------------------------------------------------------------------
                         required time                         33.349    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                 28.992    

Slack (MET) :             29.034ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.388ns (13.099%)  route 2.574ns (86.901%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 33.255 - 32.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X138Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y199       FDRE (Prop_fdre_C_Q)         0.259     1.613 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.556     2.169    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/pat_id_r1_reg[3][1]
    SLICE_X141Y200       LUT4 (Prop_lut4_I3_O)        0.043     2.212 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[22]_i_3__0/O
                         net (fo=63, routed)          1.281     3.493    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_2
    SLICE_X143Y197       LUT6 (Prop_lut6_I5_O)        0.043     3.536 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[4]_i_2__0/O
                         net (fo=1, routed)           0.737     4.273    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[4]_i_2__0_n_331
    SLICE_X146Y192       LUT6 (Prop_lut6_I0_O)        0.043     4.316 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.316    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_366
    SLICE_X146Y192       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.639    33.255    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X146Y192       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[4]/C
                         clock pessimism              0.096    33.351    
                         clock uncertainty           -0.035    33.316    
    SLICE_X146Y192       FDRE (Setup_fdre_C_D)        0.034    33.350    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[4]
  -------------------------------------------------------------------
                         required time                         33.350    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                 29.034    

Slack (MET) :             29.047ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.388ns (13.162%)  route 2.560ns (86.838%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 33.255 - 32.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X138Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y199       FDRE (Prop_fdre_C_Q)         0.259     1.613 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.556     2.169    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/pat_id_r1_reg[3][1]
    SLICE_X141Y200       LUT4 (Prop_lut4_I3_O)        0.043     2.212 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[22]_i_3__0/O
                         net (fo=63, routed)          1.318     3.530    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_2
    SLICE_X142Y192       LUT6 (Prop_lut6_I5_O)        0.043     3.573 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[16]_i_2__0/O
                         net (fo=1, routed)           0.685     4.259    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[16]_i_2__0_n_331
    SLICE_X147Y193       LUT6 (Prop_lut6_I0_O)        0.043     4.302 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[16]_i_1__0/O
                         net (fo=1, routed)           0.000     4.302    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_354
    SLICE_X147Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.639    33.255    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X147Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[16]/C
                         clock pessimism              0.096    33.351    
                         clock uncertainty           -0.035    33.316    
    SLICE_X147Y193       FDRE (Setup_fdre_C_D)        0.033    33.349    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[16]
  -------------------------------------------------------------------
                         required time                         33.349    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                 29.047    

Slack (MET) :             29.057ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.388ns (13.204%)  route 2.551ns (86.796%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 33.255 - 32.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X138Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y199       FDRE (Prop_fdre_C_Q)         0.259     1.613 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=15, routed)          0.556     2.169    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/pat_id_r1_reg[3][1]
    SLICE_X141Y200       LUT4 (Prop_lut4_I3_O)        0.043     2.212 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[22]_i_3__0/O
                         net (fo=63, routed)          1.265     3.477    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/pat_id_r1_reg[2]_2
    SLICE_X139Y193       LUT6 (Prop_lut6_I5_O)        0.043     3.520 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[28]_i_2__0/O
                         net (fo=1, routed)           0.729     4.250    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[28]_i_2__0_n_331
    SLICE_X146Y193       LUT6 (Prop_lut6_I0_O)        0.043     4.293 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/DATA_O[28]_i_1__0/O
                         net (fo=1, routed)           0.000     4.293    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit_n_342
    SLICE_X146Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.639    33.255    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X146Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[28]/C
                         clock pessimism              0.096    33.351    
                         clock uncertainty           -0.035    33.316    
    SLICE_X146Y193       FDRE (Setup_fdre_C_D)        0.034    33.350    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/DATA_O_reg[28]
  -------------------------------------------------------------------
                         required time                         33.350    
                         arrival time                          -4.293    
  -------------------------------------------------------------------
                         slack                                 29.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[29]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.456%)  route 0.060ns (39.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X157Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y196       FDRE (Prop_fdre_C_Q)         0.091     0.621 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[29]/Q
                         net (fo=2, routed)           0.060     0.681    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[29]
    SLICE_X156Y196       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[29]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X156Y196       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[29]_srl3/CLK
                         clock pessimism             -0.198     0.541    
    SLICE_X156Y196       SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     0.604    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[29]_srl3
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.140%)  route 0.108ns (47.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X156Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y194       FDRE (Prop_fdre_C_Q)         0.118     0.648 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[12]/Q
                         net (fo=2, routed)           0.108     0.756    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[12]
    SLICE_X154Y194       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X154Y194       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[12]_srl3/CLK
                         clock pessimism             -0.175     0.564    
    SLICE_X154Y194       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.666    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[12]_srl3
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/seed_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.970%)  route 0.063ns (33.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.322     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/RX_CLK_I
    SLICE_X143Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/seed_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y193       FDRE (Prop_fdre_C_Q)         0.100     0.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/seed_r1_reg[15]/Q
                         net (fo=2, routed)           0.063     0.663    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/seed_r1_reg[30][15]
    SLICE_X142Y193       LUT5 (Prop_lut5_I0_O)        0.028     0.691 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[15]_i_1__1/O
                         net (fo=1, routed)           0.000     0.691    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[15]_i_1__1_n_331
    SLICE_X142Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.475     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/RX_CLK_I
    SLICE_X142Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[15]/C
                         clock pessimism             -0.197     0.511    
    SLICE_X142Y193       FDRE (Hold_fdre_C_D)         0.087     0.598    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[38]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.840%)  route 0.105ns (51.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X155Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y196       FDRE (Prop_fdre_C_Q)         0.100     0.630 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[38]/Q
                         net (fo=2, routed)           0.105     0.735    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[38]
    SLICE_X154Y195       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[38]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X154Y195       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[38]_srl3/CLK
                         clock pessimism             -0.195     0.544    
    SLICE_X154Y195       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.638    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[38]_srl3
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.582%)  route 0.111ns (48.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X156Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y193       FDRE (Prop_fdre_C_Q)         0.118     0.648 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[0]/Q
                         net (fo=2, routed)           0.111     0.759    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[0]
    SLICE_X154Y193       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X154Y193       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[0]_srl3/CLK
                         clock pessimism             -0.175     0.564    
    SLICE_X154Y193       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.656    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.624%)  route 0.145ns (61.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X157Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y195       FDRE (Prop_fdre_C_Q)         0.091     0.621 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[31]/Q
                         net (fo=2, routed)           0.145     0.766    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[31]
    SLICE_X156Y196       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X156Y196       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[31]_srl3/CLK
                         clock pessimism             -0.195     0.544    
    SLICE_X156Y196       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.662    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[31]_srl3
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.140%)  route 0.108ns (47.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X156Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y193       FDRE (Prop_fdre_C_Q)         0.118     0.648 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2_reg[2]/Q
                         net (fo=2, routed)           0.108     0.756    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r2[2]
    SLICE_X154Y193       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X154Y193       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[2]_srl3/CLK
                         clock pessimism             -0.175     0.564    
    SLICE_X154Y193       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.650    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.323     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.100     0.601 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.656    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.476     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.208     0.501    
    SLICE_X139Y198       FDRE (Hold_fdre_C_D)         0.047     0.548    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.319     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X131Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y195       FDRE (Prop_fdre_C_Q)         0.100     0.597 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.652    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X131Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.472     0.705    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X131Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.208     0.497    
    SLICE_X131Y195       FDRE (Hold_fdre_C_D)         0.047     0.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.740ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.353     0.531    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X155Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y199       FDRE (Prop_fdre_C_Q)         0.100     0.631 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.686    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X155Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.507     0.740    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X155Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.209     0.531    
    SLICE_X155Y199       FDRE (Hold_fdre_C_D)         0.047     0.578    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q3_RXCLK3
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         32.000      28.125     GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         32.000      28.125     GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         32.000      29.576     GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         32.000      30.592     BUFHCE_X1Y40         u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/I
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X139Y198       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/rstd_dly3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X138Y195       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X142Y195       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[16]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X138Y195       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[25]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X140Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[26]/C
Min Period        n/a     FDRE/C                   n/a            0.750         32.000      31.250     SLICE_X139Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[28]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X154Y193       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X154Y193       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X154Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X154Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X154Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X154Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X154Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X154Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X152Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X152Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[16]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X154Y193       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X154Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X154Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X154Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X154Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X154Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X154Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X152Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[16]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X152Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[17]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         16.000      15.358     SLICE_X152Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/data_r5_reg[18]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q3_TX0
  To Clock:  Q3_TX0

Setup :            0  Failing Endpoints,  Worst Slack       28.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.813ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_TX0 rise@32.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.309ns (9.694%)  route 2.878ns (90.306%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 33.256 - 32.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.638     1.350    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X130Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y158       FDRE (Prop_fdre_C_Q)         0.223     1.573 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=72, routed)          2.349     3.922    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/pat_id_r1_reg[3]_0[1]
    SLICE_X156Y160       LUT6 (Prop_lut6_I4_O)        0.043     3.965 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/DATA_O[22]_i_2/O
                         net (fo=1, routed)           0.529     4.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/DATA_O[22]_i_2_n_331
    SLICE_X159Y161       LUT5 (Prop_lut5_I0_O)        0.043     4.537 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/DATA_O[22]_i_1/O
                         net (fo=1, routed)           0.000     4.537    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit_n_334
    SLICE_X159Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)    32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.640    33.256    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X159Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[22]/C
                         clock pessimism              0.096    33.352    
                         clock uncertainty           -0.035    33.317    
    SLICE_X159Y161       FDRE (Setup_fdre_C_D)        0.034    33.351    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[22]
  -------------------------------------------------------------------
                         required time                         33.351    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                 28.813    

Slack (MET) :             28.894ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_TX0 rise@32.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.266ns (9.602%)  route 2.504ns (90.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 33.258 - 32.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.638     1.350    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X130Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y158       FDRE (Prop_fdre_C_Q)         0.223     1.573 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=72, routed)          1.999     3.572    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/pat_id_r1_reg[3]_0[2]
    SLICE_X158Y158       LUT5 (Prop_lut5_I0_O)        0.043     3.615 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1/O
                         net (fo=14, routed)          0.505     4.120    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1_n_331
    SLICE_X159Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)    32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.642    33.258    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/TX_CLK_I
    SLICE_X159Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[11]/C
                         clock pessimism              0.096    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X159Y159       FDRE (Setup_fdre_C_R)       -0.304    33.015    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                         33.015    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                 28.894    

Slack (MET) :             28.894ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_TX0 rise@32.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.266ns (9.602%)  route 2.504ns (90.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 33.258 - 32.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.638     1.350    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X130Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y158       FDRE (Prop_fdre_C_Q)         0.223     1.573 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=72, routed)          1.999     3.572    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/pat_id_r1_reg[3]_0[2]
    SLICE_X158Y158       LUT5 (Prop_lut5_I0_O)        0.043     3.615 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1/O
                         net (fo=14, routed)          0.505     4.120    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1_n_331
    SLICE_X159Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)    32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.642    33.258    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/TX_CLK_I
    SLICE_X159Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[12]/C
                         clock pessimism              0.096    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X159Y159       FDRE (Setup_fdre_C_R)       -0.304    33.015    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                         33.015    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                 28.894    

Slack (MET) :             28.894ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_TX0 rise@32.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.266ns (9.602%)  route 2.504ns (90.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 33.258 - 32.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.638     1.350    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X130Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y158       FDRE (Prop_fdre_C_Q)         0.223     1.573 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=72, routed)          1.999     3.572    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/pat_id_r1_reg[3]_0[2]
    SLICE_X158Y158       LUT5 (Prop_lut5_I0_O)        0.043     3.615 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1/O
                         net (fo=14, routed)          0.505     4.120    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1_n_331
    SLICE_X159Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)    32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.642    33.258    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/TX_CLK_I
    SLICE_X159Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[13]/C
                         clock pessimism              0.096    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X159Y159       FDRE (Setup_fdre_C_R)       -0.304    33.015    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                         33.015    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                 28.894    

Slack (MET) :             28.894ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_TX0 rise@32.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.266ns (9.602%)  route 2.504ns (90.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 33.258 - 32.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.638     1.350    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X130Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y158       FDRE (Prop_fdre_C_Q)         0.223     1.573 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=72, routed)          1.999     3.572    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/pat_id_r1_reg[3]_0[2]
    SLICE_X158Y158       LUT5 (Prop_lut5_I0_O)        0.043     3.615 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1/O
                         net (fo=14, routed)          0.505     4.120    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1_n_331
    SLICE_X159Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)    32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.642    33.258    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/TX_CLK_I
    SLICE_X159Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[5]/C
                         clock pessimism              0.096    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X159Y159       FDRE (Setup_fdre_C_R)       -0.304    33.015    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                         33.015    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                 28.894    

Slack (MET) :             28.917ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_TX0 rise@32.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.266ns (9.602%)  route 2.504ns (90.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 33.258 - 32.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.638     1.350    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X130Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y158       FDRE (Prop_fdre_C_Q)         0.223     1.573 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=72, routed)          1.999     3.572    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/pat_id_r1_reg[3]_0[2]
    SLICE_X158Y158       LUT5 (Prop_lut5_I0_O)        0.043     3.615 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1/O
                         net (fo=14, routed)          0.505     4.120    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1_n_331
    SLICE_X158Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)    32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.642    33.258    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/TX_CLK_I
    SLICE_X158Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[10]/C
                         clock pessimism              0.096    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X158Y159       FDRE (Setup_fdre_C_R)       -0.281    33.038    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[10]
  -------------------------------------------------------------------
                         required time                         33.038    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                 28.917    

Slack (MET) :             28.917ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_TX0 rise@32.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.266ns (9.602%)  route 2.504ns (90.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 33.258 - 32.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.638     1.350    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X130Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y158       FDRE (Prop_fdre_C_Q)         0.223     1.573 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=72, routed)          1.999     3.572    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/pat_id_r1_reg[3]_0[2]
    SLICE_X158Y158       LUT5 (Prop_lut5_I0_O)        0.043     3.615 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1/O
                         net (fo=14, routed)          0.505     4.120    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1_n_331
    SLICE_X158Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)    32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.642    33.258    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/TX_CLK_I
    SLICE_X158Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[1]/C
                         clock pessimism              0.096    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X158Y159       FDRE (Setup_fdre_C_R)       -0.281    33.038    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                         33.038    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                 28.917    

Slack (MET) :             28.917ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_TX0 rise@32.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.266ns (9.602%)  route 2.504ns (90.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 33.258 - 32.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.638     1.350    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X130Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y158       FDRE (Prop_fdre_C_Q)         0.223     1.573 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=72, routed)          1.999     3.572    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/pat_id_r1_reg[3]_0[2]
    SLICE_X158Y158       LUT5 (Prop_lut5_I0_O)        0.043     3.615 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1/O
                         net (fo=14, routed)          0.505     4.120    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1_n_331
    SLICE_X158Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)    32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.642    33.258    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/TX_CLK_I
    SLICE_X158Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[3]/C
                         clock pessimism              0.096    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X158Y159       FDRE (Setup_fdre_C_R)       -0.281    33.038    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                         33.038    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                 28.917    

Slack (MET) :             28.917ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_TX0 rise@32.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.266ns (9.602%)  route 2.504ns (90.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 33.258 - 32.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.638     1.350    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X130Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y158       FDRE (Prop_fdre_C_Q)         0.223     1.573 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=72, routed)          1.999     3.572    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/pat_id_r1_reg[3]_0[2]
    SLICE_X158Y158       LUT5 (Prop_lut5_I0_O)        0.043     3.615 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1/O
                         net (fo=14, routed)          0.505     4.120    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1_n_331
    SLICE_X158Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)    32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.642    33.258    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/TX_CLK_I
    SLICE_X158Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[9]/C
                         clock pessimism              0.096    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X158Y159       FDRE (Setup_fdre_C_R)       -0.281    33.038    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                         33.038    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                 28.917    

Slack (MET) :             28.930ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_TX0 rise@32.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.266ns (9.738%)  route 2.466ns (90.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 33.255 - 32.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.638     1.350    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X130Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y158       FDRE (Prop_fdre_C_Q)         0.223     1.573 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=52, routed)          1.869     3.442    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/Q[3]
    SLICE_X154Y164       LUT5 (Prop_lut5_I3_O)        0.043     3.485 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1/O
                         net (fo=30, routed)          0.597     4.082    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1_n_331
    SLICE_X155Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)    32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.639    33.255    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/TX_CLK_I
    SLICE_X155Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[10]/C
                         clock pessimism              0.096    33.351    
                         clock uncertainty           -0.035    33.316    
    SLICE_X155Y164       FDRE (Setup_fdre_C_R)       -0.304    33.012    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[10]
  -------------------------------------------------------------------
                         required time                         33.012    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                 28.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.343     0.521    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/TX_CLK_I
    SLICE_X155Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y179       FDRE (Prop_fdre_C_Q)         0.100     0.621 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[20]/Q
                         net (fo=1, routed)           0.054     0.675    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[28]_0[5]
    SLICE_X154Y179       LUT5 (Prop_lut5_I4_O)        0.028     0.703 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/DATA_O[20]_i_1/O
                         net (fo=1, routed)           0.000     0.703    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit_n_335
    SLICE_X154Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.495     0.728    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X154Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[20]/C
                         clock pessimism             -0.196     0.532    
    SLICE_X154Y179       FDRE (Hold_fdre_C_D)         0.087     0.619    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.970%)  route 0.063ns (33.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.348     0.526    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/TX_CLK_I
    SLICE_X149Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y188       FDRE (Prop_fdre_C_Q)         0.100     0.626 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[20]/Q
                         net (fo=3, routed)           0.063     0.689    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/p_1_in7_in
    SLICE_X148Y188       LUT2 (Prop_lut2_I1_O)        0.028     0.717 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o[7]_i_1__2/O
                         net (fo=1, routed)           0.000     0.717    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/p_0_out[7]
    SLICE_X148Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.502     0.735    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/TX_CLK_I
    SLICE_X148Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[7]/C
                         clock pessimism             -0.198     0.537    
    SLICE_X148Y188       FDRE (Hold_fdre_C_D)         0.087     0.624    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.678%)  route 0.073ns (36.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.348     0.526    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/TX_CLK_I
    SLICE_X149Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y189       FDRE (Prop_fdre_C_Q)         0.100     0.626 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[24]/Q
                         net (fo=4, routed)           0.073     0.699    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/p_0_in2_in
    SLICE_X148Y189       LUT2 (Prop_lut2_I0_O)        0.028     0.727 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.727    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/p_0_out[3]
    SLICE_X148Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.502     0.735    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/TX_CLK_I
    SLICE_X148Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[3]/C
                         clock pessimism             -0.198     0.537    
    SLICE_X148Y189       FDRE (Hold_fdre_C_D)         0.087     0.624    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.343     0.521    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X155Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y179       FDRE (Prop_fdre_C_Q)         0.100     0.621 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/Q
                         net (fo=3, routed)           0.074     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2
    SLICE_X154Y179       LUT4 (Prop_lut4_I2_O)        0.028     0.723 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O[20]_i_1/O
                         net (fo=1, routed)           0.000     0.723    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O[20]_i_1_n_331
    SLICE_X154Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.495     0.728    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X154Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[20]/C
                         clock pessimism             -0.196     0.532    
    SLICE_X154Y179       FDRE (Hold_fdre_C_D)         0.087     0.619    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.182%)  route 0.075ns (36.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.343     0.521    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X155Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y179       FDRE (Prop_fdre_C_Q)         0.100     0.621 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/Q
                         net (fo=3, routed)           0.075     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2
    SLICE_X154Y179       LUT4 (Prop_lut4_I2_O)        0.028     0.724 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O[0]_i_1/O
                         net (fo=1, routed)           0.000     0.724    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O[0]_i_1_n_331
    SLICE_X154Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.495     0.728    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X154Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[0]/C
                         clock pessimism             -0.196     0.532    
    SLICE_X154Y179       FDRE (Hold_fdre_C_D)         0.087     0.619    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X157Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y153       FDRE (Prop_fdre_C_Q)         0.100     0.630 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[10]/Q
                         net (fo=1, routed)           0.055     0.685    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[10]
    SLICE_X157Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X157Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[10]/C
                         clock pessimism             -0.209     0.530    
    SLICE_X157Y153       FDRE (Hold_fdre_C_D)         0.047     0.577    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X159Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y155       FDRE (Prop_fdre_C_Q)         0.100     0.630 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[11]/Q
                         net (fo=1, routed)           0.055     0.685    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[11]
    SLICE_X159Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X159Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]/C
                         clock pessimism             -0.209     0.530    
    SLICE_X159Y155       FDRE (Hold_fdre_C_D)         0.047     0.577    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X157Y154       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y154       FDRE (Prop_fdre_C_Q)         0.100     0.630 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[23]/Q
                         net (fo=1, routed)           0.055     0.685    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[23]
    SLICE_X157Y154       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X157Y154       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[23]/C
                         clock pessimism             -0.209     0.530    
    SLICE_X157Y154       FDRE (Hold_fdre_C_D)         0.047     0.577    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.740ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.353     0.531    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X159Y151       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y151       FDRE (Prop_fdre_C_Q)         0.100     0.631 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[35]/Q
                         net (fo=1, routed)           0.055     0.686    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[35]
    SLICE_X159Y151       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.507     0.740    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X159Y151       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[35]/C
                         clock pessimism             -0.209     0.531    
    SLICE_X159Y151       FDRE (Hold_fdre_C_D)         0.047     0.578    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.740ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.353     0.531    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/TX_CLK_I
    SLICE_X157Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.100     0.631 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[36]/Q
                         net (fo=1, routed)           0.055     0.686    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[36]
    SLICE_X157Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1512, routed)        0.507     0.740    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X157Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[36]/C
                         clock pessimism             -0.209     0.531    
    SLICE_X157Y152       FDRE (Hold_fdre_C_D)         0.047     0.578    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q3_TX0
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         32.000      28.125     GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         32.000      28.125     GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         32.000      28.125     GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         32.000      28.125     GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         32.000      28.125     GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         32.000      28.125     GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         32.000      28.125     GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         32.000      28.125     GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         32.000      29.576     GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         32.000      30.592     BUFHCE_X1Y36         u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         16.000      15.600     SLICE_X157Y177       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         16.000      15.600     SLICE_X156Y177       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         16.000      15.600     SLICE_X158Y177       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[7]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         16.000      15.600     SLICE_X158Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[8]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         16.000      15.600     SLICE_X157Y164       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/init_r1_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         16.000      15.600     SLICE_X156Y158       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[11]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         16.000      15.600     SLICE_X160Y159       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[14]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         16.000      15.600     SLICE_X157Y159       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[15]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         16.000      15.600     SLICE_X157Y162       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[18]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         16.000      15.600     SLICE_X157Y159       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[25]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         16.000      15.650     SLICE_X162Y159       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[27]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         16.000      15.650     SLICE_X163Y160       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[29]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         16.000      15.650     SLICE_X162Y161       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[31]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         16.000      15.650     SLICE_X160Y159       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[33]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         16.000      15.650     SLICE_X160Y160       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[34]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         16.000      15.650     SLICE_X162Y159       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[35]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         16.000      15.650     SLICE_X163Y160       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[37]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         16.000      15.650     SLICE_X161Y159       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[38]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         16.000      15.650     SLICE_X159Y160       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[39]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         16.000      15.650     SLICE_X162Y162       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/DATA_O_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  REFCLK0_0
  To Clock:  REFCLK0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         REFCLK0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTREFCLK0P_I[0] }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y3    u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtxe2_common/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I            n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y6     u_buf_q3_clk0/I



---------------------------------------------------------------------------------------------------
From Clock:  REFCLK0_1
  To Clock:  REFCLK0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         REFCLK0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTREFCLK1P_I[0] }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period        n/a     GTXE2_COMMON/GTREFCLK1   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y3    u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtxe2_common/GTREFCLK1
Min Period        n/a     BUFG/I                   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y16       u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y7     u_buf_q3_clk1/I
Min Period        n/a     MMCME2_ADV/CLKIN1        n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y0      u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0      u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0      u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0      u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0      u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0      u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 0.266ns (4.033%)  route 6.330ns (95.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.346ns = ( 17.346 - 10.000 ) 
    Source Clock Delay      (SCD):    9.107ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.635     9.107    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y292       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y292       FDRE (Prop_fdre_C_Q)         0.223     9.330 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/Q
                         net (fo=71, routed)          6.027    15.357    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[10]
    SLICE_X148Y149       LUT5 (Prop_lut5_I4_O)        0.043    15.400 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1/O
                         net (fo=4, routed)           0.303    15.703    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_331
    SLICE_X148Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.184    17.346    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X148Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[10]/C
                         clock pessimism              1.310    18.656    
                         clock uncertainty           -0.071    18.585    
    SLICE_X148Y148       FDSE (Setup_fdse_C_S)       -0.281    18.304    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[10]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                         -15.703    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 0.266ns (4.033%)  route 6.330ns (95.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.346ns = ( 17.346 - 10.000 ) 
    Source Clock Delay      (SCD):    9.107ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.635     9.107    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y292       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y292       FDRE (Prop_fdre_C_Q)         0.223     9.330 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/Q
                         net (fo=71, routed)          6.027    15.357    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[10]
    SLICE_X148Y149       LUT5 (Prop_lut5_I4_O)        0.043    15.400 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1/O
                         net (fo=4, routed)           0.303    15.703    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_331
    SLICE_X148Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.184    17.346    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X148Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[3]/C
                         clock pessimism              1.310    18.656    
                         clock uncertainty           -0.071    18.585    
    SLICE_X148Y148       FDSE (Setup_fdse_C_S)       -0.281    18.304    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[3]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                         -15.703    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 0.266ns (4.033%)  route 6.330ns (95.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.346ns = ( 17.346 - 10.000 ) 
    Source Clock Delay      (SCD):    9.107ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.635     9.107    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y292       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y292       FDRE (Prop_fdre_C_Q)         0.223     9.330 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/Q
                         net (fo=71, routed)          6.027    15.357    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[10]
    SLICE_X148Y149       LUT5 (Prop_lut5_I4_O)        0.043    15.400 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1/O
                         net (fo=4, routed)           0.303    15.703    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_331
    SLICE_X148Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.184    17.346    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X148Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[4]/C
                         clock pessimism              1.310    18.656    
                         clock uncertainty           -0.071    18.585    
    SLICE_X148Y148       FDSE (Setup_fdse_C_S)       -0.281    18.304    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[4]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                         -15.703    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 0.266ns (4.033%)  route 6.330ns (95.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.346ns = ( 17.346 - 10.000 ) 
    Source Clock Delay      (SCD):    9.107ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.635     9.107    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y292       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y292       FDRE (Prop_fdre_C_Q)         0.223     9.330 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/Q
                         net (fo=71, routed)          6.027    15.357    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[10]
    SLICE_X148Y149       LUT5 (Prop_lut5_I4_O)        0.043    15.400 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1/O
                         net (fo=4, routed)           0.303    15.703    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_331
    SLICE_X148Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.184    17.346    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X148Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[7]/C
                         clock pessimism              1.310    18.656    
                         clock uncertainty           -0.071    18.585    
    SLICE_X148Y148       FDSE (Setup_fdse_C_S)       -0.281    18.304    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[7]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                         -15.703    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 0.266ns (4.119%)  route 6.192ns (95.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.347ns = ( 17.347 - 10.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.634     9.106    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y291       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y291       FDRE (Prop_fdre_C_Q)         0.223     9.329 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/Q
                         net (fo=74, routed)          5.984    15.313    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[6]
    SLICE_X150Y149       LUT5 (Prop_lut5_I1_O)        0.043    15.356 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.208    15.564    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_331
    SLICE_X150Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.185    17.347    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X150Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[11]/C
                         clock pessimism              1.310    18.657    
                         clock uncertainty           -0.071    18.586    
    SLICE_X150Y149       FDRE (Setup_fdre_C_R)       -0.304    18.282    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[11]
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                         -15.564    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 0.266ns (4.119%)  route 6.192ns (95.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.347ns = ( 17.347 - 10.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.634     9.106    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y291       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y291       FDRE (Prop_fdre_C_Q)         0.223     9.329 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/Q
                         net (fo=74, routed)          5.984    15.313    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[6]
    SLICE_X150Y149       LUT5 (Prop_lut5_I1_O)        0.043    15.356 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.208    15.564    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_331
    SLICE_X150Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.185    17.347    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X150Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[12]/C
                         clock pessimism              1.310    18.657    
                         clock uncertainty           -0.071    18.586    
    SLICE_X150Y149       FDRE (Setup_fdre_C_R)       -0.304    18.282    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[12]
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                         -15.564    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 0.266ns (4.119%)  route 6.192ns (95.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.347ns = ( 17.347 - 10.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.634     9.106    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y291       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y291       FDRE (Prop_fdre_C_Q)         0.223     9.329 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/Q
                         net (fo=74, routed)          5.984    15.313    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[6]
    SLICE_X150Y149       LUT5 (Prop_lut5_I1_O)        0.043    15.356 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.208    15.564    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_331
    SLICE_X150Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.185    17.347    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X150Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[13]/C
                         clock pessimism              1.310    18.657    
                         clock uncertainty           -0.071    18.586    
    SLICE_X150Y149       FDRE (Setup_fdre_C_R)       -0.304    18.282    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[13]
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                         -15.564    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 0.266ns (4.119%)  route 6.192ns (95.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.347ns = ( 17.347 - 10.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.634     9.106    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y291       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y291       FDRE (Prop_fdre_C_Q)         0.223     9.329 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/Q
                         net (fo=74, routed)          5.984    15.313    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[6]
    SLICE_X150Y149       LUT5 (Prop_lut5_I1_O)        0.043    15.356 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.208    15.564    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_331
    SLICE_X150Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.185    17.347    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X150Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[14]/C
                         clock pessimism              1.310    18.657    
                         clock uncertainty           -0.071    18.586    
    SLICE_X150Y149       FDRE (Setup_fdre_C_R)       -0.304    18.282    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[14]
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                         -15.564    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 0.266ns (4.119%)  route 6.192ns (95.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.347ns = ( 17.347 - 10.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.634     9.106    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y291       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y291       FDRE (Prop_fdre_C_Q)         0.223     9.329 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/Q
                         net (fo=74, routed)          5.984    15.313    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[6]
    SLICE_X150Y149       LUT5 (Prop_lut5_I1_O)        0.043    15.356 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.208    15.564    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_331
    SLICE_X150Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.185    17.347    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X150Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[15]/C
                         clock pessimism              1.310    18.657    
                         clock uncertainty           -0.071    18.586    
    SLICE_X150Y149       FDRE (Setup_fdre_C_R)       -0.304    18.282    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[15]
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                         -15.564    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 0.266ns (4.119%)  route 6.192ns (95.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.347ns = ( 17.347 - 10.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.634     9.106    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y291       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y291       FDRE (Prop_fdre_C_Q)         0.223     9.329 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/Q
                         net (fo=74, routed)          5.984    15.313    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[6]
    SLICE_X150Y149       LUT5 (Prop_lut5_I1_O)        0.043    15.356 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.208    15.564    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_331
    SLICE_X150Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.185    17.347    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X150Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[5]/C
                         clock pessimism              1.310    18.657    
                         clock uncertainty           -0.071    18.586    
    SLICE_X150Y149       FDRE (Setup_fdre_C_R)       -0.304    18.282    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[5]
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                         -15.564    
  -------------------------------------------------------------------
                         slack                                  2.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.265ns (65.472%)  route 0.140ns (34.528%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.783     3.357    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X167Y298       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y298       FDRE (Prop_fdre_C_Q)         0.100     3.457 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/Q
                         net (fo=3, routed)           0.139     3.596    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]
    SLICE_X167Y298       LUT3 (Prop_lut3_I2_O)        0.030     3.626 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2/O
                         net (fo=1, routed)           0.000     3.626    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2_n_331
    SLICE_X167Y298       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.069     3.695 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_331
    SLICE_X167Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.720 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.721    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_331
    SLICE_X167Y300       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.762 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.762    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_338
    SLICE_X167Y300       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.131     4.371    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X167Y300       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/C
                         clock pessimism             -0.714     3.657    
    SLICE_X167Y300       FDRE (Hold_fdre_C_D)         0.071     3.728    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.728    
                         arrival time                           3.762    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.276ns (66.385%)  route 0.140ns (33.614%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.783     3.357    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X167Y298       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y298       FDRE (Prop_fdre_C_Q)         0.100     3.457 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/Q
                         net (fo=3, routed)           0.139     3.596    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]
    SLICE_X167Y298       LUT3 (Prop_lut3_I2_O)        0.030     3.626 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2/O
                         net (fo=1, routed)           0.000     3.626    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2_n_331
    SLICE_X167Y298       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.069     3.695 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_331
    SLICE_X167Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.720 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.721    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_331
    SLICE_X167Y300       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.773 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.773    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_336
    SLICE_X167Y300       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.131     4.371    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X167Y300       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/C
                         clock pessimism             -0.714     3.657    
    SLICE_X167Y300       FDRE (Hold_fdre_C_D)         0.071     3.728    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.728    
                         arrival time                           3.773    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.284ns (67.020%)  route 0.140ns (32.980%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.783     3.357    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X167Y298       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y298       FDRE (Prop_fdre_C_Q)         0.100     3.457 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/Q
                         net (fo=3, routed)           0.139     3.596    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]
    SLICE_X167Y298       LUT3 (Prop_lut3_I2_O)        0.030     3.626 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2/O
                         net (fo=1, routed)           0.000     3.626    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2_n_331
    SLICE_X167Y298       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.069     3.695 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_331
    SLICE_X167Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.720 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.721    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_331
    SLICE_X167Y300       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.781 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.781    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_337
    SLICE_X167Y300       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.131     4.371    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X167Y300       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]/C
                         clock pessimism             -0.714     3.657    
    SLICE_X167Y300       FDRE (Hold_fdre_C_D)         0.071     3.728    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.728    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.289ns (67.405%)  route 0.140ns (32.595%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.783     3.357    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X167Y298       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y298       FDRE (Prop_fdre_C_Q)         0.100     3.457 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/Q
                         net (fo=3, routed)           0.139     3.596    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]
    SLICE_X167Y298       LUT3 (Prop_lut3_I2_O)        0.030     3.626 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2/O
                         net (fo=1, routed)           0.000     3.626    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2_n_331
    SLICE_X167Y298       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.069     3.695 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_331
    SLICE_X167Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.720 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.721    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_331
    SLICE_X167Y300       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     3.786 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.786    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_335
    SLICE_X167Y300       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.131     4.371    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X167Y300       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[15]/C
                         clock pessimism             -0.714     3.657    
    SLICE_X167Y300       FDRE (Hold_fdre_C_D)         0.071     3.728    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.728    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.290ns (67.481%)  route 0.140ns (32.519%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.783     3.357    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X167Y298       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y298       FDRE (Prop_fdre_C_Q)         0.100     3.457 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/Q
                         net (fo=3, routed)           0.139     3.596    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]
    SLICE_X167Y298       LUT3 (Prop_lut3_I2_O)        0.030     3.626 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2/O
                         net (fo=1, routed)           0.000     3.626    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2_n_331
    SLICE_X167Y298       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.069     3.695 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_331
    SLICE_X167Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.720 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.721    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_331
    SLICE_X167Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.746 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.746    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_331
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.787 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.787    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]_i_1_n_338
    SLICE_X167Y301       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.131     4.371    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X167Y301       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]/C
                         clock pessimism             -0.714     3.657    
    SLICE_X167Y301       FDRE (Hold_fdre_C_D)         0.071     3.728    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.728    
                         arrival time                           3.787    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.347ns (76.325%)  route 0.108ns (23.675%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.163ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.589     3.163    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/S_DCLK_O
    SLICE_X148Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y196       FDRE (Prop_fdre_C_Q)         0.118     3.281 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[3]/Q
                         net (fo=1, routed)           0.107     3.388    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count[3]
    SLICE_X148Y196       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.495 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.495    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[4]_i_1_n_331
    SLICE_X148Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.522 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.522    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[8]_i_1_n_331
    SLICE_X148Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.549 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.549    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[12]_i_1_n_331
    SLICE_X148Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.576 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.576    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[16]_i_1_n_331
    SLICE_X148Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.617 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.617    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count0[17]
    SLICE_X148Y200       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.897     4.137    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/S_DCLK_O
    SLICE_X148Y200       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[17]/C
                         clock pessimism             -0.674     3.463    
    SLICE_X148Y200       FDRE (Hold_fdre_C_D)         0.092     3.555    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.555    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.359ns (76.934%)  route 0.108ns (23.066%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.163ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.589     3.163    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/S_DCLK_O
    SLICE_X148Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y196       FDRE (Prop_fdre_C_Q)         0.118     3.281 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[3]/Q
                         net (fo=1, routed)           0.107     3.388    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count[3]
    SLICE_X148Y196       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.495 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.495    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[4]_i_1_n_331
    SLICE_X148Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.522 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.522    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[8]_i_1_n_331
    SLICE_X148Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.549 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.549    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[12]_i_1_n_331
    SLICE_X148Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.576 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.576    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[16]_i_1_n_331
    SLICE_X148Y200       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     3.629 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.629    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count0[19]
    SLICE_X148Y200       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.897     4.137    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/S_DCLK_O
    SLICE_X148Y200       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[19]/C
                         clock pessimism             -0.674     3.463    
    SLICE_X148Y200       FDRE (Hold_fdre_C_D)         0.092     3.555    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.555    
                         arrival time                           3.629    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_310/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.343%)  route 0.182ns (66.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.998ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.564     3.138    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/S_DCLK_O
    SLICE_X111Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y149       FDRE (Prop_fdre_C_Q)         0.091     3.229 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[6]/Q
                         net (fo=1, routed)           0.182     3.411    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_310/I_EN_STAT_EQ1.U_STAT/DIN_I[6]
    SLICE_X116Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_310/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.758     3.998    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_310/I_EN_STAT_EQ1.U_STAT/S_DCLK_I
    SLICE_X116Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_310/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C
                         clock pessimism             -0.666     3.332    
    SLICE_X116Y150       FDRE (Hold_fdre_C_D)         0.002     3.334    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_310/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.411    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.091ns (31.367%)  route 0.199ns (68.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.550     3.124    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/S_DCLK_O
    SLICE_X113Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y150       FDRE (Prop_fdre_C_Q)         0.091     3.215 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[1]/Q
                         net (fo=1, routed)           0.199     3.414    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2[1]
    SLICE_X113Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.765     4.005    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/S_DCLK_O
    SLICE_X113Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[1]/C
                         clock pessimism             -0.666     3.339    
    SLICE_X113Y149       FDRE (Hold_fdre_C_D)        -0.003     3.336    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.336    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_318/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.100ns (23.778%)  route 0.321ns (76.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.550     3.124    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/s_dclk
    SLICE_X125Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y181       FDRE (Prop_fdre_C_Q)         0.100     3.224 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[40]/Q
                         net (fo=1, routed)           0.321     3.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_318/I_EN_STAT_EQ1.U_STAT/DIN_I[8]
    SLICE_X127Y207       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_318/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.862     4.102    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_318/I_EN_STAT_EQ1.U_STAT/S_DCLK_I
    SLICE_X127Y207       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_318/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/C
                         clock pessimism             -0.674     3.428    
    SLICE_X127Y207       FDRE (Hold_fdre_C_D)         0.038     3.466    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_318/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.544    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK           n/a            5.714         10.000      4.286      GTXE2_COMMON_X0Y3    u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtxe2_common/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/TXPHDLYTSTCLK   n/a            2.442         10.000      7.558      GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTXE2_CHANNEL/TXPHDLYTSTCLK   n/a            2.442         10.000      7.558      GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTXE2_CHANNEL/TXPHDLYTSTCLK   n/a            2.442         10.000      7.558      GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTXE2_CHANNEL/TXPHDLYTSTCLK   n/a            2.442         10.000      7.558      GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/CPLLLOCKDETCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0            n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0      u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y301       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y301       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y301       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y301       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y301       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y301       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y301       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y301       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y301       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y301       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  J_CLK
  To Clock:  J_CLK

Setup :            0  Failing Endpoints,  Worst Slack       26.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.804ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.352ns (11.975%)  route 2.588ns (88.025%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 32.903 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.207     4.291    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y304       LUT6 (Prop_lut6_I0_O)        0.043     4.334 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.052     5.386    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X162Y304       LUT2 (Prop_lut2_I0_O)        0.043     5.429 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.787     6.216    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X155Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.572    32.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X155Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.365    33.268    
                         clock uncertainty           -0.035    33.232    
    SLICE_X155Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.020    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         33.020    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 26.804    

Slack (MET) :             26.804ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.352ns (11.975%)  route 2.588ns (88.025%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 32.903 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.207     4.291    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y304       LUT6 (Prop_lut6_I0_O)        0.043     4.334 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.052     5.386    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X162Y304       LUT2 (Prop_lut2_I0_O)        0.043     5.429 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.787     6.216    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X155Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.572    32.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X155Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.365    33.268    
                         clock uncertainty           -0.035    33.232    
    SLICE_X155Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.020    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         33.020    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 26.804    

Slack (MET) :             26.804ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.352ns (11.975%)  route 2.588ns (88.025%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 32.903 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.207     4.291    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y304       LUT6 (Prop_lut6_I0_O)        0.043     4.334 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.052     5.386    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X162Y304       LUT2 (Prop_lut2_I0_O)        0.043     5.429 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.787     6.216    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X155Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.572    32.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X155Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.365    33.268    
                         clock uncertainty           -0.035    33.232    
    SLICE_X155Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.020    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         33.020    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 26.804    

Slack (MET) :             26.804ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.352ns (11.975%)  route 2.588ns (88.025%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 32.903 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.207     4.291    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y304       LUT6 (Prop_lut6_I0_O)        0.043     4.334 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.052     5.386    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X162Y304       LUT2 (Prop_lut2_I0_O)        0.043     5.429 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.787     6.216    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X155Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.572    32.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X155Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.365    33.268    
                         clock uncertainty           -0.035    33.232    
    SLICE_X155Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.020    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         33.020    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 26.804    

Slack (MET) :             26.804ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.352ns (11.975%)  route 2.588ns (88.025%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 32.903 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.207     4.291    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y304       LUT6 (Prop_lut6_I0_O)        0.043     4.334 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.052     5.386    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X162Y304       LUT2 (Prop_lut2_I0_O)        0.043     5.429 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.787     6.216    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X155Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.572    32.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X155Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.365    33.268    
                         clock uncertainty           -0.035    33.232    
    SLICE_X155Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.020    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         33.020    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 26.804    

Slack (MET) :             26.804ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.352ns (11.975%)  route 2.588ns (88.025%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 32.903 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.207     4.291    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y304       LUT6 (Prop_lut6_I0_O)        0.043     4.334 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.052     5.386    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X162Y304       LUT2 (Prop_lut2_I0_O)        0.043     5.429 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.787     6.216    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X155Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.572    32.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X155Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.365    33.268    
                         clock uncertainty           -0.035    33.232    
    SLICE_X155Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.020    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         33.020    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 26.804    

Slack (MET) :             26.849ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.352ns (12.166%)  route 2.541ns (87.834%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.207     4.291    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y304       LUT6 (Prop_lut6_I0_O)        0.043     4.334 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.052     5.386    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X162Y304       LUT2 (Prop_lut2_I0_O)        0.043     5.429 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.741     6.170    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X157Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X157Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X157Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.019    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         33.019    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 26.849    

Slack (MET) :             26.849ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.352ns (12.166%)  route 2.541ns (87.834%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.207     4.291    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y304       LUT6 (Prop_lut6_I0_O)        0.043     4.334 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.052     5.386    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X162Y304       LUT2 (Prop_lut2_I0_O)        0.043     5.429 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.741     6.170    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X157Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X157Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X157Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.019    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         33.019    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 26.849    

Slack (MET) :             26.849ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.352ns (12.166%)  route 2.541ns (87.834%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.207     4.291    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y304       LUT6 (Prop_lut6_I0_O)        0.043     4.334 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.052     5.386    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X162Y304       LUT2 (Prop_lut2_I0_O)        0.043     5.429 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.741     6.170    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X157Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X157Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X157Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.019    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         33.019    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 26.849    

Slack (MET) :             26.849ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.352ns (12.166%)  route 2.541ns (87.834%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X164Y303       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y303       FDCE (Prop_fdce_C_Q)         0.223     3.500 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.541     4.041    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X164Y305       LUT6 (Prop_lut6_I4_O)        0.043     4.084 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.207     4.291    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_331
    SLICE_X164Y304       LUT6 (Prop_lut6_I0_O)        0.043     4.334 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.052     5.386    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X162Y304       LUT2 (Prop_lut2_I0_O)        0.043     5.429 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.741     6.170    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X157Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X157Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X157Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.019    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         33.019    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 26.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.250%)  route 0.142ns (58.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.303     1.786    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X159Y303       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y303       FDPE (Prop_fdpe_C_Q)         0.100     1.886 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     2.028    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X158Y301       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.345     2.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X158Y301       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.239     1.801    
    SLICE_X158Y301       FDCE (Remov_fdce_C_CLR)     -0.050     1.751    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.250%)  route 0.142ns (58.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.303     1.786    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X159Y303       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y303       FDPE (Prop_fdpe_C_Q)         0.100     1.886 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     2.028    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X158Y301       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.345     2.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X158Y301       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.239     1.801    
    SLICE_X158Y301       FDCE (Remov_fdce_C_CLR)     -0.050     1.751    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.250%)  route 0.142ns (58.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.303     1.786    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X159Y303       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y303       FDPE (Prop_fdpe_C_Q)         0.100     1.886 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     2.028    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X158Y301       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.345     2.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X158Y301       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.239     1.801    
    SLICE_X158Y301       FDCE (Remov_fdce_C_CLR)     -0.050     1.751    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.250%)  route 0.142ns (58.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.303     1.786    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X159Y303       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y303       FDPE (Prop_fdpe_C_Q)         0.100     1.886 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     2.028    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X158Y301       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.345     2.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X158Y301       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.239     1.801    
    SLICE_X158Y301       FDCE (Remov_fdce_C_CLR)     -0.050     1.751    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.250%)  route 0.142ns (58.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.303     1.786    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X159Y303       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y303       FDPE (Prop_fdpe_C_Q)         0.100     1.886 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     2.028    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X158Y301       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.345     2.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CONTROL_IN_I[0]
    SLICE_X158Y301       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.239     1.801    
    SLICE_X158Y301       FDCE (Remov_fdce_C_CLR)     -0.050     1.751    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.250%)  route 0.142ns (58.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.303     1.786    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X159Y303       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y303       FDPE (Prop_fdpe_C_Q)         0.100     1.886 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     2.028    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X159Y301       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.345     2.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CONTROL_IN_I[0]
    SLICE_X159Y301       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.239     1.801    
    SLICE_X159Y301       FDCE (Remov_fdce_C_CLR)     -0.069     1.732    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.250%)  route 0.142ns (58.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.303     1.786    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X159Y303       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y303       FDPE (Prop_fdpe_C_Q)         0.100     1.886 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     2.028    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X159Y301       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.345     2.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CONTROL_IN_I[0]
    SLICE_X159Y301       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.239     1.801    
    SLICE_X159Y301       FDCE (Remov_fdce_C_CLR)     -0.069     1.732    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.250%)  route 0.142ns (58.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.303     1.786    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X159Y303       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y303       FDPE (Prop_fdpe_C_Q)         0.100     1.886 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     2.028    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X159Y301       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.345     2.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CONTROL_IN_I[0]
    SLICE_X159Y301       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.239     1.801    
    SLICE_X159Y301       FDCE (Remov_fdce_C_CLR)     -0.069     1.732    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.889%)  route 0.195ns (66.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.308     1.791    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X153Y302       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y302       FDPE (Prop_fdpe_C_Q)         0.100     1.891 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.195     2.086    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X154Y302       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.347     2.042    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X154Y302       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.212     1.830    
    SLICE_X154Y302       FDCE (Remov_fdce_C_CLR)     -0.050     1.780    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.889%)  route 0.195ns (66.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.308     1.791    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X153Y302       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y302       FDPE (Prop_fdpe_C_Q)         0.100     1.891 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.195     2.086    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X154Y302       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.347     2.042    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X154Y302       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.212     1.830    
    SLICE_X154Y302       FDCE (Remov_fdce_C_CLR)     -0.050     1.780    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q3_RXCLK0
  To Clock:  Q3_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack       30.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.627ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/PRE
                            (recovery check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.204ns (20.956%)  route 0.769ns (79.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 33.210 - 32.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.204     1.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.769     2.373    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X142Y153       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.594    33.210    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y153       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/C
                         clock pessimism              0.096    33.306    
                         clock uncertainty           -0.035    33.271    
    SLICE_X142Y153       FDPE (Recov_fdpe_C_PRE)     -0.270    33.001    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg
  -------------------------------------------------------------------
                         required time                         33.001    
                         arrival time                          -2.373    
  -------------------------------------------------------------------
                         slack                                 30.627    

Slack (MET) :             30.660ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.204ns (20.956%)  route 0.769ns (79.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 33.210 - 32.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.204     1.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.769     2.373    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X142Y153       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.594    33.210    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y153       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/C
                         clock pessimism              0.096    33.306    
                         clock uncertainty           -0.035    33.271    
    SLICE_X142Y153       FDCE (Recov_fdce_C_CLR)     -0.237    33.034    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         33.034    
                         arrival time                          -2.373    
  -------------------------------------------------------------------
                         slack                                 30.660    

Slack (MET) :             30.660ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.204ns (20.956%)  route 0.769ns (79.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 33.210 - 32.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.204     1.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.769     2.373    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X142Y153       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.594    33.210    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y153       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/C
                         clock pessimism              0.096    33.306    
                         clock uncertainty           -0.035    33.271    
    SLICE_X142Y153       FDCE (Recov_fdce_C_CLR)     -0.237    33.034    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         33.034    
                         arrival time                          -2.373    
  -------------------------------------------------------------------
                         slack                                 30.660    

Slack (MET) :             30.713ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.204ns (22.971%)  route 0.684ns (77.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 33.210 - 32.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.204     1.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.684     2.288    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X142Y152       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.594    33.210    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y152       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/C
                         clock pessimism              0.096    33.306    
                         clock uncertainty           -0.035    33.271    
    SLICE_X142Y152       FDPE (Recov_fdpe_C_PRE)     -0.270    33.001    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         33.001    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                 30.713    

Slack (MET) :             30.713ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/CLR
                            (recovery check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.204ns (22.971%)  route 0.684ns (77.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 33.210 - 32.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.204     1.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.684     2.288    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X142Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.594    33.210    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/C
                         clock pessimism              0.096    33.306    
                         clock uncertainty           -0.035    33.271    
    SLICE_X142Y152       FDCE (Recov_fdce_C_CLR)     -0.270    33.001    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg
  -------------------------------------------------------------------
                         required time                         33.001    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                 30.713    

Slack (MET) :             30.746ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.204ns (22.971%)  route 0.684ns (77.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 33.210 - 32.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.204     1.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.684     2.288    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X142Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.594    33.210    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/C
                         clock pessimism              0.096    33.306    
                         clock uncertainty           -0.035    33.271    
    SLICE_X142Y152       FDCE (Recov_fdce_C_CLR)     -0.237    33.034    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         33.034    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                 30.746    

Slack (MET) :             30.746ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.204ns (22.971%)  route 0.684ns (77.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 33.210 - 32.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.204     1.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.684     2.288    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X142Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.594    33.210    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/C
                         clock pessimism              0.096    33.306    
                         clock uncertainty           -0.035    33.271    
    SLICE_X142Y152       FDCE (Recov_fdce_C_CLR)     -0.237    33.034    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         33.034    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                 30.746    

Slack (MET) :             30.746ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK0 rise@32.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.204ns (22.971%)  route 0.684ns (77.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 33.210 - 32.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.204     1.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.684     2.288    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X142Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.594    33.210    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/C
                         clock pessimism              0.096    33.306    
                         clock uncertainty           -0.035    33.271    
    SLICE_X142Y152       FDCE (Recov_fdce_C_CLR)     -0.237    33.034    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         33.034    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                 30.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.091ns (19.780%)  route 0.369ns (80.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.349     0.527    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.091     0.618 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.369     0.987    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X142Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.476     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/C
                         clock pessimism             -0.175     0.534    
    SLICE_X142Y152       FDCE (Remov_fdce_C_CLR)     -0.088     0.446    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.446    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.091ns (19.780%)  route 0.369ns (80.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.349     0.527    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.091     0.618 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.369     0.987    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X142Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.476     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/C
                         clock pessimism             -0.175     0.534    
    SLICE_X142Y152       FDCE (Remov_fdce_C_CLR)     -0.088     0.446    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.446    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.091ns (19.780%)  route 0.369ns (80.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.349     0.527    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.091     0.618 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.369     0.987    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X142Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.476     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/C
                         clock pessimism             -0.175     0.534    
    SLICE_X142Y152       FDCE (Remov_fdce_C_CLR)     -0.088     0.446    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.446    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/CLR
                            (removal check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.091ns (19.780%)  route 0.369ns (80.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.349     0.527    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.091     0.618 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.369     0.987    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X142Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.476     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/C
                         clock pessimism             -0.175     0.534    
    SLICE_X142Y152       FDCE (Remov_fdce_C_CLR)     -0.088     0.446    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg
  -------------------------------------------------------------------
                         required time                         -0.446    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.091ns (19.780%)  route 0.369ns (80.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.349     0.527    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.091     0.618 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.369     0.987    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X142Y152       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.476     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y152       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/C
                         clock pessimism             -0.175     0.534    
    SLICE_X142Y152       FDPE (Remov_fdpe_C_PRE)     -0.090     0.444    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.091ns (18.074%)  route 0.412ns (81.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.349     0.527    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.091     0.618 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.412     1.030    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X142Y153       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.475     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y153       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/C
                         clock pessimism             -0.175     0.533    
    SLICE_X142Y153       FDCE (Remov_fdce_C_CLR)     -0.088     0.445    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.091ns (18.074%)  route 0.412ns (81.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.349     0.527    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.091     0.618 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.412     1.030    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X142Y153       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.475     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y153       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/C
                         clock pessimism             -0.175     0.533    
    SLICE_X142Y153       FDCE (Remov_fdce_C_CLR)     -0.088     0.445    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/PRE
                            (removal check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.091ns (18.074%)  route 0.412ns (81.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.349     0.527    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y157       FDRE (Prop_fdre_C_Q)         0.091     0.618 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.412     1.030    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X142Y153       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=819, routed)         0.475     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X142Y153       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/C
                         clock pessimism             -0.175     0.533    
    SLICE_X142Y153       FDPE (Remov_fdpe_C_PRE)     -0.090     0.443    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.443    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.587    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q3_RXCLK1
  To Clock:  Q3_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack       31.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.074ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.204ns (37.284%)  route 0.343ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 33.193 - 32.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.625     1.337    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.204     1.541 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.343     1.884    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X115Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.577    33.193    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X115Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/C
                         clock pessimism              0.096    33.289    
                         clock uncertainty           -0.035    33.254    
    SLICE_X115Y165       FDCE (Recov_fdce_C_CLR)     -0.295    32.959    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.959    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 31.074    

Slack (MET) :             31.074ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.204ns (37.284%)  route 0.343ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 33.193 - 32.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.625     1.337    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.204     1.541 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.343     1.884    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X115Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.577    33.193    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X115Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/C
                         clock pessimism              0.096    33.289    
                         clock uncertainty           -0.035    33.254    
    SLICE_X115Y165       FDCE (Recov_fdce_C_CLR)     -0.295    32.959    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         32.959    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 31.074    

Slack (MET) :             31.074ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/CLR
                            (recovery check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.204ns (37.284%)  route 0.343ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 33.193 - 32.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.625     1.337    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.204     1.541 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.343     1.884    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X115Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.577    33.193    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X115Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/C
                         clock pessimism              0.096    33.289    
                         clock uncertainty           -0.035    33.254    
    SLICE_X115Y165       FDCE (Recov_fdce_C_CLR)     -0.295    32.959    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg
  -------------------------------------------------------------------
                         required time                         32.959    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 31.074    

Slack (MET) :             31.108ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.204ns (37.284%)  route 0.343ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 33.193 - 32.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.625     1.337    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.204     1.541 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.343     1.884    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X115Y165       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.577    33.193    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X115Y165       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/C
                         clock pessimism              0.096    33.289    
                         clock uncertainty           -0.035    33.254    
    SLICE_X115Y165       FDPE (Recov_fdpe_C_PRE)     -0.261    32.993    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.993    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 31.108    

Slack (MET) :             31.108ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/PRE
                            (recovery check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.204ns (37.284%)  route 0.343ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 33.193 - 32.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.625     1.337    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.204     1.541 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.343     1.884    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X115Y165       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.577    33.193    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X115Y165       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/C
                         clock pessimism              0.096    33.289    
                         clock uncertainty           -0.035    33.254    
    SLICE_X115Y165       FDPE (Recov_fdpe_C_PRE)     -0.261    32.993    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg
  -------------------------------------------------------------------
                         required time                         32.993    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 31.108    

Slack (MET) :             31.132ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.204ns (37.284%)  route 0.343ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 33.193 - 32.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.625     1.337    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.204     1.541 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.343     1.884    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X114Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.577    33.193    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X114Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/C
                         clock pessimism              0.096    33.289    
                         clock uncertainty           -0.035    33.254    
    SLICE_X114Y165       FDCE (Recov_fdce_C_CLR)     -0.237    33.017    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         33.017    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 31.132    

Slack (MET) :             31.132ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.204ns (37.284%)  route 0.343ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 33.193 - 32.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.625     1.337    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.204     1.541 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.343     1.884    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X114Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.577    33.193    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X114Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/C
                         clock pessimism              0.096    33.289    
                         clock uncertainty           -0.035    33.254    
    SLICE_X114Y165       FDCE (Recov_fdce_C_CLR)     -0.237    33.017    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         33.017    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 31.132    

Slack (MET) :             31.132ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK1 rise@32.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.204ns (37.284%)  route 0.343ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 33.193 - 32.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.625     1.337    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.204     1.541 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.343     1.884    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X114Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.577    33.193    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X114Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/C
                         clock pessimism              0.096    33.289    
                         clock uncertainty           -0.035    33.254    
    SLICE_X114Y165       FDCE (Recov_fdce_C_CLR)     -0.237    33.017    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         33.017    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 31.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.525%)  route 0.165ns (64.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.692ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.310     0.488    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.091     0.579 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.165     0.744    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X114Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.459     0.692    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X114Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/C
                         clock pessimism             -0.175     0.517    
    SLICE_X114Y165       FDCE (Remov_fdce_C_CLR)     -0.088     0.429    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.429    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.525%)  route 0.165ns (64.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.692ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.310     0.488    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.091     0.579 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.165     0.744    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X114Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.459     0.692    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X114Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/C
                         clock pessimism             -0.175     0.517    
    SLICE_X114Y165       FDCE (Remov_fdce_C_CLR)     -0.088     0.429    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.429    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.525%)  route 0.165ns (64.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.692ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.310     0.488    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.091     0.579 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.165     0.744    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X114Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.459     0.692    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X114Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/C
                         clock pessimism             -0.175     0.517    
    SLICE_X114Y165       FDCE (Remov_fdce_C_CLR)     -0.088     0.429    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.429    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.525%)  route 0.165ns (64.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.692ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.310     0.488    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.091     0.579 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.165     0.744    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X115Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.459     0.692    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X115Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/C
                         clock pessimism             -0.175     0.517    
    SLICE_X115Y165       FDCE (Remov_fdce_C_CLR)     -0.107     0.410    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.525%)  route 0.165ns (64.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.692ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.310     0.488    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.091     0.579 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.165     0.744    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X115Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.459     0.692    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X115Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/C
                         clock pessimism             -0.175     0.517    
    SLICE_X115Y165       FDCE (Remov_fdce_C_CLR)     -0.107     0.410    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/CLR
                            (removal check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.525%)  route 0.165ns (64.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.692ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.310     0.488    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.091     0.579 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.165     0.744    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X115Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.459     0.692    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X115Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/C
                         clock pessimism             -0.175     0.517    
    SLICE_X115Y165       FDCE (Remov_fdce_C_CLR)     -0.107     0.410    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.525%)  route 0.165ns (64.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.692ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.310     0.488    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.091     0.579 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.165     0.744    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X115Y165       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.459     0.692    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X115Y165       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/C
                         clock pessimism             -0.175     0.517    
    SLICE_X115Y165       FDPE (Remov_fdpe_C_PRE)     -0.110     0.407    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/PRE
                            (removal check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.525%)  route 0.165ns (64.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.692ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.310     0.488    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.091     0.579 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.165     0.744    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X115Y165       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=819, routed)         0.459     0.692    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X115Y165       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/C
                         clock pessimism             -0.175     0.517    
    SLICE_X115Y165       FDPE (Remov_fdpe_C_PRE)     -0.110     0.407    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q3_RXCLK2
  To Clock:  Q3_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack       31.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.105ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.382%)  route 0.314ns (60.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 33.197 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.204     1.544 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.858    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X128Y181       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.581    33.197    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X128Y181       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/C
                         clock pessimism              0.096    33.293    
                         clock uncertainty           -0.035    33.258    
    SLICE_X128Y181       FDCE (Recov_fdce_C_CLR)     -0.295    32.963    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         32.963    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                 31.105    

Slack (MET) :             31.105ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.382%)  route 0.314ns (60.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 33.197 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.204     1.544 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.858    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X128Y181       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.581    33.197    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X128Y181       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/C
                         clock pessimism              0.096    33.293    
                         clock uncertainty           -0.035    33.258    
    SLICE_X128Y181       FDCE (Recov_fdce_C_CLR)     -0.295    32.963    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.963    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                 31.105    

Slack (MET) :             31.105ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.382%)  route 0.314ns (60.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 33.197 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.204     1.544 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.858    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X128Y181       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.581    33.197    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X128Y181       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/C
                         clock pessimism              0.096    33.293    
                         clock uncertainty           -0.035    33.258    
    SLICE_X128Y181       FDCE (Recov_fdce_C_CLR)     -0.295    32.963    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.963    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                 31.105    

Slack (MET) :             31.131ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.204ns (39.564%)  route 0.312ns (60.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 33.196 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.204     1.544 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.312     1.856    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X127Y181       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.580    33.196    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X127Y181       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/C
                         clock pessimism              0.121    33.317    
                         clock uncertainty           -0.035    33.282    
    SLICE_X127Y181       FDCE (Recov_fdce_C_CLR)     -0.295    32.987    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.987    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                 31.131    

Slack (MET) :             31.131ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.204ns (39.564%)  route 0.312ns (60.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 33.196 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.204     1.544 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.312     1.856    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X127Y181       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.580    33.196    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X127Y181       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/C
                         clock pessimism              0.121    33.317    
                         clock uncertainty           -0.035    33.282    
    SLICE_X127Y181       FDCE (Recov_fdce_C_CLR)     -0.295    32.987    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         32.987    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                 31.131    

Slack (MET) :             31.131ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/CLR
                            (recovery check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.204ns (39.564%)  route 0.312ns (60.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 33.196 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.204     1.544 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.312     1.856    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X127Y181       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.580    33.196    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X127Y181       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/C
                         clock pessimism              0.121    33.317    
                         clock uncertainty           -0.035    33.282    
    SLICE_X127Y181       FDCE (Recov_fdce_C_CLR)     -0.295    32.987    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg
  -------------------------------------------------------------------
                         required time                         32.987    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                 31.131    

Slack (MET) :             31.139ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/PRE
                            (recovery check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.382%)  route 0.314ns (60.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 33.197 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.204     1.544 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.858    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X128Y181       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.581    33.197    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X128Y181       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/C
                         clock pessimism              0.096    33.293    
                         clock uncertainty           -0.035    33.258    
    SLICE_X128Y181       FDPE (Recov_fdpe_C_PRE)     -0.261    32.997    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg
  -------------------------------------------------------------------
                         required time                         32.997    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                 31.139    

Slack (MET) :             31.165ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK2 rise@32.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.204ns (39.564%)  route 0.312ns (60.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 33.196 - 32.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.204     1.544 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.312     1.856    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X127Y181       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.580    33.196    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X127Y181       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/C
                         clock pessimism              0.121    33.317    
                         clock uncertainty           -0.035    33.282    
    SLICE_X127Y181       FDPE (Recov_fdpe_C_PRE)     -0.261    33.021    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                 31.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.141%)  route 0.154ns (62.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.311     0.489    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.091     0.580 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.154     0.734    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X128Y181       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.463     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X128Y181       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/C
                         clock pessimism             -0.175     0.521    
    SLICE_X128Y181       FDCE (Remov_fdce_C_CLR)     -0.107     0.414    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.141%)  route 0.154ns (62.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.311     0.489    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.091     0.580 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.154     0.734    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X128Y181       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.463     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X128Y181       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/C
                         clock pessimism             -0.175     0.521    
    SLICE_X128Y181       FDCE (Remov_fdce_C_CLR)     -0.107     0.414    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.141%)  route 0.154ns (62.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.311     0.489    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.091     0.580 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.154     0.734    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X128Y181       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.463     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X128Y181       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/C
                         clock pessimism             -0.175     0.521    
    SLICE_X128Y181       FDCE (Remov_fdce_C_CLR)     -0.107     0.414    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/PRE
                            (removal check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.141%)  route 0.154ns (62.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.311     0.489    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.091     0.580 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.154     0.734    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X128Y181       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.463     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X128Y181       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/C
                         clock pessimism             -0.175     0.521    
    SLICE_X128Y181       FDPE (Remov_fdpe_C_PRE)     -0.110     0.411    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.135%)  route 0.148ns (61.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.311     0.489    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.091     0.580 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.148     0.728    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X127Y181       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.462     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X127Y181       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/C
                         clock pessimism             -0.194     0.501    
    SLICE_X127Y181       FDCE (Remov_fdce_C_CLR)     -0.107     0.394    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.135%)  route 0.148ns (61.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.311     0.489    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.091     0.580 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.148     0.728    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X127Y181       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.462     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X127Y181       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/C
                         clock pessimism             -0.194     0.501    
    SLICE_X127Y181       FDCE (Remov_fdce_C_CLR)     -0.107     0.394    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/CLR
                            (removal check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.135%)  route 0.148ns (61.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.311     0.489    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.091     0.580 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.148     0.728    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X127Y181       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.462     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X127Y181       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/C
                         clock pessimism             -0.194     0.501    
    SLICE_X127Y181       FDCE (Remov_fdce_C_CLR)     -0.107     0.394    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.135%)  route 0.148ns (61.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.311     0.489    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X124Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y181       FDRE (Prop_fdre_C_Q)         0.091     0.580 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.148     0.728    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X127Y181       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=819, routed)         0.462     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X127Y181       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/C
                         clock pessimism             -0.194     0.501    
    SLICE_X127Y181       FDPE (Remov_fdpe_C_PRE)     -0.110     0.391    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q3_RXCLK3
  To Clock:  Q3_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack       30.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.995ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.204ns (32.679%)  route 0.420ns (67.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 33.208 - 32.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.204     1.558 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.420     1.978    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X135Y199       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.592    33.208    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X135Y199       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/C
                         clock pessimism              0.096    33.304    
                         clock uncertainty           -0.035    33.269    
    SLICE_X135Y199       FDCE (Recov_fdce_C_CLR)     -0.295    32.974    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         32.974    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                 30.995    

Slack (MET) :             30.995ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/CLR
                            (recovery check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.204ns (32.679%)  route 0.420ns (67.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 33.208 - 32.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.204     1.558 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.420     1.978    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X135Y199       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.592    33.208    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X135Y199       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/C
                         clock pessimism              0.096    33.304    
                         clock uncertainty           -0.035    33.269    
    SLICE_X135Y199       FDCE (Recov_fdce_C_CLR)     -0.295    32.974    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg
  -------------------------------------------------------------------
                         required time                         32.974    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                 30.995    

Slack (MET) :             31.029ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.204ns (32.679%)  route 0.420ns (67.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 33.208 - 32.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.204     1.558 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.420     1.978    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X135Y199       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.592    33.208    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X135Y199       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/C
                         clock pessimism              0.096    33.304    
                         clock uncertainty           -0.035    33.269    
    SLICE_X135Y199       FDPE (Recov_fdpe_C_PRE)     -0.261    33.008    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         33.008    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                 31.029    

Slack (MET) :             31.029ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/PRE
                            (recovery check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.204ns (32.679%)  route 0.420ns (67.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 33.208 - 32.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.204     1.558 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.420     1.978    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X135Y199       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.592    33.208    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X135Y199       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/C
                         clock pessimism              0.096    33.304    
                         clock uncertainty           -0.035    33.269    
    SLICE_X135Y199       FDPE (Recov_fdpe_C_PRE)     -0.261    33.008    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg
  -------------------------------------------------------------------
                         required time                         33.008    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                 31.029    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.204ns (37.858%)  route 0.335ns (62.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 33.208 - 32.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.204     1.558 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.335     1.893    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X135Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.592    33.208    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X135Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/C
                         clock pessimism              0.096    33.304    
                         clock uncertainty           -0.035    33.269    
    SLICE_X135Y198       FDCE (Recov_fdce_C_CLR)     -0.295    32.974    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         32.974    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                 31.081    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.204ns (37.858%)  route 0.335ns (62.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 33.208 - 32.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.204     1.558 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.335     1.893    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X135Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.592    33.208    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X135Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/C
                         clock pessimism              0.096    33.304    
                         clock uncertainty           -0.035    33.269    
    SLICE_X135Y198       FDCE (Recov_fdce_C_CLR)     -0.295    32.974    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.974    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                 31.081    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.204ns (37.858%)  route 0.335ns (62.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 33.208 - 32.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.204     1.558 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.335     1.893    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X135Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.592    33.208    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X135Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/C
                         clock pessimism              0.096    33.304    
                         clock uncertainty           -0.035    33.269    
    SLICE_X135Y198       FDCE (Recov_fdce_C_CLR)     -0.295    32.974    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.974    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                 31.081    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (Q3_RXCLK3 rise@32.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.204ns (37.858%)  route 0.335ns (62.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 33.208 - 32.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.204     1.558 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.335     1.893    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X135Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                     32.000    32.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    32.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550    32.550    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    32.616 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.592    33.208    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X135Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/C
                         clock pessimism              0.096    33.304    
                         clock uncertainty           -0.035    33.269    
    SLICE_X135Y198       FDCE (Recov_fdce_C_CLR)     -0.295    32.974    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.974    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                 31.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.091ns (35.847%)  route 0.163ns (64.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.323     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.091     0.592 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.163     0.755    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X135Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.474     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X135Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]/C
                         clock pessimism             -0.175     0.532    
    SLICE_X135Y198       FDCE (Remov_fdce_C_CLR)     -0.107     0.425    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.091ns (35.847%)  route 0.163ns (64.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.323     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.091     0.592 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.163     0.755    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X135Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.474     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X135Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]/C
                         clock pessimism             -0.175     0.532    
    SLICE_X135Y198       FDCE (Remov_fdce_C_CLR)     -0.107     0.425    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.091ns (35.847%)  route 0.163ns (64.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.323     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.091     0.592 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.163     0.755    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X135Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.474     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X135Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]/C
                         clock pessimism             -0.175     0.532    
    SLICE_X135Y198       FDCE (Remov_fdce_C_CLR)     -0.107     0.425    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.091ns (35.847%)  route 0.163ns (64.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.323     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.091     0.592 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.163     0.755    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X135Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.474     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X135Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]/C
                         clock pessimism             -0.175     0.532    
    SLICE_X135Y198       FDCE (Remov_fdce_C_CLR)     -0.107     0.425    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.091ns (30.613%)  route 0.206ns (69.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.323     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.091     0.592 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.206     0.798    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X135Y199       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.474     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X135Y199       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]/C
                         clock pessimism             -0.175     0.532    
    SLICE_X135Y199       FDCE (Remov_fdce_C_CLR)     -0.107     0.425    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/CLR
                            (removal check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.091ns (30.613%)  route 0.206ns (69.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.323     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.091     0.592 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.206     0.798    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X135Y199       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.474     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X135Y199       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg/C
                         clock pessimism             -0.175     0.532    
    SLICE_X135Y199       FDCE (Remov_fdce_C_CLR)     -0.107     0.425    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_reg
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.091ns (30.613%)  route 0.206ns (69.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.323     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.091     0.592 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.206     0.798    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X135Y199       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.474     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X135Y199       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]/C
                         clock pessimism             -0.175     0.532    
    SLICE_X135Y199       FDPE (Remov_fdpe_C_PRE)     -0.110     0.422    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.422    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/PRE
                            (removal check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.091ns (30.613%)  route 0.206ns (69.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.323     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X139Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y198       FDRE (Prop_fdre_C_Q)         0.091     0.592 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.206     0.798    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/out
    SLICE_X135Y199       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=819, routed)         0.474     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/RX_CLK_I
    SLICE_X135Y199       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg/C
                         clock pessimism             -0.175     0.532    
    SLICE_X135Y199       FDPE (Remov_fdpe_C_PRE)     -0.110     0.422    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.422    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        7.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.266ns (13.658%)  route 1.682ns (86.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.596ns = ( 17.596 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X164Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         0.809    10.193    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]
    SLICE_X162Y304       LUT2 (Prop_lut2_I1_O)        0.043    10.236 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.873    11.108    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X157Y295       FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.434    17.596    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X157Y295       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              1.463    19.059    
                         clock uncertainty           -0.071    18.988    
    SLICE_X157Y295       FDPE (Recov_fdpe_C_PRE)     -0.178    18.810    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.266ns (13.658%)  route 1.682ns (86.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.596ns = ( 17.596 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X164Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         0.809    10.193    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]
    SLICE_X162Y304       LUT2 (Prop_lut2_I1_O)        0.043    10.236 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.873    11.108    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X157Y295       FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.434    17.596    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X157Y295       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              1.463    19.059    
                         clock uncertainty           -0.071    18.988    
    SLICE_X157Y295       FDPE (Recov_fdpe_C_PRE)     -0.178    18.810    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.782ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.266ns (14.324%)  route 1.591ns (85.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.595ns = ( 17.595 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X164Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         0.809    10.193    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]
    SLICE_X162Y304       LUT2 (Prop_lut2_I1_O)        0.043    10.236 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.782    11.018    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X154Y295       FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.433    17.595    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X154Y295       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              1.463    19.058    
                         clock uncertainty           -0.071    18.987    
    SLICE_X154Y295       FDPE (Recov_fdpe_C_PRE)     -0.187    18.800    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  7.782    

Slack (MET) :             7.815ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.266ns (14.324%)  route 1.591ns (85.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.595ns = ( 17.595 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X164Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         0.809    10.193    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]
    SLICE_X162Y304       LUT2 (Prop_lut2_I1_O)        0.043    10.236 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.782    11.018    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X154Y295       FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.433    17.595    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X154Y295       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              1.463    19.058    
                         clock uncertainty           -0.071    18.987    
    SLICE_X154Y295       FDPE (Recov_fdpe_C_PRE)     -0.154    18.833    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         18.833    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  7.815    

Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.223ns (12.500%)  route 1.561ns (87.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.594ns = ( 17.594 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X164Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.561    10.945    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X163Y291       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.432    17.594    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X163Y291       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/C
                         clock pessimism              1.463    19.057    
                         clock uncertainty           -0.071    18.986    
    SLICE_X163Y291       FDCE (Recov_fdce_C_CLR)     -0.212    18.774    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.774    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                  7.829    

Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.223ns (12.500%)  route 1.561ns (87.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.594ns = ( 17.594 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X164Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.561    10.945    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X163Y291       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.432    17.594    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X163Y291       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/C
                         clock pessimism              1.463    19.057    
                         clock uncertainty           -0.071    18.986    
    SLICE_X163Y291       FDCE (Recov_fdce_C_CLR)     -0.212    18.774    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]
  -------------------------------------------------------------------
                         required time                         18.774    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                  7.829    

Slack (MET) :             7.933ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.223ns (13.264%)  route 1.458ns (86.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.595ns = ( 17.595 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X164Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.458    10.842    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X162Y293       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.433    17.595    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X162Y293       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              1.463    19.058    
                         clock uncertainty           -0.071    18.987    
    SLICE_X162Y293       FDCE (Recov_fdce_C_CLR)     -0.212    18.775    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  7.933    

Slack (MET) :             7.933ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.223ns (13.264%)  route 1.458ns (86.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.595ns = ( 17.595 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X164Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.458    10.842    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X162Y293       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.433    17.595    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X162Y293       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism              1.463    19.058    
                         clock uncertainty           -0.071    18.987    
    SLICE_X162Y293       FDCE (Recov_fdce_C_CLR)     -0.212    18.775    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  7.933    

Slack (MET) :             7.933ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.223ns (13.264%)  route 1.458ns (86.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.595ns = ( 17.595 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X164Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.458    10.842    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X162Y293       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.433    17.595    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X162Y293       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/C
                         clock pessimism              1.463    19.058    
                         clock uncertainty           -0.071    18.987    
    SLICE_X162Y293       FDCE (Recov_fdce_C_CLR)     -0.212    18.775    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  7.933    

Slack (MET) :             7.935ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.223ns (13.280%)  route 1.456ns (86.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.595ns = ( 17.595 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X164Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.456    10.840    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X163Y293       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U6                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.433    17.595    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X163Y293       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              1.463    19.058    
                         clock uncertainty           -0.071    18.987    
    SLICE_X163Y293       FDCE (Recov_fdce_C_CLR)     -0.212    18.775    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                  7.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.118ns (26.204%)  route 0.332ns (73.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X156Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y297       FDPE (Prop_fdpe_C_Q)         0.118     3.445 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.332     3.777    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X158Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/MA_DCLK_I
    SLICE_X158Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.714     3.626    
    SLICE_X158Y300       FDCE (Remov_fdce_C_CLR)     -0.050     3.576    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.118ns (26.204%)  route 0.332ns (73.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X156Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y297       FDPE (Prop_fdpe_C_Q)         0.118     3.445 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.332     3.777    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X158Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/MA_DCLK_I
    SLICE_X158Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.714     3.626    
    SLICE_X158Y300       FDCE (Remov_fdce_C_CLR)     -0.050     3.576    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.118ns (26.204%)  route 0.332ns (73.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X156Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y297       FDPE (Prop_fdpe_C_Q)         0.118     3.445 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.332     3.777    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X158Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X158Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.714     3.626    
    SLICE_X158Y300       FDCE (Remov_fdce_C_CLR)     -0.050     3.576    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.118ns (26.204%)  route 0.332ns (73.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X156Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y297       FDPE (Prop_fdpe_C_Q)         0.118     3.445 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.332     3.777    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X159Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X159Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.714     3.626    
    SLICE_X159Y300       FDCE (Remov_fdce_C_CLR)     -0.069     3.557    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.118ns (26.204%)  route 0.332ns (73.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X156Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y297       FDPE (Prop_fdpe_C_Q)         0.118     3.445 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.332     3.777    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X159Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X159Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.714     3.626    
    SLICE_X159Y300       FDCE (Remov_fdce_C_CLR)     -0.069     3.557    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.118ns (26.204%)  route 0.332ns (73.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X156Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y297       FDPE (Prop_fdpe_C_Q)         0.118     3.445 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.332     3.777    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X159Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X159Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.714     3.626    
    SLICE_X159Y300       FDCE (Remov_fdce_C_CLR)     -0.069     3.557    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.238ns
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    0.899ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.751     3.325    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X154Y295       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y295       FDPE (Prop_fdpe_C_Q)         0.107     3.432 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     3.523    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X154Y296       FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.998     4.238    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X154Y296       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.899     3.339    
    SLICE_X154Y296       FDPE (Remov_fdpe_C_PRE)     -0.088     3.251    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.251    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.147%)  route 0.155ns (56.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.879ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.752     3.326    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X154Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y297       FDPE (Prop_fdpe_C_Q)         0.118     3.444 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.155     3.599    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X156Y298       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.000     4.240    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/MA_DCLK_I
    SLICE_X156Y298       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.879     3.361    
    SLICE_X156Y298       FDCE (Remov_fdce_C_CLR)     -0.050     3.311    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.147%)  route 0.155ns (56.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.879ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.752     3.326    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X154Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y297       FDPE (Prop_fdpe_C_Q)         0.118     3.444 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.155     3.599    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X156Y298       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.000     4.240    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/MA_DCLK_I
    SLICE_X156Y298       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.879     3.361    
    SLICE_X156Y298       FDCE (Remov_fdce_C_CLR)     -0.050     3.311    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.147%)  route 0.155ns (56.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.879ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.752     3.326    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X154Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y297       FDPE (Prop_fdpe_C_Q)         0.118     3.444 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.155     3.599    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X156Y298       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk1/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK1_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.000     4.240    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/MA_DCLK_I
    SLICE_X156Y298       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.879     3.361    
    SLICE_X156Y298       FDCE (Remov_fdce_C_CLR)     -0.050     3.311    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.288    





