git clone --depth 1 --no-tags https://github.com/alexander459/FPGA-Maze-Video-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504182297
git clone --depth 1 --no-tags https://github.com/eminakgun/axis_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512413929
git clone --depth 1 --no-tags https://github.com/tallerditigales/proyecto_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492102780
git clone --depth 1 --no-tags https://github.com/LiamK-Technion/DigSystems_sim1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491630322
git clone --depth 1 --no-tags https://github.com/comsec-group/cellift-ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501565212
git clone --depth 1 --no-tags https://github.com/Aleksw3/eXtension-Inteface-Wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502200541
git clone --depth 1 --no-tags https://github.com/ChrisShakkour/AI-risc-V-Hacakthon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499459208
git clone --depth 1 --no-tags https://github.com/Claudio-Costanzo/HARDWARE-AND-EMBEDDED-SECURITY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527151063
git clone --depth 1 --no-tags https://github.com/OnurVural/Digital_Design_Works.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522576017
git clone --depth 1 --no-tags https://github.com/Felukov/HdlSamples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522431483
git clone --depth 1 --no-tags https://github.com/hakatu/Lab-5-sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523191369
git clone --depth 1 --no-tags https://github.com/Me-RajatChaudhary/Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526240439
git clone --depth 1 --no-tags https://github.com/MerciaReginasl/FPGA.sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518093330
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/pulp_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519127842
git clone --depth 1 --no-tags https://github.com/ahmadrmirzaei/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521193315
git clone --depth 1 --no-tags https://github.com/eacrawford02/lava-lamp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520695407
git clone --depth 1 --no-tags https://github.com/RhysM95/SIT329.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520360068
git clone --depth 1 --no-tags https://github.com/HemanthVeeramalla/dummy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520870651
git clone --depth 1 --no-tags https://github.com/17862071195/Watchdog_Verify_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539932824
git clone --depth 1 --no-tags https://github.com/sina-negarandeh/mips-pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536977232
git clone --depth 1 --no-tags https://github.com/Sebusa/Arquitectura-de-Computadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536350683
git clone --depth 1 --no-tags https://github.com/tparng/wide_alu_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536449460
git clone --depth 1 --no-tags https://github.com/jahnavivallivedu/Janu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536537299
git clone --depth 1 --no-tags https://github.com/vineethkumarv/vk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536547251
git clone --depth 1 --no-tags https://github.com/minecraftdixit/system-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529683680
git clone --depth 1 --no-tags https://github.com/dsepko/single-cycle-risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524284093
git clone --depth 1 --no-tags https://github.com/mitshine/tutorials-on-UVM-and-RAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531908206
git clone --depth 1 --no-tags https://github.com/Angelaangie-ai/ece212_angela_laxman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530640695
git clone --depth 1 --no-tags https://github.com/PaulManriquez/R_Instruction_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520706960
git clone --depth 1 --no-tags https://github.com/mrutunjaynalwad/MSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537304588
git clone --depth 1 --no-tags https://github.com/tharunenamala/sarada_from_gopal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537395326
git clone --depth 1 --no-tags https://github.com/DJosueMM/GrayDecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536174840
git clone --depth 1 --no-tags https://github.com/agg23/openfpga-NES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541348592
git clone --depth 1 --no-tags https://github.com/agg23/openfpga-pokemonmini.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551161523
git clone --depth 1 --no-tags https://github.com/qleenju/PDPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565351027
git clone --depth 1 --no-tags https://github.com/snbk001/100DaysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542641001
git clone --depth 1 --no-tags https://github.com/mbits-mirafra/UVMCourse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557223896
git clone --depth 1 --no-tags https://github.com/riscv-verification/riscvISACOV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562138106
git clone --depth 1 --no-tags https://github.com/antoinemadec/uvm_code_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552936244
git clone --depth 1 --no-tags https://github.com/KafCoppelia/uvm-mcdf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572504702
git clone --depth 1 --no-tags https://github.com/mbits-mirafra/i3c_avip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562733325
git clone --depth 1 --no-tags https://github.com/SarahElzayat/RISC-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562940859
git clone --depth 1 --no-tags https://github.com/Srisrijakka1/UART-Design-simulation-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559452754
git clone --depth 1 --no-tags https://github.com/chiselverify/otherverify.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545428923
git clone --depth 1 --no-tags https://github.com/KafCoppelia/uvm-mcdf_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572506427
git clone --depth 1 --no-tags https://github.com/openhwgroup/advanced-riscv-verification-methodologies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554955626
git clone --depth 1 --no-tags https://github.com/Ammar-10xe/RISCV-32I-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556345610
git clone --depth 1 --no-tags https://github.com/MasterPu2020/DigitalSystemDesignUoS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546090458
git clone --depth 1 --no-tags https://github.com/Psichico/Universal_Verification_Methodology.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572737768
git clone --depth 1 --no-tags https://github.com/Valen1402/Castlab-Systolic-Array-for-CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560843222
git clone --depth 1 --no-tags https://github.com/fpgasystems/Coyote-CIRCT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549050612
git clone --depth 1 --no-tags https://github.com/swabianinstruments/TimeTagger-FPGALink-Reference.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562875115
git clone --depth 1 --no-tags https://github.com/TooyamaYuuouji/UVM_example-amplifier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541887966
git clone --depth 1 --no-tags https://github.com/midimaster21b/spi-bfm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562313994
git clone --depth 1 --no-tags https://github.com/AnthonyAS15/AlgoritmodeBooth-MultiplicadorconSigno.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552268536
git clone --depth 1 --no-tags https://github.com/ciniml/if202212_gowin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556832960
git clone --depth 1 --no-tags https://github.com/OFS/ofs-fim-common.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563058593
git clone --depth 1 --no-tags https://github.com/scjacklin/SNNs-with-Asynchronous-NoC_USC_EE552_Spring2022_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543727900
git clone --depth 1 --no-tags https://github.com/ks-vandana/Layered-Testbench-For-JK-FlipFlop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571611493
git clone --depth 1 --no-tags https://github.com/MZMurad/CPE133_Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567478004
git clone --depth 1 --no-tags https://github.com/charlesziegenbeinjr/573TermProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559758395
git clone --depth 1 --no-tags https://github.com/arthurnamz/Image-Accellerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571170652
git clone --depth 1 --no-tags https://github.com/Darksecond/TimeWave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554981471
git clone --depth 1 --no-tags https://github.com/microdynamics-cpu/tree-core-ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546373066
git clone --depth 1 --no-tags https://github.com/briansune/ZYNQ-HDMI-IP-with-Audio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547349132
git clone --depth 1 --no-tags https://github.com/Dofingert/matrix_muler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565852269
git clone --depth 1 --no-tags https://github.com/verification-gentleman-blog/creating-uvm-tests-dynamically.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568457126
git clone --depth 1 --no-tags https://github.com/midimaster21b/i2c-bfm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562107354
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560825809
git clone --depth 1 --no-tags https://github.com/aignacio/soc_components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560125651
git clone --depth 1 --no-tags https://github.com/akifejaz/HWConv2D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571315202
git clone --depth 1 --no-tags https://github.com/charkster/tang_nano-uart_block_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551247234
git clone --depth 1 --no-tags https://github.com/patcha2000/MSD-FINAL-PROJECT-GROUP-9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561573466
git clone --depth 1 --no-tags https://github.com/JZJisawesome/Zacore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568302152
git clone --depth 1 --no-tags https://github.com/LTPhat/DigitalDesignsLab-EE1010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549028176
git clone --depth 1 --no-tags https://github.com/Abbywpy/improving-low-resource-NMT-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557794451
git clone --depth 1 --no-tags https://github.com/Valen1402/Castlab-DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560839466
git clone --depth 1 --no-tags https://github.com/Pummelo65/Nano4kAudio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541201196
git clone --depth 1 --no-tags https://github.com/JZJisawesome/JZJCoreF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568388863
git clone --depth 1 --no-tags https://github.com/dayzGoBy/I-LOVE-CACHE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565408543
git clone --depth 1 --no-tags https://github.com/kyori19/verilog-otp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559365032
git clone --depth 1 --no-tags https://github.com/OFS/examples-afu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558098141
git clone --depth 1 --no-tags https://github.com/Yaochenger/openhw-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566179903
git clone --depth 1 --no-tags https://github.com/Ammar-10xe/RISCV-32I-5-Stage-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557335307
git clone --depth 1 --no-tags https://github.com/MarcoRuta/Light-Hash-Function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555752453
git clone --depth 1 --no-tags https://github.com/paulinog/fpga_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554468450
git clone --depth 1 --no-tags https://github.com/shaswat2428/I2C-Protocol-Verification-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544343689
git clone --depth 1 --no-tags https://github.com/kkurenkov/uvm-empty-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554808280
git clone --depth 1 --no-tags https://github.com/SanketVinchurkar/ECE585_Group19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561919569
git clone --depth 1 --no-tags https://github.com/somewhatdistracted/EE274-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562049905
git clone --depth 1 --no-tags https://github.com/ECE4278/project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571405921
git clone --depth 1 --no-tags https://github.com/shuckc/fpgachess.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558420916
git clone --depth 1 --no-tags https://github.com/XiaoanHe/Posit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567441022
git clone --depth 1 --no-tags https://github.com/SathvikSat/verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571543297
git clone --depth 1 --no-tags https://github.com/madhu2000u/FCNN-Hardware-Generation-Tool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564577212
git clone --depth 1 --no-tags https://github.com/wilke0818/6111_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561138966
git clone --depth 1 --no-tags https://github.com/yv19/HardwareVerification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565224452
git clone --depth 1 --no-tags https://github.com/rabenold/6.111FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563114467
