.nh
.TH "LD1SW (vector plus immediate)" "7" " "  "instruction" "sve"
.SS LD1SW (vector plus immediate)
 Gather load signed words to vector (immediate index)

 Gather load of signed words to active elements of a vector register from memory
 addresses generated by a vector base plus immediate index. The index is a
 multiple of 4 in the range 0 to 124. Inactive elements will not read Device
 memory or signal faults, and are set to zero in the destination vector.

 Status : Green

 Predicated : True



.SS SVE - A64 - ld1sw_z_p_ai_d
 
                                       13                          
                   23                14 |                          
                 24 |              15 | |                          
               25 | |  21        16 | | |    10         5         0
                | | |   |         | | | |     |         |         |
   1 1 0 0 0 1 0|1|0|0 1|. . . . .|1|0|0|. . .|. . . . .|. . . . .|
                | |     |           | | |     |         |
                | |     `-imm5      | | `-Pg  `-Zn      `-Zt
                | `-msz<0>          | `-ff
                `-msz<1>            `-U
  
  
 
.SS SVE
 
 LD1SW   { <Zt>.D }, <Pg>/Z, [<Zn>.D{, #<imm>}]
 
 if !HaveSVE() then UNDEFINED;
 integer t = UInt(Zt);
 integer n = UInt(Zn);
 integer g = UInt(Pg);
 integer esize = 64;
 integer msize = 32;
 boolean unsigned = FALSE;
 integer offset = UInt(imm5);
 
 CheckSVEEnabled();
 integer elements = VL DIV esize;
 bits(VL) base = Z[n];
 bits(64) addr;
 bits(PL) mask = P[g];
 bits(VL) result;
 bits(msize) data;
 constant integer mbytes = msize DIV 8;
 
 if HaveMTEExt() then SetTagCheckedInstruction(TRUE);
 
 for e = 0 to elements-1
     if ElemP[mask, e, esize] == '1' then
         addr = ZeroExtend(Elem[base, e, esize], 64) + offset * mbytes;
         data = Mem[addr, mbytes, AccType_NORMAL];
         Elem[result, e, esize] = Extend(data, esize, unsigned);
     else
         Elem[result, e, esize] = Zeros();
 
 Z[t] = result;
 

.SS Assembler Symbols

 <Zt>
  Encoded in Zt
  Is the name of the scalable vector register to be transferred, encoded in the
  "Zt" field.

 <Pg>
  Encoded in Pg
  Is the name of the governing scalable predicate register P0-P7, encoded in the
  "Pg" field.

 <Zn>
  Encoded in Zn
  Is the name of the base scalable vector register, encoded in the "Zn" field.

 <imm>
  Encoded in imm5
  Is the optional unsigned immediate byte offset, a multiple of 4 in the range 0
  to 124, defaulting to 0, encoded in the "imm5" field.



.SS Operation

 CheckSVEEnabled();
 integer elements = VL DIV esize;
 bits(VL) base = Z[n];
 bits(64) addr;
 bits(PL) mask = P[g];
 bits(VL) result;
 bits(msize) data;
 constant integer mbytes = msize DIV 8;
 
 if HaveMTEExt() then SetTagCheckedInstruction(TRUE);
 
 for e = 0 to elements-1
     if ElemP[mask, e, esize] == '1' then
         addr = ZeroExtend(Elem[base, e, esize], 64) + offset * mbytes;
         data = Mem[addr, mbytes, AccType_NORMAL];
         Elem[result, e, esize] = Extend(data, esize, unsigned);
     else
         Elem[result, e, esize] = Zeros();
 
 Z[t] = result;

