#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 13 11:26:11 2020
# Process ID: 1568
# Current directory: C:/Users/Dhruv/Desktop/DSD II/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3020 C:\Users\Dhruv\Desktop\DSD II\project_1\project_1.xpr
# Log file: C:/Users/Dhruv/Desktop/DSD II/project_1/vivado.log
# Journal file: C:/Users/Dhruv/Desktop/DSD II/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 740.020 ; gain = 110.277
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPs_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.srcs/sim_1/new/MIPs_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b5b60343d3ed4cf8977c2acc39c42395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPs_tb_behav xil_defaultlib.MIPs_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b5b60343d3ed4cf8977c2acc39c42395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPs_tb_behav xil_defaultlib.MIPs_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'switches' has no actual or default value [C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.srcs/sources_1/new/MIPs.vhd:32]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPs_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.srcs/sources_1/new/ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu4'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b5b60343d3ed4cf8977c2acc39c42395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPs_tb_behav xil_defaultlib.MIPs_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b5b60343d3ed4cf8977c2acc39c42395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPs_tb_behav xil_defaultlib.MIPs_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'switches' has no actual or default value [C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.srcs/sources_1/new/MIPs.vhd:32]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPs_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.srcs/sim_1/new/MIPs_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPs_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b5b60343d3ed4cf8977c2acc39c42395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPs_tb_behav xil_defaultlib.MIPs_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b5b60343d3ed4cf8977c2acc39c42395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPs_tb_behav xil_defaultlib.MIPs_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.two_and [two_and_default]
Compiling architecture behavioral of entity xil_defaultlib.register_module [\register_module(bit_depth=32)\]
Compiling architecture behavioral of entity xil_defaultlib.generic_decoder [\generic_decoder(log_port_depth=...]
Compiling architecture behavioral of entity xil_defaultlib.generic_mux [\generic_mux(bit_depth=32,log_po...]
Compiling architecture behavioral of entity xil_defaultlib.register_file [\register_file(bit_depth=32,log_...]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux [\Mux(n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Mux [\Mux(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.sllN [\sllN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.srlN [\srlN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.sraN [\sraN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_and [\alu_and(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_or [\alu_or(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_xor [\alu_xor(n=32)\]
Compiling architecture behavior of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RippleCarryFullAdder [ripplecarryfulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture structural of entity xil_defaultlib.alu4 [\alu4(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.Execute_Stage [execute_stage_default]
Compiling architecture behave of entity xil_defaultlib.Data_Memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.BCDSevenSegConverter [bcdsevensegconverter_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory_Stage [memory_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.WB_Stage [wb_stage_default]
Compiling architecture structural of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture testbench of entity xil_defaultlib.mips_tb
Built simulation snapshot MIPs_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPs_tb_behav -key {Behavioral:sim_1:Functional:MIPs_tb} -tclbatch {MIPs_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/Dhruv/Desktop/DSD' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 813.246 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPs_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.srcs/sources_1/new/MIPs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.srcs/sim_1/new/MIPs_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPs_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b5b60343d3ed4cf8977c2acc39c42395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPs_tb_behav xil_defaultlib.MIPs_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b5b60343d3ed4cf8977c2acc39c42395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPs_tb_behav xil_defaultlib.MIPs_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <SevenSegDisplay> does not exist in entity <MIPs>.  Please compare the definition of block <MIPs> to its component declaration and its instantion to detect the mismatch. [C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.srcs/sim_1/new/MIPs_tb.vhd:28]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPs_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.srcs/sim_1/new/MIPs_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPs_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b5b60343d3ed4cf8977c2acc39c42395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPs_tb_behav xil_defaultlib.MIPs_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b5b60343d3ed4cf8977c2acc39c42395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPs_tb_behav xil_defaultlib.MIPs_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.two_and [two_and_default]
Compiling architecture behavioral of entity xil_defaultlib.register_module [\register_module(bit_depth=32)\]
Compiling architecture behavioral of entity xil_defaultlib.generic_decoder [\generic_decoder(log_port_depth=...]
Compiling architecture behavioral of entity xil_defaultlib.generic_mux [\generic_mux(bit_depth=32,log_po...]
Compiling architecture behavioral of entity xil_defaultlib.register_file [\register_file(bit_depth=32,log_...]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux [\Mux(n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Mux [\Mux(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.sllN [\sllN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.srlN [\srlN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.sraN [\sraN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_and [\alu_and(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_or [\alu_or(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_xor [\alu_xor(n=32)\]
Compiling architecture behavior of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RippleCarryFullAdder [ripplecarryfulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture structural of entity xil_defaultlib.alu4 [\alu4(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.Execute_Stage [execute_stage_default]
Compiling architecture behave of entity xil_defaultlib.Data_Memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.BCDSevenSegConverter [bcdsevensegconverter_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory_Stage [memory_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.WB_Stage [wb_stage_default]
Compiling architecture structural of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture testbench of entity xil_defaultlib.mips_tb
Built simulation snapshot MIPs_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPs_tb_behav -key {Behavioral:sim_1:Functional:MIPs_tb} -tclbatch {MIPs_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/Dhruv/Desktop/DSD' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 813.246 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 13 12:33:45 2020...
