0.7
2020.2
May 22 2025
00:13:55
C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/data_aligner.sv,1752609712,systemVerilog,,C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/mac_cell.sv,,data_aligner,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/mac_cell.sv,1752609697,systemVerilog,,C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/matrix_uart_tx.sv,,mac_cell,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/matrix_uart_tx.sv,1752609731,systemVerilog,,C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/mem_loader.sv,,matrix_uart_tx,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/mem_loader.sv,1752610412,systemVerilog,,C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/systolic_array_core.sv,,mem_loader,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/systolic_array_core.sv,1752609700,systemVerilog,,C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/systolic_controller.sv,,systolic_array_core,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/systolic_controller.sv,1752615565,systemVerilog,,C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/uart_rx.sv,,systolic_controller,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/top.sv,1752831224,systemVerilog,,,,main_controller;top,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/uart_rx.sv,1752750634,systemVerilog,,C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/top.sv,,uart_rx,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
