{"vcs1":{"timestamp_begin":1732432406.061782676, "rt":1.71, "ut":0.37, "st":0.27}}
{"vcselab":{"timestamp_begin":1732432407.854340528, "rt":1.28, "ut":0.29, "st":0.21}}
{"link":{"timestamp_begin":1732432409.206030482, "rt":0.41, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732432405.387431831}
{"VCS_COMP_START_TIME": 1732432405.387431831}
{"VCS_COMP_END_TIME": 1732432412.530595673}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333892}}
{"stitch_vcselab": {"peak_mem": 223372}}
