Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec  7 04:00:46 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Pokemon_Top_control_sets_placed.rpt
| Design       : Pokemon_Top
| Device       : xc7s50
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   298 |
|    Minimum number of control sets                        |   298 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   580 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   298 |
| >= 0 to < 4        |    23 |
| >= 4 to < 6        |    34 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |   152 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |    57 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             682 |          224 |
| No           | No                    | Yes                    |              95 |           47 |
| No           | Yes                   | No                     |             834 |          266 |
| Yes          | No                    | No                     |             246 |           87 |
| Yes          | No                    | Yes                    |              41 |           16 |
| Yes          | Yes                   | No                     |            2026 |          745 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                                                     Enable Signal                                                                                                                    |                                                                                                                         Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                                                                                                             |                1 |              1 |         1.00 |
|  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1_n_0                                                                                                                 |                1 |              1 |         1.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.take_Intr_2nd_Phase_reg                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0                                                                                         |                1 |              1 |         1.00 |
|  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Functional_Reset                                                                                                                                              |                1 |              1 |         1.00 |
| ~mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                      | mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0                                                                                               |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG                                           | sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_54                                                           | sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31_psbram_and_n                                                                                |                1 |              1 |         1.00 |
|  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                  | mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vga/CLK                                                 |                                                                                                                                                                                                                                                      | reset_rtl_0_IBUF                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
| ~mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                      | mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0                                                                                       |                1 |              1 |         1.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                                                     | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                                                             |                1 |              2 |         2.00 |
|  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                 | mb_block/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
| ~mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                      | mb_block/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | mb_block/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | mb_block/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_player_move/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                             | mb_block/gpio_player_move/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_player_move/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                               | mb_block/gpio_player_move/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                             |                1 |              4 |         4.00 |
|  vga/CLK                                                 | player_instance/PlayerInput[3]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/gpio_wild_battle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/gpio_player_move/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                      | mb_block/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                      | mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                               | mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                             |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                 | mb_block/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                    | mb_block/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                                                                                                           |                2 |              4 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_wild_battle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                               | mb_block/gpio_wild_battle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                             |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                        | mb_block/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                             | mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                   |                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_wild_battle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                             | mb_block/gpio_wild_battle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     |                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_awready0                                                                                                                                                                 | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |         5.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                              |                3 |              6 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                              |                2 |              6 |         3.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                        | mb_block/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_wild_battle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                        | mb_block/gpio_wild_battle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_wild_battle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                       | mb_block/gpio_wild_battle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                   | mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                              |                1 |              7 |         7.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                                                                                    |                2 |              7 |         3.50 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_arready0                                                                                                                                                                 | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                      | mb_block/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_wild_battle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                        | mb_block/gpio_wild_battle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                        | mb_block/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |         8.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                             |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
| ~mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                    | mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                              |                                                                                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                          | mb_block/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | mb_block/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[15]                                                                                                                                                                   | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[23]                                                                                                                                                                   | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[31]                                                                                                                                                                   | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[7]                                                                                                                                                                    | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[14][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[18][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[20][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[20][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[12][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[20][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[16][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[13][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[15][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[1][7]_i_1_n_0                                                                                                                                                       | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[20][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[11][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[14][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[15][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[17][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[17][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[19][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[13][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[19][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[15][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[1][15]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[17][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[16][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[1][23]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[19][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[18][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[12][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[13][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[10][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[11][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[12][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[14][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[10][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[14][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[15][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[16][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[17][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[12][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[18][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[18][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[19][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[16][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[10][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[10][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[11][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[1][31]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[11][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[13][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[29][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[7][15]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[8][15]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[8][23]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[24][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[29][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[26][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[28][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[28][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[24][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[27][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[25][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[23][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[2][31]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[4][15]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[4][23]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[26][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[21][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[28][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[23][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[4][31]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[5][15]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[27][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[5][31]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[25][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[29][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[5][7]_i_1_n_0                                                                                                                                                       | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[6][15]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[6][31]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[21][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[22][7]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[23][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[21][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[22][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[24][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[28][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[2][23]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[3][31]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[2][15]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[26][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[29][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[6][23]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[6][7]_i_1_n_0                                                                                                                                                       | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[3][7]_i_1_n_0                                                                                                                                                       | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[2][7]_i_1_n_0                                                                                                                                                       | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[7][23]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[3][23]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[27][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[24][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[22][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[4][7]_i_1_n_0                                                                                                                                                       | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[27][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[7][31]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[5][23]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[21][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[22][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[23][15]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[25][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[3][15]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[7][7]_i_1_n_0                                                                                                                                                       | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[25][23]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[26][31]_i_1_n_0                                                                                                                                                     | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[8][31]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[8][7]_i_1_n_0                                                                                                                                                       | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[9][7]_i_1_n_0                                                                                                                                                       | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[9][23]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[9][31]_i_2_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[9][15]_i_1_n_0                                                                                                                                                      | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Clk_IBUF_BUFG                                           | sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_37                                                          | sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_psbram_and_n                                                                                                                                       |                3 |              9 |         3.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |         3.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                                                                                                               |                5 |              9 |         1.80 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |         3.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                    | mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  Clk_IBUF_BUFG                                           | sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_15                                                          | sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_17_psbram_and_n                                                                                                                                       |                3 |              9 |         3.00 |
|  Clk_IBUF_BUFG                                           | sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_23                                                          | sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_15_psbram_and_n                                                                                                                                       |                6 |              9 |         1.50 |
|  Clk_IBUF_BUFG                                           | sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_22                                                          | sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_15_psbram_and_n_1                                                                                                                                     |                3 |              9 |         3.00 |
|  Clk_IBUF_BUFG                                           | sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_32                                                          | sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_13_psbram_and_n                                                                                                                                       |                6 |              9 |         1.50 |
|  Clk_IBUF_BUFG                                           | sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_35                                                          | sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_psbram_and_n_1                                                                                                                                     |                6 |              9 |         1.50 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              9 |         4.50 |
|  Clk_IBUF_BUFG                                           | sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_48                                                          | sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_psbram_and_n                                                                                                                                        |                3 |              9 |         3.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  vga/CLK                                                 | player_instance/PlayerX[9]_i_1_n_0                                                                                                                                                                                                                   | reset_rtl_0_IBUF                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                      |                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_player_move/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                       | mb_block/gpio_player_move/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                3 |             11 |         3.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/gpio_player_move/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/gpio_wild_battle/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_player_move/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                        | mb_block/gpio_player_move/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |             13 |         4.33 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                8 |             15 |         1.88 |
|  clk_wiz/inst/clk_out1                                   | vga/vc                                                                                                                                                                                                                                               | reset_rtl_0_IBUF                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  Clk_IBUF_BUFG                                           |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               11 |             16 |         1.45 |
|  clk_wiz/inst/clk_out1                                   |                                                                                                                                                                                                                                                      | reset_rtl_0_IBUF                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                                                                  | mb_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             16 |         3.20 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             17 |         4.25 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                                                                                                     |                8 |             17 |         2.12 |
|  vga/E[0]                                                |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                9 |             18 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                          | mb_block/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                        |                4 |             19 |         4.75 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | mb_block/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                 |                4 |             21 |         5.25 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/gpio_wild_battle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                7 |             22 |         3.14 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                     |                6 |             23 |         3.83 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                     | mb_block/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                     |                9 |             23 |         2.56 |
|  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                      | mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  Clk_IBUF_BUFG                                           |                                                                                                                                                                                                                                                      | reset_rtl_0_IBUF                                                                                                                                                                                                                                                |                6 |             24 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/gpio_player_move/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                8 |             27 |         3.38 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                        |                9 |             27 |         3.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                   | mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                        |                8 |             28 |         3.50 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                             |               10 |             29 |         2.90 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                9 |             30 |         3.33 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                        | mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                               | mb_block/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |               32 |             32 |         1.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                                                  | mb_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                  |                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                | mb_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_reg_rden__0                                                                                                                                                              | mb_block/hdmi_text_controller_0/inst/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      |                                                                                                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                        | mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               11 |             32 |         2.91 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                   | mb_block/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                                                     | mb_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               14 |             32 |         2.29 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                       | mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                               | mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  curr_reg__0                                             |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4                                                                                                                          | mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                 |               10 |             33 |         3.30 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                                                                 |               16 |             33 |         2.06 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_4                                                                                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               11 |             35 |         3.18 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                7 |             36 |         5.14 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                               |               10 |             38 |         3.80 |
|  clk_wiz/inst/clk_out1                                   |                                                                                                                                                                                                                                                      | vga_to_hdmi/inst/encr/AR[0]                                                                                                                                                                                                                                     |               25 |             42 |         1.68 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |               16 |             47 |         2.94 |
|  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               10 |             47 |         4.70 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                                                                            | mb_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               28 |             59 |         2.11 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                                                                               |               25 |             63 |         2.52 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                                                                   |                                                                                                                                                                                                                                                                 |               16 |             64 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                    |               13 |             64 |         4.92 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               20 |             71 |         3.55 |
|  clk_wiz/inst/clk_out1                                   |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               28 |             78 |         2.79 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               24 |             80 |         3.33 |
|  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               21 |             81 |         3.86 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      | mb_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               31 |             94 |         3.03 |
|  mb_block/clk_wiz_1/inst/clk_out1                        | mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |               32 |            128 |         4.00 |
|  mb_block/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |              144 |            488 |         3.39 |
+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


