module black_box black_box_0_inst
black_box_0_inst.aximm_master__0 0 21 aximm 1
black_box_0_inst.axis_master__1 0 81 axis 1
endmodule
module output_collector output_collector_0_inst
output_collector_0_inst.axis_slave__0 0 31 axis 0
endmodule
module ext_mem_ctrl ddr_ext_mem_ctrl_0_inst
ddr_ext_mem_ctrl_0_inst.aximm_slave_mem_channel_0 0 1 aximm 0
endmodule
module ext_mem_ctrl ddr_ext_mem_ctrl_1_inst
ddr_ext_mem_ctrl_1_inst.aximm_slave_mem_channel_0 0 71 aximm 0
endmodule
module ext_mem_ctrl hbm_ext_mem_ctrl_0_inst
hbm_ext_mem_ctrl_0_inst.aximm_slave_mem_channel_0 0 2 aximm 0
hbm_ext_mem_ctrl_0_inst.aximm_slave_mem_channel_1 0 3 aximm 0
hbm_ext_mem_ctrl_0_inst.aximm_slave_mem_channel_2 0 4 aximm 0
hbm_ext_mem_ctrl_0_inst.aximm_slave_mem_channel_3 0 5 aximm 0
hbm_ext_mem_ctrl_0_inst.aximm_slave_mem_channel_4 0 6 aximm 0
hbm_ext_mem_ctrl_0_inst.aximm_slave_mem_channel_5 0 7 aximm 0
hbm_ext_mem_ctrl_0_inst.aximm_slave_mem_channel_6 0 8 aximm 0
hbm_ext_mem_ctrl_0_inst.aximm_slave_mem_channel_7 0 9 aximm 0
endmodule
module ext_mem_ctrl hbm_ext_mem_ctrl_1_inst
hbm_ext_mem_ctrl_1_inst.aximm_slave_mem_channel_0 0 72 aximm 0
hbm_ext_mem_ctrl_1_inst.aximm_slave_mem_channel_1 0 73 aximm 0
hbm_ext_mem_ctrl_1_inst.aximm_slave_mem_channel_2 0 74 aximm 0
hbm_ext_mem_ctrl_1_inst.aximm_slave_mem_channel_3 0 75 aximm 0
hbm_ext_mem_ctrl_1_inst.aximm_slave_mem_channel_4 0 76 aximm 0
hbm_ext_mem_ctrl_1_inst.aximm_slave_mem_channel_5 0 77 aximm 0
hbm_ext_mem_ctrl_1_inst.aximm_slave_mem_channel_6 0 78 aximm 0
hbm_ext_mem_ctrl_1_inst.aximm_slave_mem_channel_7 0 79 aximm 0
endmodule
