{
  "doc-3da8377b70a3bce3bffec6cc41a145bb": {
    "entity_names": [
      "Complex Instruction Set Computer",
      "Integrated Circuit Technology",
      "20% Simple Instructions",
      "80% Complex Instructions",
      "Microprogram Control",
      "Instruction System",
      "Software Cost",
      "Research and Development Cycle",
      "Optimization Compiler",
      "Instruction Design",
      "CISC Characteristics",
      "RISC",
      "Hardwired Control"
    ],
    "count": 13,
    "create_time": 1761469048,
    "update_time": 1761469048,
    "_id": "doc-3da8377b70a3bce3bffec6cc41a145bb"
  },
  "doc-28e3e7abf13d472ede4c7ccd1eed0db7": {
    "entity_names": [
      "While Loop",
      "Machine-Level Representation",
      "Update Expression",
      "Loop Body Statement",
      "Conditional Transfer Instruction",
      "Do-While Loop",
      "For Loop",
      "GCC",
      "Init Expression",
      "Goto Statement",
      "Test Expression"
    ],
    "count": 11,
    "create_time": 1761469072,
    "update_time": 1761469072,
    "_id": "doc-28e3e7abf13d472ede4c7ccd1eed0db7"
  },
  "doc-af4c47630b7183e33e016913942c0781": {
    "entity_names": [
      "EBX Register",
      "EDI Register",
      "Call Instruction",
      "Return Address",
      "Process Q",
      "Procedure P's Context",
      "EDX Register",
      "Stack",
      "ESI Register",
      "Procedure Q's Local Variables",
      "EAX Register",
      "Entry Parameter",
      "ESP Register",
      "Return Result",
      "Process P",
      "Ret Instruction",
      "EBP Register",
      "ECX Register",
      "Stack Frame"
    ],
    "count": 19,
    "create_time": 1761469156,
    "update_time": 1761469156,
    "_id": "doc-af4c47630b7183e33e016913942c0781"
  },
  "doc-823091106aa14acd3f766029738eb588": {
    "entity_names": [
      "Single-Word Length Instruction",
      "Control Transfer",
      "Accumulator",
      "Result Storage",
      "Three-Address Instruction",
      "Operand",
      "Two-Address Instruction",
      "Address Code",
      "Four-Address Instruction",
      "Program Flow",
      "Direct Addressing",
      "Fixed-Length Instruction Structure",
      "Instruction Word Length",
      "Operation Code",
      "Variable-Length Instruction Structure",
      "Memory Access",
      "Zero-Address Instruction",
      "Half-Word Length Instruction",
      "Double-Word Length Instruction",
      "Bitwise Operation",
      "One-Address Instruction",
      "Stack Computer",
      "Instruction",
      "Subroutine Call",
      "Arithmetic Operation",
      "Machine Word Length"
    ],
    "count": 26,
    "create_time": 1761469225,
    "update_time": 1761469225,
    "_id": "doc-823091106aa14acd3f766029738eb588"
  },
  "doc-26a06731e273a94d7270550437bc874a": {
    "entity_names": [
      "Or Instruction",
      "Jcondition Instruction",
      "ZF",
      "Add Instruction",
      "Cmp Instruction",
      "And Instruction",
      "Imul Instruction",
      "Shl Instruction",
      "Inc Instruction",
      "CF",
      "Sub Instruction",
      "If-Then-Else Statement",
      "Goto Statement",
      "OF",
      "Not Instruction",
      "Else_Statement",
      "SF",
      "Condition Code",
      "Then_Statement",
      "Sal Instruction",
      "Dec Instruction",
      "Test Instruction",
      "Test_Expr"
    ],
    "count": 23,
    "create_time": 1761469291,
    "update_time": 1761469291,
    "_id": "doc-26a06731e273a94d7270550437bc874a"
  },
  "doc-9c7da0bf6fbf207039ae9ca67c1e6a9d": {
    "entity_names": [
      "Multiple Program Support",
      "Effective Address",
      "Base Addressing",
      "Instruction Word",
      "Index Register",
      "Offset Addressing",
      "Index Addressing",
      "Operating System",
      "Array Processing",
      "Base Register",
      "Relative Addressing",
      "Form Address"
    ],
    "count": 12,
    "create_time": 1761469299,
    "update_time": 1761469299,
    "_id": "doc-9c7da0bf6fbf207039ae9ca67c1e6a9d"
  },
  "doc-803e04b7ef409476eff2adc07fef14d1": {
    "entity_names": [
      "Register",
      "Constant Value",
      "Single Operand",
      "Push Instruction",
      "Pop Instruction",
      "Two Operands",
      "Immediate Value",
      "32-Bit",
      "Data Transfer",
      "Mov Instruction",
      "Memory to Memory Copy",
      "Stack",
      "Memory",
      "Register to Memory Copy",
      "Esp"
    ],
    "count": 15,
    "create_time": 1761469382,
    "update_time": 1761469382,
    "_id": "doc-803e04b7ef409476eff2adc07fef14d1"
  },
  "doc-d12ab3ee72f1f1a8f72c7e3dece14062": {
    "entity_names": [
      "Limited Addressing Modes",
      "Intel",
      "Software Compatibility",
      "CISC",
      "Tokyo",
      "Carbon-Fiber Spikes",
      "Modern CISC Architecture",
      "Instruction System Simplification",
      "100m Sprint Record",
      "Register-Register Operation",
      "Compiler Optimization",
      "Legacy Machine Compatibility",
      "Large Number of General-Purpose Registers",
      "Noah Carter",
      "Fixed Instruction Length",
      "Load/Store Architecture",
      "RISC",
      "World Athletics Championship",
      "Instruction Pipelining",
      "World Athletics Federation",
      "Processor Development Direction",
      "Hardwired Control"
    ],
    "count": 22,
    "create_time": 1761469407,
    "update_time": 1761469407,
    "_id": "doc-d12ab3ee72f1f1a8f72c7e3dece14062"
  },
  "doc-090282a2e59cdb6b6513b1d2f898d3ae": {
    "entity_names": [
      "Jump Addressing",
      "Program Counter",
      "Absolute Transfer",
      "Instruction Addressing",
      "Instruction Length",
      "Byte Addressing",
      "Relative Transfer",
      "16-Bit Instruction",
      "Status Register",
      "Main Memory",
      "32-Bit Instruction",
      "Sequential Addressing"
    ],
    "count": 12,
    "create_time": 1761469457,
    "update_time": 1761469457,
    "_id": "doc-090282a2e59cdb6b6513b1d2f898d3ae"
  },
  "doc-986821269f2aa2025221040c595a72be": {
    "entity_names": [
      "Data Type",
      "Instruction Set Architecture",
      "Program Counter",
      "Big Endian",
      "Operand Addressing Mode",
      "Instruction",
      "Memory Addressing",
      "Instruction System",
      "Performance Optimization",
      "Little Endian",
      "Condition Code",
      "Processor Register",
      "Machine Language",
      "High-Level Language",
      "Assembly Language",
      "Instruction Format"
    ],
    "count": 16,
    "create_time": 1761469501,
    "update_time": 1761469501,
    "_id": "doc-986821269f2aa2025221040c595a72be"
  },
  "doc-1853ae0bf21d6ed553e97992dab0cb73": {
    "entity_names": [
      "MUL",
      "ADD",
      "SUB",
      "POP",
      "AND",
      "Arithmetic Shift",
      "Input Output Operations",
      "JMP",
      "NOT",
      "BRANCH",
      "Data Transfer",
      "Circular Shift",
      "Shift Operations",
      "Logical Shift",
      "RET",
      "DIV",
      "DEC",
      "TRAP",
      "XOR",
      "INC",
      "OR",
      "PUSH",
      "STORE",
      "Branching Operations",
      "Arithmetic And Logical Operations",
      "CALL",
      "MOV",
      "LOAD"
    ],
    "count": 28,
    "create_time": 1761469600,
    "update_time": 1761469600,
    "_id": "doc-1853ae0bf21d6ed553e97992dab0cb73"
  },
  "doc-7fa816a9f8d5ac78d7483ae33a74ba7b": {
    "entity_names": [
      "Fixed-Length Opcode Instruction Format",
      "Instruction Word",
      "Computer Hardware Design",
      "Instruction Decoding",
      "32-Bit Word Length",
      "Opcode Field",
      "Maximum Instruction Capacity"
    ],
    "count": 7,
    "create_time": 1761469641,
    "update_time": 1761469641,
    "_id": "doc-7fa816a9f8d5ac78d7483ae33a74ba7b"
  },
  "doc-be143027fbd9f62579107c5fcd0f2740": {
    "entity_names": [
      "32-Bit Integer",
      "Two's Complement",
      "Or Instruction",
      "Variable",
      "Idiv Instruction",
      "Add Instruction",
      "Byte Ptr",
      "And Instruction",
      "Dword Ptr",
      "Imul Instruction",
      "Shl Instruction",
      "Logic Operation",
      "Neg Instruction",
      "Inc Instruction",
      "Exception Handling",
      "Sub Instruction",
      "Esi Register",
      "Shr Instruction",
      "Constant",
      "Register",
      "0fH",
      "Logical Shift",
      "Not Instruction",
      "Eax Register",
      "Division Result",
      "Xor Instruction",
      "Arithmetic Overflow",
      "Memory",
      "Bitwise Operation",
      "Var",
      "64-Bit Value",
      "Dec Instruction",
      "Signed Integer",
      "Edx Register",
      "Overflow Flag"
    ],
    "count": 35,
    "create_time": 1761469714,
    "update_time": 1761469714,
    "_id": "doc-be143027fbd9f62579107c5fcd0f2740"
  },
  "doc-dc66410ab81cdb2a13f279e50457a470": {
    "entity_names": [
      "Conditional Code",
      "x86 Processor",
      "Bitwise And Operation",
      "jge Instruction",
      "Negative Flag",
      "jle Instruction",
      "jmp Instruction",
      "test Instruction",
      "Return Address",
      "Dword Ptr",
      "Zero Flag",
      "jl Instruction",
      "jcondition Instruction",
      "call Instruction",
      "Main Memory Address",
      "jne Instruction",
      "dword ptr",
      "CPU Status Word",
      "cmp Instruction",
      "Register",
      "je Instruction",
      "ret Instruction",
      "Instruction Pointer",
      "jz Instruction",
      "Label",
      "x86 Assembly Code",
      "Subroutine",
      "jg Instruction",
      "Arithmetic Operation",
      "Main Memory",
      "Logical Operation",
      "Overflow Flag",
      "Subtraction Operation"
    ],
    "count": 33,
    "create_time": 1761469804,
    "update_time": 1761469804,
    "_id": "doc-dc66410ab81cdb2a13f279e50457a470"
  },
  "doc-53c922e8f9c9847391088bcc3c5430ac": {
    "entity_names": [
      "Word Ptr",
      "Dword Ptr",
      "Immediate Value Prefix",
      "Memory Addressing Parentheses",
      "64-Bit Architecture",
      "AT&T Format",
      "Memory Addressing Brackets",
      "Assembly Instructions",
      "32-Bit Architecture",
      "Register Prefix",
      "Data Size Suffix",
      "Word",
      "Assembly Language",
      "Byte Ptr",
      "Intel Format"
    ],
    "count": 15,
    "create_time": 1761469814,
    "update_time": 1761469814,
    "_id": "doc-53c922e8f9c9847391088bcc3c5430ac"
  },
  "doc-0d36c83754193098d8c62f2f838760fe": {
    "entity_names": [
      "长码",
      "地址码",
      "使用频率",
      "设计扩展操作码指令格式",
      "指令译码和分析时间",
      "扩展操作码指令格式",
      "操作码重复",
      "可变长度操作码",
      "扩展操作码",
      "禁止",
      "短码",
      "不允许是长码的前缀",
      "操作码分配",
      "短码分配",
      "控制器设计",
      "指令字长",
      "指令译码"
    ],
    "count": 17,
    "create_time": 1761469887,
    "update_time": 1761469887,
    "_id": "doc-0d36c83754193098d8c62f2f838760fe"
  },
  "doc-ad5acebbb603e74c2d3ec59f532eee59": {
    "entity_names": [
      "Single-Address Instruction Format",
      "Indirect Addressing",
      "Accumulator",
      "变址寄存器",
      "读/写堆栈",
      "Two's Complement",
      "寄存器组",
      "存储空间",
      "无操作数指令",
      "堆栈指针SP",
      "Effective Address",
      "Immediate Addressing",
      "Implicit Addressing",
      "Direct Addressing",
      "数组首地址",
      "后进先出原则",
      "寄存器",
      "硬堆栈",
      "Program Counter",
      "Index Register",
      "软堆栈",
      "Memory Access",
      "通用寄存器",
      "偏移量",
      "Form Address",
      "Base Addressing",
      "Register Addressing",
      "形式地址A",
      "Index Addressing",
      "碳纤维钉",
      "自动完成对SP的加减操作",
      "Register Indirect Addressing",
      "Base Register",
      "Relative Addressing"
    ],
    "count": 34,
    "create_time": 1761469941,
    "update_time": 1761469941,
    "_id": "doc-ad5acebbb603e74c2d3ec59f532eee59"
  },
  "doc-3c363f9d809dadcf3a7c0f9008fb810a": {
    "entity_names": [
      "Data Transfer Instructions",
      "Register",
      "Constant",
      "Reg16",
      "Con8",
      "Con16",
      "Reg8",
      "Mem",
      "Reg32",
      "Arithmetic and Logic Operations Instructions",
      "Memory",
      "Con32",
      "Control Flow Instructions",
      "Intel Format"
    ],
    "count": 14,
    "create_time": 1761469958,
    "update_time": 1761469958,
    "_id": "doc-3c363f9d809dadcf3a7c0f9008fb810a"
  },
  "doc-aff2d7d8604331c974d095c01133c056": {
    "entity_names": [
      "形式地址",
      "直接寻址",
      "操作码",
      "存储器",
      "有效地址",
      "寄存器寻址",
      "通用寄存器",
      "寻址特征",
      "数据寻址",
      "寄存器间接寻址",
      "立即寻址",
      "指令字"
    ],
    "count": 12,
    "create_time": 1761470009,
    "update_time": 1761470009,
    "_id": "doc-aff2d7d8604331c974d095c01133c056"
  },
  "doc-2151538dd57e60dbb6761c6a35ea00c6": {
    "entity_names": [
      "General Purpose Registers",
      "Pipeline Technology",
      "Microprogram Control",
      "Combination Logic Control",
      "VLSI",
      "CISC",
      "CPU Chip Area",
      "Compilation Optimization",
      "RISC",
      "Instruction Set Complexity"
    ],
    "count": 10,
    "create_time": 1761470021,
    "update_time": 1761470021,
    "_id": "doc-2151538dd57e60dbb6761c6a35ea00c6"
  }
}