{
"fclk100":{"base_addr": 1, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"fclk125":{"base_addr": 2, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"fusersi570c0":{"base_addr": 3, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"fusersi570c1":{"base_addr": 4, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"fclk104plsysref":{"base_addr": 5, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"fclk104plclk":{"base_addr": 6, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"fclk_dac0":{"base_addr": 7, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"fclk_dac1":{"base_addr": 8, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"fclk_dac2":{"base_addr": 9, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"fclk_dac3":{"base_addr": 10, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"fclk_adc0":{"base_addr": 11, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"fclk_adc1":{"base_addr": 12, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"fclk_adc2":{"base_addr": 13, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"fclk_adc3":{"base_addr": 14, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"fclkadc3_300":{"base_addr": 15, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"fclkadc3_600":{"base_addr": 16, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"r0":{"base_addr": 17, "addr_width": 0, "sign": "unsigned", "access": "rw", "init": "0", "data_width": 32}
,"r1":{"base_addr": 18, "addr_width": 0, "sign": "unsigned", "access": "rw", "init": "0", "data_width": 32}
,"fpl_clk0":{"base_addr": 19, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
,"r3":{"base_addr": 20, "addr_width": 0, "sign": "unsigned", "access": "rw", "init": "0", "data_width": 32}
,"test":{"base_addr": 21, "addr_width": 0, "sign": "signed", "access": "rw", "init": "-123", "data_width": 32}
,"test1":{"base_addr": 22, "addr_width": 0, "sign": "unsigned", "access": "rw", "init": "0", "data_width": 32}
,"r2":{"base_addr": 23, "addr_width": 0, "sign": "unsigned", "access": "rw", "init": "0", "data_width": 32}
,"gitrevision":{"base_addr": 24, "addr_width": 0, "sign": "unsigned", "access": "r", "init": "0", "data_width": 32}
}