#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 23 16:05:33 2023
# Process ID: 6102
# Current directory: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/synth/vivado.log
# Journal file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_A.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/vecTrans_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top vecTrans -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context 
Command: synth_design -top vecTrans -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6145 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1978.211 ; gain = 201.684 ; free physical = 2014 ; free virtual = 9855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vecTrans' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:56]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (1#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (2#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (3#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (4#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (6#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (7#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (9#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (9#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (10#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (11#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (12#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (13#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (16#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (16#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (17#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (18#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_A' declared at '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:44004' bound to instance 'c_LSQ_A' of component 'LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:2761]
INFO: [Synth 8-6157] synthesizing module 'LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:44004]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_A' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_A' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:43623]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_A' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:43623]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:43813]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_A' (29#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:43813]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:43913]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_A' (30#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:43913]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_A' (31#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:44004]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (33#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (34#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (35#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (36#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (37#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (38#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (39#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (40#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (41#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (42#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (43#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (43#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (43#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (44#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net alpha_ready_out in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:23]
WARNING: [Synth 8-3848] Net A_we1 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:31]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:32]
WARNING: [Synth 8-3848] Net col_we1 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:41]
WARNING: [Synth 8-3848] Net col_dout1 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:42]
WARNING: [Synth 8-3848] Net row_we1 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:51]
WARNING: [Synth 8-3848] Net row_dout1 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:52]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:87]
WARNING: [Synth 8-3848] Net MC_col_pValidArray_2 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:962]
WARNING: [Synth 8-3848] Net MC_col_dataInArray_2 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:958]
WARNING: [Synth 8-3848] Net MC_col_pValidArray_3 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:963]
WARNING: [Synth 8-3848] Net MC_col_dataInArray_3 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:959]
WARNING: [Synth 8-3848] Net MC_row_pValidArray_2 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:984]
WARNING: [Synth 8-3848] Net MC_row_dataInArray_2 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:980]
WARNING: [Synth 8-3848] Net MC_row_pValidArray_3 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:985]
WARNING: [Synth 8-3848] Net MC_row_dataInArray_3 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:981]
INFO: [Synth 8-256] done synthesizing module 'vecTrans' (45#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:56]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design vecTrans has unconnected port alpha_ready_out
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_we1
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[31]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[30]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[29]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[28]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[27]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[26]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[25]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[24]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[23]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[22]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[21]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[20]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[19]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[18]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[17]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[16]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[15]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[14]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[13]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[12]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[11]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[10]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[9]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[8]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[7]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[6]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[5]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[4]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[3]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[2]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[1]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[0]
WARNING: [Synth 8-3331] design vecTrans has unconnected port col_we1
WARNING: [Synth 8-3331] design vecTrans has unconnected port col_dout1[31]
WARNING: [Synth 8-3331] design vecTrans has unconnected port col_dout1[30]
WARNING: [Synth 8-3331] design vecTrans has unconnected port col_dout1[29]
WARNING: [Synth 8-3331] design vecTrans has unconnected port col_dout1[28]
WARNING: [Synth 8-3331] design vecTrans has unconnected port col_dout1[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2280.977 ; gain = 504.449 ; free physical = 1868 ; free virtual = 9714
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2283.945 ; gain = 507.418 ; free physical = 1932 ; free virtual = 9778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2283.945 ; gain = 507.418 ; free physical = 1932 ; free virtual = 9778
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2283.945 ; gain = 0.000 ; free physical = 1879 ; free virtual = 9724
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/synth/period_4.xdc]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2382.762 ; gain = 0.000 ; free physical = 1742 ; free virtual = 9588
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2382.762 ; gain = 0.000 ; free physical = 1737 ; free virtual = 9583
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 2382.762 ; gain = 606.234 ; free physical = 1906 ; free virtual = 9752
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 2390.766 ; gain = 614.238 ; free physical = 1906 ; free virtual = 9752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 2394.684 ; gain = 618.156 ; free physical = 1906 ; free virtual = 9752
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_141_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_139_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_137_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_135_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_133_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_131_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_129_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_127_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_125_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_123_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_121_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_119_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_117_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_115_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_113_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_143_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_141_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_139_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_137_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_135_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_133_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_131_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_129_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_127_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_125_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_123_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_121_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_119_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_117_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_115_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_113_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_143_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:43903]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:43994]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:01:22 . Memory (MB): peak = 2394.684 ; gain = 618.156 ; free physical = 341 ; free virtual = 8185
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB0 |           1|     29598|
|2     |LOAD_QUEUE_LSQ_A__GB1 |           1|     39450|
|3     |LOAD_QUEUE_LSQ_A__GB2 |           1|     26771|
|4     |LSQ_A__GC0            |           1|     13299|
|5     |vecTrans__GC0             |           1|      4983|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 66    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 7     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 118   
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 38    
	                1 Bit    Registers := 894   
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	              224 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 85    
	   2 Input     16 Bit        Muxes := 640   
	  17 Input     16 Bit        Muxes := 112   
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 555   
	  15 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 35    
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	  15 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 400   
	  15 Input      1 Bit        Muxes := 16    
Module STORE_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_12/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_12/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_12/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_12/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_12/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_12/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_12/multiply_unit/q1_reg is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: register mul_12/multiply_unit/q1_reg is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_12/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: register mul_12/multiply_unit/q2_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: register mul_12/multiply_unit/q2_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: register mul_12/multiply_unit/q1_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q2_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_2/\tail_reg[0] )
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_0_reg[0]' (FDRE) to 'loadQi_2/offsetQ_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_0_reg[1]' (FDRE) to 'loadQi_2/offsetQ_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_0_reg[2]' (FDRE) to 'loadQi_2/offsetQ_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_0_reg[3]' (FDRE) to 'loadQi_2/offsetQ_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_15_reg[0]' (FDRE) to 'loadQi_2/offsetQ_14_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_15_reg[1]' (FDRE) to 'loadQi_2/offsetQ_14_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_15_reg[2]' (FDRE) to 'loadQi_2/offsetQ_14_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_15_reg[3]' (FDRE) to 'loadQi_2/offsetQ_14_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_11_reg[0]' (FDRE) to 'loadQi_2/offsetQ_10_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_11_reg[1]' (FDRE) to 'loadQi_2/offsetQ_10_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_11_reg[2]' (FDRE) to 'loadQi_2/offsetQ_10_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_11_reg[3]' (FDRE) to 'loadQi_2/offsetQ_10_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_9_reg[0]' (FDRE) to 'loadQi_2/offsetQ_8_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_9_reg[1]' (FDRE) to 'loadQi_2/offsetQ_8_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_9_reg[2]' (FDRE) to 'loadQi_2/offsetQ_8_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_9_reg[3]' (FDRE) to 'loadQi_2/offsetQ_8_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_7_reg[0]' (FDRE) to 'loadQi_2/offsetQ_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_7_reg[1]' (FDRE) to 'loadQi_2/offsetQ_6_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_7_reg[2]' (FDRE) to 'loadQi_2/offsetQ_6_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_7_reg[3]' (FDRE) to 'loadQi_2/offsetQ_6_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_5_reg[0]' (FDRE) to 'loadQi_2/offsetQ_4_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_5_reg[1]' (FDRE) to 'loadQi_2/offsetQ_4_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_5_reg[2]' (FDRE) to 'loadQi_2/offsetQ_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_5_reg[3]' (FDRE) to 'loadQi_2/offsetQ_4_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_3_reg[0]' (FDRE) to 'loadQi_2/offsetQ_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_3_reg[1]' (FDRE) to 'loadQi_2/offsetQ_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_3_reg[2]' (FDRE) to 'loadQi_2/offsetQ_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_3_reg[3]' (FDRE) to 'loadQi_2/offsetQ_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_12_reg[0]' (FDRE) to 'loadQi_2/offsetQ_13_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_12_reg[1]' (FDRE) to 'loadQi_2/offsetQ_13_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_12_reg[2]' (FDRE) to 'loadQi_2/offsetQ_13_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_12_reg[3]' (FDRE) to 'loadQi_2/offsetQ_13_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\forkC_0/generateBlocks[0].regblock/reg_value_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:03:13 . Memory (MB): peak = 2563.348 ; gain = 786.820 ; free physical = 558 ; free virtual = 6807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------------+-----------+----------------------+-------------+
|vecTrans        | Buffer_7/fifo/Memory_reg  | Implied   | 4 x 32               | RAM32M x 6	 | 
|vecTrans        | Buffer_10/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
+------------+---------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vecTrans        | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|vecTrans        | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|vecTrans        | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB0 |           1|     19573|
|2     |LOAD_QUEUE_LSQ_A__GB1 |           1|     21186|
|3     |LOAD_QUEUE_LSQ_A__GB2 |           1|     28030|
|4     |LSQ_A__GC0            |           1|      5835|
|5     |vecTrans__GC0             |           1|      3657|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:03:20 . Memory (MB): peak = 2563.348 ; gain = 786.820 ; free physical = 366 ; free virtual = 6631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:40 ; elapsed = 00:04:38 . Memory (MB): peak = 2885.902 ; gain = 1109.375 ; free physical = 442 ; free virtual = 6361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+---------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------------+-----------+----------------------+-------------+
|vecTrans        | Buffer_7/fifo/Memory_reg  | Implied   | 4 x 32               | RAM32M x 6	 | 
|vecTrans        | Buffer_10/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
+------------+---------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |vecTrans_GT1      |           1|     17424|
|2     |vecTrans_GT0      |           1|     25050|
|3     |vecTrans_GT1__1   |           1|     35807|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:49 ; elapsed = 00:04:49 . Memory (MB): peak = 2893.902 ; gain = 1117.375 ; free physical = 678 ; free virtual = 6596
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:53 ; elapsed = 00:04:54 . Memory (MB): peak = 2893.902 ; gain = 1117.375 ; free physical = 649 ; free virtual = 6568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:53 ; elapsed = 00:04:54 . Memory (MB): peak = 2893.902 ; gain = 1117.375 ; free physical = 649 ; free virtual = 6568
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:55 ; elapsed = 00:04:56 . Memory (MB): peak = 2893.902 ; gain = 1117.375 ; free physical = 594 ; free virtual = 6513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:55 ; elapsed = 00:04:57 . Memory (MB): peak = 2893.902 ; gain = 1117.375 ; free physical = 634 ; free virtual = 6552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:55 ; elapsed = 00:04:57 . Memory (MB): peak = 2893.902 ; gain = 1117.375 ; free physical = 671 ; free virtual = 6589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:55 ; elapsed = 00:04:57 . Memory (MB): peak = 2893.902 ; gain = 1117.375 ; free physical = 671 ; free virtual = 6590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   904|
|2     |DSP48E1_2 |     1|
|3     |DSP48E1_3 |     1|
|4     |DSP48E1_4 |     1|
|5     |LUT1      |    50|
|6     |LUT2      |   460|
|7     |LUT3      |   862|
|8     |LUT4      |  5751|
|9     |LUT5      |  5100|
|10    |LUT6      |  8292|
|11    |MUXF7     |  1229|
|12    |MUXF8     |    84|
|13    |RAM32M    |    12|
|14    |FDCE      |   910|
|15    |FDPE      |    47|
|16    |FDRE      |  3665|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------+---------------------------------+------+
|      |Instance                         |Module                           |Cells |
+------+---------------------------------+---------------------------------+------+
|1     |top                              |                                 | 27369|
|2     |  Buffer_1                       |elasticBuffer__parameterized1    |    98|
|3     |    oehb1                        |OEHB_107                         |    65|
|4     |    tehb1                        |TEHB_108                         |    33|
|5     |  Buffer_10                      |transpFIFO__parameterized0       |    59|
|6     |    fifo                         |elasticFifoInner__parameterized0 |    59|
|7     |  Buffer_2                       |elasticBuffer__parameterized1_0  |    71|
|8     |    oehb1                        |OEHB_105                         |    34|
|9     |    tehb1                        |TEHB_106                         |    37|
|10    |  Buffer_3                       |elasticBuffer__parameterized1_1  |   102|
|11    |    oehb1                        |OEHB_103                         |    35|
|12    |    tehb1                        |TEHB_104                         |    67|
|13    |  Buffer_4                       |elasticBuffer__parameterized2    |     3|
|14    |    oehb1                        |OEHB__parameterized0_101         |     2|
|15    |    tehb1                        |TEHB__parameterized0_102         |     1|
|16    |  Buffer_5                       |elasticBuffer__parameterized1_2  |    73|
|17    |    oehb1                        |OEHB_99                          |    33|
|18    |    tehb1                        |TEHB_100                         |    40|
|19    |  Buffer_6                       |elasticBuffer__parameterized1_3  |   101|
|20    |    oehb1                        |OEHB_97                          |    33|
|21    |    tehb1                        |TEHB_98                          |    68|
|22    |  Buffer_7                       |transpFIFO                       |    53|
|23    |    fifo                         |elasticFifoInner                 |    53|
|24    |  Buffer_8                       |elasticBuffer__parameterized1_4  |   101|
|25    |    oehb1                        |OEHB_95                          |    34|
|26    |    tehb1                        |TEHB_96                          |    67|
|27    |  Buffer_9                       |elasticBuffer__parameterized2_5  |     3|
|28    |    oehb1                        |OEHB__parameterized0_93          |     2|
|29    |    tehb1                        |TEHB__parameterized0_94          |     1|
|30    |  MC_col                         |MemCont                          |   181|
|31    |    read_arbiter                 |read_memory_arbiter_91           |    66|
|32    |      data                       |read_data_signals_92             |    66|
|33    |  MC_row                         |MemCont_6                        |   177|
|34    |    read_arbiter                 |read_memory_arbiter              |    66|
|35    |      data                       |read_data_signals                |    66|
|36    |  add_19                         |add_op                           |     8|
|37    |  add_20                         |add_op_7                         |     8|
|38    |  add_21                         |add_op_8                         |    25|
|39    |  add_24                         |add_op_9                         |    25|
|40    |  alpha                          |start_node                       |   106|
|41    |    startBuff                    |elasticBuffer                    |   102|
|42    |      oehb1                      |OEHB                             |    33|
|43    |      tehb1                      |TEHB_90                          |    69|
|44    |  c_LSQ_A                        |LSQ_A                            | 24602|
|45    |    LOAD_PORT_LSQ_A              |LOAD_PORT_LSQ_A                  |    16|
|46    |    LOAD_PORT_LSQ_A_1            |LOAD_PORT_LSQ_A_88               |    16|
|47    |    STORE_ADDR_PORT_LSQ_A        |STORE_DATA_PORT_LSQ_A            |    18|
|48    |    STORE_DATA_PORT_LSQ_A        |STORE_DATA_PORT_LSQ_A_89         |    17|
|49    |    loadQ                        |LOAD_QUEUE_LSQ_A                 | 13485|
|50    |    storeQ                       |STORE_QUEUE_LSQ_A                | 11050|
|51    |  forkC_5                        |\fork                            |     4|
|52    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_84       |     1|
|53    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_85       |     1|
|54    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_86       |     1|
|55    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_87       |     1|
|56    |  forkC_8                        |fork__parameterized1             |    32|
|57    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_79       |     1|
|58    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_80       |     5|
|59    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_81       |     1|
|60    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_82       |    17|
|61    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_83       |     8|
|62    |  forkC_9                        |fork__parameterized1_10          |    39|
|63    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_74       |    10|
|64    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_75       |     5|
|65    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_76       |    14|
|66    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_77       |     5|
|67    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_78       |     5|
|68    |  fork_0                         |fork__parameterized4             |     7|
|69    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_71       |     1|
|70    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_72       |     4|
|71    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_73       |     2|
|72    |  fork_1                         |fork__parameterized0             |     4|
|73    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_69       |     1|
|74    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_70       |     3|
|75    |  fork_10                        |fork__parameterized2             |     6|
|76    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_65       |     2|
|77    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_66       |     1|
|78    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_67       |     2|
|79    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_68       |     1|
|80    |  fork_11                        |fork__parameterized0_11          |     6|
|81    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_63       |     3|
|82    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_64       |     3|
|83    |  fork_12                        |fork__parameterized2_12          |     4|
|84    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_59       |     1|
|85    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_60       |     1|
|86    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_61       |     1|
|87    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_62       |     1|
|88    |  fork_13                        |fork__parameterized0_13          |     2|
|89    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_57       |     1|
|90    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_58       |     1|
|91    |  fork_2                         |fork__parameterized5             |    14|
|92    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_52       |     2|
|93    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_53       |     4|
|94    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_54       |     3|
|95    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_55       |     4|
|96    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_56       |     1|
|97    |  fork_3                         |fork__parameterized0_14          |     4|
|98    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_50       |     1|
|99    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_51       |     3|
|100   |  fork_4                         |fork__parameterized5_15          |    13|
|101   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_45       |     4|
|102   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_46       |     3|
|103   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_47       |     3|
|104   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_48       |     2|
|105   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_49       |     1|
|106   |  fork_6                         |fork__parameterized0_16          |     6|
|107   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_43       |     1|
|108   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_44       |     5|
|109   |  fork_7                         |fork__parameterized0_17          |     2|
|110   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock          |     1|
|111   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_42       |     1|
|112   |  icmp_22                        |icmp_ult_op                      |     5|
|113   |  icmp_25                        |icmp_ult_op_18                   |     6|
|114   |  load_15                        |mc_load_op                       |   390|
|115   |    Buffer_1                     |TEHB_40                          |    67|
|116   |    Buffer_2                     |TEHB_41                          |   323|
|117   |  load_8                         |mc_load_op_19                    |   139|
|118   |    Buffer_1                     |TEHB_38                          |    71|
|119   |    Buffer_2                     |TEHB_39                          |    68|
|120   |  mul_12                         |mul_op                           |    60|
|121   |    buff                         |delay_buffer                     |     6|
|122   |    multiply_unit                |mul_4_stage                      |    52|
|123   |    oehb                         |OEHB__parameterized0_37          |     2|
|124   |  phiC_2                         |mux__parameterized0              |     1|
|125   |    tehb1                        |TEHB__parameterized0_36          |     1|
|126   |  phiC_3                         |mux__parameterized0_20           |     1|
|127   |    tehb1                        |TEHB__parameterized0_35          |     1|
|128   |  phi_1                          |mux                              |    97|
|129   |    tehb1                        |TEHB_34                          |    97|
|130   |  phi_2                          |mux_21                           |    96|
|131   |    tehb1                        |TEHB_33                          |    96|
|132   |  phi_4                          |mux_22                           |    96|
|133   |    tehb1                        |TEHB_32                          |    96|
|134   |  phi_5                          |mux_23                           |    65|
|135   |    tehb1                        |TEHB_31                          |    65|
|136   |  phi_n0                         |mux_24                           |    65|
|137   |    tehb1                        |TEHB_30                          |    65|
|138   |  phi_n1                         |mux_25                           |    65|
|139   |    tehb1                        |TEHB_29                          |    65|
|140   |  phi_n13                        |merge                            |   154|
|141   |    tehb1                        |TEHB_28                          |   154|
|142   |  phi_n14                        |merge_26                         |   113|
|143   |    tehb1                        |TEHB_27                          |   113|
|144   |  ret_0                          |ret_op                           |    68|
|145   |    tehb                         |TEHB                             |    68|
|146   |  start_0                        |start_node__parameterized0       |     9|
|147   |    startBuff                    |elasticBuffer__parameterized0    |     5|
|148   |      oehb1                      |OEHB__parameterized0             |     1|
|149   |      tehb1                      |TEHB__parameterized0             |     4|
+------+---------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:55 ; elapsed = 00:04:57 . Memory (MB): peak = 2893.902 ; gain = 1117.375 ; free physical = 671 ; free virtual = 6590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 202 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:53 ; elapsed = 00:04:57 . Memory (MB): peak = 2897.812 ; gain = 1022.469 ; free physical = 3783 ; free virtual = 9702
Synthesis Optimization Complete : Time (s): cpu = 00:02:57 ; elapsed = 00:05:03 . Memory (MB): peak = 2897.812 ; gain = 1121.285 ; free physical = 3783 ; free virtual = 9702
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2897.812 ; gain = 0.000 ; free physical = 3773 ; free virtual = 9692
INFO: [Netlist 29-17] Analyzing 2232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.812 ; gain = 0.000 ; free physical = 3701 ; free virtual = 9619
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
236 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:03 ; elapsed = 00:05:17 . Memory (MB): peak = 2897.812 ; gain = 1384.477 ; free physical = 3870 ; free virtual = 9788
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 16:10:58 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : vecTrans
| Device       : 7k160tfbg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 18633 |     0 |    101400 | 18.38 |
|   LUT as Logic             | 18585 |     0 |    101400 | 18.33 |
|   LUT as Memory            |    48 |     0 |     35000 |  0.14 |
|     LUT as Distributed RAM |    48 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4622 |     0 |    202800 |  2.28 |
|   Register as Flip Flop    |  4622 |     0 |    202800 |  2.28 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1229 |     0 |     50700 |  2.42 |
| F8 Muxes                   |    84 |     0 |     25350 |  0.33 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 47    |          Yes |           - |          Set |
| 910   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3665  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8292 |                 LUT |
| LUT4     | 5751 |                 LUT |
| LUT5     | 5100 |                 LUT |
| FDRE     | 3665 |        Flop & Latch |
| MUXF7    | 1229 |               MuxFx |
| FDCE     |  910 |        Flop & Latch |
| CARRY4   |  904 |          CarryLogic |
| LUT3     |  862 |                 LUT |
| LUT2     |  460 |                 LUT |
| MUXF8    |   84 |               MuxFx |
| RAMD32   |   72 |  Distributed Memory |
| LUT1     |   50 |                 LUT |
| FDPE     |   47 |        Flop & Latch |
| RAMS32   |   24 |  Distributed Memory |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 16:11:05 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : vecTrans
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.192ns  (required time - arrival time)
  Source:                 Buffer_5/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_5/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 1.983ns (34.049%)  route 3.841ns (65.951%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4720, unset)         0.672     0.672    Buffer_5/oehb1/clk
                         FDCE                                         r  Buffer_5/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_5/oehb1/data_reg_reg[4]/Q
                         net (fo=2, unplaced)         0.592     1.473    add_21/data_reg_reg[31][4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.842 r  add_21/dataOutArray[0]_carry/CO[3]
                         net (fo=1, unplaced)         0.008     1.850    add_21/dataOutArray[0]_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.910 r  add_21/dataOutArray[0]_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     1.910    add_21/dataOutArray[0]_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.970 r  add_21/dataOutArray[0]_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     1.970    add_21/dataOutArray[0]_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.030 r  add_21/dataOutArray[0]_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.030    add_21/dataOutArray[0]_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.090 r  add_21/dataOutArray[0]_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.090    add_21/dataOutArray[0]_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.150 r  add_21/dataOutArray[0]_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.150    add_21/dataOutArray[0]_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.339 f  add_21/dataOutArray[0]_carry__5/O[3]
                         net (fo=4, unplaced)         0.330     2.669    add_21/add_21_dataOutArray_0[27]
                         LUT2 (Prop_lut2_I1_O)        0.142     2.811 r  add_21/dataOutArray[0]0_carry__2_i_2/O
                         net (fo=1, unplaced)         0.000     2.811    icmp_22/reg_value_reg[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.349     3.160 r  icmp_22/dataOutArray[0]0_carry__2/CO[2]
                         net (fo=13, unplaced)        0.389     3.549    fork_2/generateBlocks[2].regblock/CO[0]
                         LUT6 (Prop_lut6_I2_O)        0.160     3.709 f  fork_2/generateBlocks[2].regblock/data_reg[0]_i_2/O
                         net (fo=9, unplaced)         0.381     4.090    phi_n14/tehb1/tehb_data_in[0]
                         LUT3 (Prop_lut3_I2_O)        0.053     4.143 f  phi_n14/tehb1/reg_value_i_2__10/O
                         net (fo=118, unplaced)       0.444     4.587    phi_n14/tehb1/data_reg_reg[0]_0
                         LUT5 (Prop_lut5_I1_O)        0.053     4.640 f  phi_n14/tehb1/reg_value_i_5__3/O
                         net (fo=4, unplaced)         0.364     5.004    forkC_9/generateBlocks[0].regblock/reg_value_reg_20
                         LUT5 (Prop_lut5_I3_O)        0.053     5.057 f  forkC_9/generateBlocks[0].regblock/reg_value_i_2__0/O
                         net (fo=4, unplaced)         0.545     5.602    forkC_9/generateBlocks[0].regblock/reg_value_reg_3
                         LUT6 (Prop_lut6_I2_O)        0.053     5.655 f  forkC_9/generateBlocks[0].regblock/reg_value_i_2/O
                         net (fo=6, unplaced)         0.372     6.027    Buffer_5/tehb1/data_reg_reg[31]_1
                         LUT6 (Prop_lut6_I4_O)        0.053     6.080 r  Buffer_5/tehb1/data_reg[31]_i_1__23/O
                         net (fo=32, unplaced)        0.416     6.496    Buffer_5/oehb1/E[0]
                         FDCE                                         r  Buffer_5/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4720, unset)         0.638     4.638    Buffer_5/oehb1/clk
                         FDCE                                         r  Buffer_5/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    Buffer_5/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                 -2.192    




report_timing: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2897.812 ; gain = 0.000 ; free physical = 3615 ; free virtual = 9533
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2901.906 ; gain = 4.094 ; free physical = 3613 ; free virtual = 9532

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: cf276e2f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3613 ; free virtual = 9532

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17716ece8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:01 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3547 ; free virtual = 9466
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 36 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a2c277e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3547 ; free virtual = 9466
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16431535c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3544 ; free virtual = 9463
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 16431535c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3544 ; free virtual = 9463
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16431535c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3544 ; free virtual = 9463
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16431535c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3544 ; free virtual = 9463
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              36  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3544 ; free virtual = 9463
Ending Logic Optimization Task | Checksum: fec6c560

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3544 ; free virtual = 9463

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fec6c560

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3543 ; free virtual = 9462

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fec6c560

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3539 ; free virtual = 9458

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3539 ; free virtual = 9458
Ending Netlist Obfuscation Task | Checksum: fec6c560

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3540 ; free virtual = 9459
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2901.906 ; gain = 4.094 ; free physical = 3540 ; free virtual = 9459
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3501 ; free virtual = 9420
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cb27e4c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3501 ; free virtual = 9420
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3501 ; free virtual = 9420

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7ee3e8f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3477 ; free virtual = 9395

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 149bb2b62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3419 ; free virtual = 9337

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 149bb2b62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3419 ; free virtual = 9337
Phase 1 Placer Initialization | Checksum: 149bb2b62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3418 ; free virtual = 9337

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 99d474bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3399 ; free virtual = 9318

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 47 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1042 nets or cells. Created 1024 new cells, deleted 18 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3517 ; free virtual = 9428

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1024  |             18  |                  1042  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1024  |             18  |                  1042  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: fd6d8559

Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3429 ; free virtual = 9348
Phase 2.2 Global Placement Core | Checksum: 1b7372b4b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3440 ; free virtual = 9359
Phase 2 Global Placement | Checksum: 1b7372b4b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3448 ; free virtual = 9367

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f55c57e4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3420 ; free virtual = 9339

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e2ee1fb0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3461 ; free virtual = 9380

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 272c0a7c0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3461 ; free virtual = 9380

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f7f91b44

Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3461 ; free virtual = 9380

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2d4b4186b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3442 ; free virtual = 9360

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2457b99ec

Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3405 ; free virtual = 9324

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20c5d21a4

Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3406 ; free virtual = 9325

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 24f2198de

Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3406 ; free virtual = 9325

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2aa8032dc

Time (s): cpu = 00:00:55 ; elapsed = 00:01:09 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3362 ; free virtual = 9272
Phase 3 Detail Placement | Checksum: 2aa8032dc

Time (s): cpu = 00:00:55 ; elapsed = 00:01:09 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3362 ; free virtual = 9272

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15ad2a4ae

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15ad2a4ae

Time (s): cpu = 00:00:59 ; elapsed = 00:01:14 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3342 ; free virtual = 9261
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.335. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ac110816

Time (s): cpu = 00:01:23 ; elapsed = 00:01:41 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3514 ; free virtual = 9425
Phase 4.1 Post Commit Optimization | Checksum: 1ac110816

Time (s): cpu = 00:01:24 ; elapsed = 00:01:41 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3514 ; free virtual = 9425

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ac110816

Time (s): cpu = 00:01:24 ; elapsed = 00:01:42 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3514 ; free virtual = 9425

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ac110816

Time (s): cpu = 00:01:24 ; elapsed = 00:01:42 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3514 ; free virtual = 9425

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3514 ; free virtual = 9425
Phase 4.4 Final Placement Cleanup | Checksum: 1a637e82f

Time (s): cpu = 00:01:24 ; elapsed = 00:01:42 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3514 ; free virtual = 9424
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a637e82f

Time (s): cpu = 00:01:24 ; elapsed = 00:01:42 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3514 ; free virtual = 9424
Ending Placer Task | Checksum: b92a51ab

Time (s): cpu = 00:01:24 ; elapsed = 00:01:42 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3514 ; free virtual = 9424
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:44 . Memory (MB): peak = 2901.906 ; gain = 0.000 ; free physical = 3535 ; free virtual = 9446
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 9992953c ConstDB: 0 ShapeSum: 1f97bc6f RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1c7f2fccb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2910.906 ; gain = 9.000 ; free physical = 3235 ; free virtual = 9146
Post Restoration Checksum: NetGraph: d763243f NumContArr: f08fd88c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c7f2fccb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2956.719 ; gain = 54.812 ; free physical = 3213 ; free virtual = 9124

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c7f2fccb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2956.719 ; gain = 54.812 ; free physical = 3208 ; free virtual = 9119

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c7f2fccb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2956.719 ; gain = 54.812 ; free physical = 3208 ; free virtual = 9119
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ed744b3f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2958.719 ; gain = 56.812 ; free physical = 3225 ; free virtual = 9144
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.136 | TNS=-8478.773| WHS=-0.153 | THS=-39.786|

Phase 2 Router Initialization | Checksum: 1a015e9ad

Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2959.719 ; gain = 57.812 ; free physical = 3201 ; free virtual = 9120

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18974
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18974
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f73eb739

Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2965.270 ; gain = 63.363 ; free physical = 3181 ; free virtual = 9100
INFO: [Route 35-580] Design has 477 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                         c_LSQ_A/storeQ/checkBits_14_reg/D|
|                      clk |                      clk |                                                                          c_LSQ_A/storeQ/checkBits_1_reg/D|
|                      clk |                      clk |                                                                         c_LSQ_A/storeQ/checkBits_12_reg/D|
|                      clk |                      clk |                                                                    c_LSQ_A/storeQ/storeCompleted_14_reg/D|
|                      clk |                      clk |                                                                     c_LSQ_A/storeQ/storeCompleted_7_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 20426
 Number of Nodes with overlaps = 8807
 Number of Nodes with overlaps = 4791
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.771 | TNS=-11150.016| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: b6ddb6e0

Time (s): cpu = 00:02:49 ; elapsed = 00:03:10 . Memory (MB): peak = 2967.270 ; gain = 65.363 ; free physical = 3199 ; free virtual = 9118

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5951
 Number of Nodes with overlaps = 2195
 Number of Nodes with overlaps = 681
 Number of Nodes with overlaps = 246
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.839 | TNS=-11338.491| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 241228824

Time (s): cpu = 00:03:59 ; elapsed = 00:04:31 . Memory (MB): peak = 2967.270 ; gain = 65.363 ; free physical = 3175 ; free virtual = 9096

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 262
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.627 | TNS=-11144.145| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1011dea74

Time (s): cpu = 00:04:14 ; elapsed = 00:04:54 . Memory (MB): peak = 2969.270 ; gain = 67.363 ; free physical = 3075 ; free virtual = 9013

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 277
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.773 | TNS=-11061.155| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1446fb748

Time (s): cpu = 00:04:46 ; elapsed = 00:05:35 . Memory (MB): peak = 2969.270 ; gain = 67.363 ; free physical = 3142 ; free virtual = 9063
Phase 4 Rip-up And Reroute | Checksum: 1446fb748

Time (s): cpu = 00:04:46 ; elapsed = 00:05:35 . Memory (MB): peak = 2969.270 ; gain = 67.363 ; free physical = 3142 ; free virtual = 9063

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ef058c31

Time (s): cpu = 00:04:47 ; elapsed = 00:05:37 . Memory (MB): peak = 2969.270 ; gain = 67.363 ; free physical = 3143 ; free virtual = 9064
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.600 | TNS=-10836.784| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 135e8e2e4

Time (s): cpu = 00:04:48 ; elapsed = 00:05:37 . Memory (MB): peak = 2969.270 ; gain = 67.363 ; free physical = 3137 ; free virtual = 9057

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 135e8e2e4

Time (s): cpu = 00:04:48 ; elapsed = 00:05:37 . Memory (MB): peak = 2969.270 ; gain = 67.363 ; free physical = 3116 ; free virtual = 9037
Phase 5 Delay and Skew Optimization | Checksum: 135e8e2e4

Time (s): cpu = 00:04:48 ; elapsed = 00:05:37 . Memory (MB): peak = 2969.270 ; gain = 67.363 ; free physical = 3096 ; free virtual = 9017

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f302eebb

Time (s): cpu = 00:04:49 ; elapsed = 00:05:39 . Memory (MB): peak = 2969.270 ; gain = 67.363 ; free physical = 3107 ; free virtual = 9028
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.600 | TNS=-10829.877| WHS=0.083  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f302eebb

Time (s): cpu = 00:04:49 ; elapsed = 00:05:39 . Memory (MB): peak = 2969.270 ; gain = 67.363 ; free physical = 3107 ; free virtual = 9028
Phase 6 Post Hold Fix | Checksum: 1f302eebb

Time (s): cpu = 00:04:49 ; elapsed = 00:05:39 . Memory (MB): peak = 2969.270 ; gain = 67.363 ; free physical = 3108 ; free virtual = 9029

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.44646 %
  Global Horizontal Routing Utilization  = 8.75878 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 94.5946%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X31Y140 -> INT_R_X31Y140
   INT_L_X34Y136 -> INT_L_X34Y136
   INT_R_X47Y130 -> INT_R_X47Y130
   INT_L_X32Y127 -> INT_L_X32Y127
   INT_L_X38Y126 -> INT_L_X38Y126
South Dir 8x8 Area, Max Cong = 85.473%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y114 -> INT_R_X39Y121
East Dir 4x4 Area, Max Cong = 88.6949%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X44Y114 -> INT_R_X47Y117
West Dir 2x2 Area, Max Cong = 90.4412%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y130 -> INT_R_X37Y131
   INT_L_X36Y128 -> INT_R_X37Y129
   INT_L_X38Y126 -> INT_R_X39Y127
   INT_L_X36Y124 -> INT_R_X37Y125
   INT_L_X36Y118 -> INT_R_X37Y119

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.294118 Sparse Ratio: 2.6875

Phase 7 Route finalize | Checksum: 13f2c0eb6

Time (s): cpu = 00:04:49 ; elapsed = 00:05:40 . Memory (MB): peak = 2969.270 ; gain = 67.363 ; free physical = 3108 ; free virtual = 9028

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13f2c0eb6

Time (s): cpu = 00:04:49 ; elapsed = 00:05:40 . Memory (MB): peak = 2970.270 ; gain = 68.363 ; free physical = 3107 ; free virtual = 9027

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 163491993

Time (s): cpu = 00:04:51 ; elapsed = 00:05:41 . Memory (MB): peak = 2970.270 ; gain = 68.363 ; free physical = 3106 ; free virtual = 9027

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.600 | TNS=-10829.877| WHS=0.083  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 163491993

Time (s): cpu = 00:04:51 ; elapsed = 00:05:42 . Memory (MB): peak = 2970.270 ; gain = 68.363 ; free physical = 3107 ; free virtual = 9027
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:51 ; elapsed = 00:05:42 . Memory (MB): peak = 2981.176 ; gain = 79.270 ; free physical = 3123 ; free virtual = 9044

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:53 ; elapsed = 00:05:44 . Memory (MB): peak = 2981.176 ; gain = 79.270 ; free physical = 3123 ; free virtual = 9044
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 16:18:40 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : vecTrans
| Device       : 7k160tfbg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 19573 |     0 |    101400 | 19.30 |
|   LUT as Logic             | 19525 |     0 |    101400 | 19.26 |
|   LUT as Memory            |    48 |     0 |     35000 |  0.14 |
|     LUT as Distributed RAM |    48 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4622 |     0 |    202800 |  2.28 |
|   Register as Flip Flop    |  4622 |     0 |    202800 |  2.28 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1229 |     0 |     50700 |  2.42 |
| F8 Muxes                   |    84 |     0 |     25350 |  0.33 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 47    |          Yes |           - |          Set |
| 910   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3665  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  5628 |     0 |     25350 | 22.20 |
|   SLICEL                                   |  3484 |     0 |           |       |
|   SLICEM                                   |  2144 |     0 |           |       |
| LUT as Logic                               | 19525 |     0 |    101400 | 19.26 |
|   using O5 output only                     |     2 |       |           |       |
|   using O6 output only                     | 18569 |       |           |       |
|   using O5 and O6                          |   954 |       |           |       |
| LUT as Memory                              |    48 |     0 |     35000 |  0.14 |
|   LUT as Distributed RAM                   |    48 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    48 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  4622 |     0 |    202800 |  2.28 |
|   Register driven from within the Slice    |  2844 |       |           |       |
|   Register driven from outside the Slice   |  1778 |       |           |       |
|     LUT in front of the register is unused |   969 |       |           |       |
|     LUT in front of the register is used   |   809 |       |           |       |
| Unique Control Sets                        |   135 |       |     25350 |  0.53 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8292 |                 LUT |
| LUT4     | 5751 |                 LUT |
| LUT5     | 5100 |                 LUT |
| FDRE     | 3665 |        Flop & Latch |
| MUXF7    | 1229 |               MuxFx |
| FDCE     |  910 |        Flop & Latch |
| CARRY4   |  904 |          CarryLogic |
| LUT3     |  862 |                 LUT |
| LUT2     |  460 |                 LUT |
| MUXF8    |   84 |               MuxFx |
| RAMD32   |   72 |  Distributed Memory |
| FDPE     |   47 |        Flop & Latch |
| RAMS32   |   24 |  Distributed Memory |
| LUT1     |   14 |                 LUT |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 16:18:46 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : vecTrans
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.600ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/storeQ/dataQ_12_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 1.447ns (22.890%)  route 4.875ns (77.110%))
  Logic Levels:           13  (CARRY4=5 LUT4=4 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 5.264 - 4.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4720, unset)         1.388     1.388    c_LSQ_A/loadQ/clk
    SLICE_X65Y151        FDRE                                         r  c_LSQ_A/loadQ/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDRE (Prop_fdre_C_Q)         0.269     1.657 f  c_LSQ_A/loadQ/head_reg[1]/Q
                         net (fo=178, routed)         0.852     2.509    c_LSQ_A/loadQ/loadQ_io_loadHead[1]
    SLICE_X62Y150        LUT4 (Prop_lut4_I2_O)        0.065     2.574 f  c_LSQ_A/loadQ/loadCompleted_10_i_3/O
                         net (fo=7, routed)           0.625     3.199    c_LSQ_A/loadQ/loadCompleted_10_i_3_n_0
    SLICE_X59Y154        LUT6 (Prop_lut6_I0_O)        0.168     3.367 f  c_LSQ_A/loadQ/loadCompleted_13_i_7/O
                         net (fo=1, routed)           0.335     3.702    c_LSQ_A/loadQ/loadCompleted_13_i_7_n_0
    SLICE_X60Y154        LUT6 (Prop_lut6_I1_O)        0.053     3.755 f  c_LSQ_A/loadQ/loadCompleted_13_i_4/O
                         net (fo=1, routed)           0.260     4.016    c_LSQ_A/loadQ/loadCompleted_13_i_4_n_0
    SLICE_X58Y155        LUT6 (Prop_lut6_I3_O)        0.053     4.069 r  c_LSQ_A/loadQ/loadCompleted_13_i_3/O
                         net (fo=4, routed)           0.432     4.500    c_LSQ_A/loadQ/loadCompleted_13_i_3_n_0
    SLICE_X59Y157        LUT4 (Prop_lut4_I2_O)        0.053     4.553 r  c_LSQ_A/loadQ/Memory_reg_0_3_0_5_i_24/O
                         net (fo=64, routed)          0.826     5.379    c_LSQ_A/loadQ/_T_102156[1]
    SLICE_X51Y165        LUT6 (Prop_lut6_I4_O)        0.053     5.432 r  c_LSQ_A/loadQ/Memory_reg_0_3_12_17_i_11/O
                         net (fo=1, routed)           0.544     5.976    c_LSQ_A/loadQ/Memory_reg_0_3_12_17_i_11_n_0
    SLICE_X52Y165        LUT4 (Prop_lut4_I0_O)        0.053     6.029 r  c_LSQ_A/loadQ/Memory_reg_0_3_12_17_i_3/O
                         net (fo=2, routed)           0.362     6.391    Buffer_7/fifo/dataInArray[0][15]
    SLICE_X55Y163        LUT4 (Prop_lut4_I2_O)        0.053     6.444 r  Buffer_7/fifo/dataOutArray[0]_carry__2_i_1/O
                         net (fo=1, routed)           0.000     6.444    add_19/dataQ_15_reg[15][3]
    SLICE_X55Y163        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.677 r  add_19/dataOutArray[0]_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.677    add_19/dataOutArray[0]_carry__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.735 r  add_19/dataOutArray[0]_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.735    add_19/dataOutArray[0]_carry__3_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.793 r  add_19/dataOutArray[0]_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.793    add_19/dataOutArray[0]_carry__4_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.851 r  add_19/dataOutArray[0]_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.851    add_19/dataOutArray[0]_carry__5_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     7.071 r  add_19/dataOutArray[0]_carry__6/O[1]
                         net (fo=16, routed)          0.639     7.710    c_LSQ_A/storeQ/dataQ_15_reg[31]_0[29]
    SLICE_X53Y165        FDRE                                         r  c_LSQ_A/storeQ/dataQ_12_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4720, unset)         1.264     5.264    c_LSQ_A/storeQ/clk
    SLICE_X53Y165        FDRE                                         r  c_LSQ_A/storeQ/dataQ_12_reg[29]/C
                         clock pessimism              0.010     5.274    
                         clock uncertainty           -0.035     5.239    
    SLICE_X53Y165        FDRE (Setup_fdre_C_D)       -0.129     5.110    c_LSQ_A/storeQ/dataQ_12_reg[29]
  -------------------------------------------------------------------
                         required time                          5.110    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                 -2.600    




report_timing: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2981.176 ; gain = 0.000 ; free physical = 3081 ; free virtual = 9002
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 16:18:46 2023...
