E:\FPGA\my.verilog.learn\uart_loop\prj\uart_loop\uart_top.ngc 1634555947
OK
