

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929'
================================================================
* Date:           Mon Jan 26 23:11:07 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.583 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1028|     1028|  10.280 us|  10.280 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_90_8_VITIS_LOOP_91_9  |     1026|     1026|         4|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:91]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:90]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten209 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten209"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln90 = store i9 0, i9 %i" [top.cpp:90]   --->   Operation 12 'store' 'store_ln90' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln91 = store i7 14, i7 %j" [top.cpp:91]   --->   Operation 13 'store' 'store_ln91' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body73.14"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten209_load = load i11 %indvar_flatten209" [top.cpp:90]   --->   Operation 15 'load' 'indvar_flatten209_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.94ns)   --->   "%icmp_ln90 = icmp_eq  i11 %indvar_flatten209_load, i11 1024" [top.cpp:90]   --->   Operation 16 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.94ns)   --->   "%add_ln90 = add i11 %indvar_flatten209_load, i11 1" [top.cpp:90]   --->   Operation 17 'add' 'add_ln90' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc84.14, void %for.body73.15.preheader.exitStub" [top.cpp:90]   --->   Operation 18 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:90]   --->   Operation 19 'load' 'j_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:90]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i7 %j_load" [top.cpp:90]   --->   Operation 21 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.92ns)   --->   "%add_ln90_2 = add i9 %i_load, i9 1" [top.cpp:90]   --->   Operation 22 'add' 'add_ln90_2' <Predicate = (!icmp_ln90)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:91]   --->   Operation 23 'bitselect' 'tmp' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.44ns)   --->   "%select_ln91 = select i1 %tmp, i6 14, i6 %trunc_ln90" [top.cpp:91]   --->   Operation 24 'select' 'select_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i6 %select_ln91" [top.cpp:90]   --->   Operation 25 'zext' 'zext_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.45ns)   --->   "%select_ln90 = select i1 %tmp, i9 %add_ln90_2, i9 %i_load" [top.cpp:90]   --->   Operation 26 'select' 'select_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i9 %select_ln90" [top.cpp:93]   --->   Operation 27 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln91_s = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln91, i32 4, i32 5" [top.cpp:91]   --->   Operation 28 'partselect' 'lshr_ln91_s' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln93, i2 %lshr_ln91_s" [top.cpp:93]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i10 %tmp_s" [top.cpp:93]   --->   Operation 30 'zext' 'zext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3, i64 0, i64 %zext_ln93" [top.cpp:93]   --->   Operation 31 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" [top.cpp:93]   --->   Operation 32 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25' <Predicate = (!icmp_ln90)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 33 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 60)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 34 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 58)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 35 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 56)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 36 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 54)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 37 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 52)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 38 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 50)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 39 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 48)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 40 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 46)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 41 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 44)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 42 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 42)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 43 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 40)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 44 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 38)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 45 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 36)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 46 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 34)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 47 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 32)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 48 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 30)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 49 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 28)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 50 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 26)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 51 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 24)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 52 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 22)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 53 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 20)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 54 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 18)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 55 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 16)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 56 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 14)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit" [top.cpp:93]   --->   Operation 57 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 != 14 & select_ln91 != 16 & select_ln91 != 18 & select_ln91 != 20 & select_ln91 != 22 & select_ln91 != 24 & select_ln91 != 26 & select_ln91 != 28 & select_ln91 != 30 & select_ln91 != 32 & select_ln91 != 34 & select_ln91 != 36 & select_ln91 != 38 & select_ln91 != 40 & select_ln91 != 42 & select_ln91 != 44 & select_ln91 != 46 & select_ln91 != 48 & select_ln91 != 50 & select_ln91 != 52 & select_ln91 != 54 & select_ln91 != 56 & select_ln91 != 58 & select_ln91 != 60)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.88ns)   --->   "%add_ln91 = add i7 %zext_ln90, i7 16" [top.cpp:91]   --->   Operation 58 'add' 'add_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.48ns)   --->   "%store_ln90 = store i11 %add_ln90, i11 %indvar_flatten209" [top.cpp:90]   --->   Operation 59 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 60 [1/1] (0.48ns)   --->   "%store_ln90 = store i9 %select_ln90, i9 %i" [top.cpp:90]   --->   Operation 60 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 61 [1/1] (0.48ns)   --->   "%store_ln91 = store i7 %add_ln91, i7 %j" [top.cpp:91]   --->   Operation 61 'store' 'store_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body73.14" [top.cpp:91]   --->   Operation 62 'br' 'br_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.58>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_90_8_VITIS_LOOP_91_9_str"   --->   Operation 63 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:92]   --->   Operation 65 'specpipeline' 'specpipeline_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%col_sum_14_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_14" [top.cpp:93]   --->   Operation 66 'read' 'col_sum_14_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%col_sum_16_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_16" [top.cpp:93]   --->   Operation 67 'read' 'col_sum_16_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%col_sum_18_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_18" [top.cpp:93]   --->   Operation 68 'read' 'col_sum_18_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%col_sum_20_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_20" [top.cpp:93]   --->   Operation 69 'read' 'col_sum_20_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%col_sum_22_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_22" [top.cpp:93]   --->   Operation 70 'read' 'col_sum_22_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%col_sum_24_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_24" [top.cpp:93]   --->   Operation 71 'read' 'col_sum_24_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%col_sum_26_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_26" [top.cpp:93]   --->   Operation 72 'read' 'col_sum_26_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%col_sum_28_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_28" [top.cpp:93]   --->   Operation 73 'read' 'col_sum_28_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%col_sum_30_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_30" [top.cpp:93]   --->   Operation 74 'read' 'col_sum_30_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%col_sum_32_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_32" [top.cpp:93]   --->   Operation 75 'read' 'col_sum_32_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%col_sum_34_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_34" [top.cpp:93]   --->   Operation 76 'read' 'col_sum_34_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%col_sum_36_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_36" [top.cpp:93]   --->   Operation 77 'read' 'col_sum_36_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%col_sum_38_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_38" [top.cpp:93]   --->   Operation 78 'read' 'col_sum_38_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%col_sum_40_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_40" [top.cpp:93]   --->   Operation 79 'read' 'col_sum_40_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%col_sum_42_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_42" [top.cpp:93]   --->   Operation 80 'read' 'col_sum_42_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%col_sum_44_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_44" [top.cpp:93]   --->   Operation 81 'read' 'col_sum_44_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%col_sum_46_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_46" [top.cpp:93]   --->   Operation 82 'read' 'col_sum_46_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%col_sum_48_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_48" [top.cpp:93]   --->   Operation 83 'read' 'col_sum_48_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%col_sum_50_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_50" [top.cpp:93]   --->   Operation 84 'read' 'col_sum_50_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%col_sum_52_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_52" [top.cpp:93]   --->   Operation 85 'read' 'col_sum_52_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%col_sum_54_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_54" [top.cpp:93]   --->   Operation 86 'read' 'col_sum_54_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%col_sum_56_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_56" [top.cpp:93]   --->   Operation 87 'read' 'col_sum_56_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%col_sum_58_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_58" [top.cpp:93]   --->   Operation 88 'read' 'col_sum_58_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%col_sum_60_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_60" [top.cpp:93]   --->   Operation 89 'read' 'col_sum_60_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%col_sum_62_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_62" [top.cpp:93]   --->   Operation 90 'read' 'col_sum_62_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.90ns)   --->   "%tmp_2 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.25i24.i24.i6, i6 14, i24 %col_sum_14_read, i6 16, i24 %col_sum_16_read, i6 18, i24 %col_sum_18_read, i6 20, i24 %col_sum_20_read, i6 22, i24 %col_sum_22_read, i6 24, i24 %col_sum_24_read, i6 26, i24 %col_sum_26_read, i6 28, i24 %col_sum_28_read, i6 30, i24 %col_sum_30_read, i6 32, i24 %col_sum_32_read, i6 34, i24 %col_sum_34_read, i6 36, i24 %col_sum_36_read, i6 38, i24 %col_sum_38_read, i6 40, i24 %col_sum_40_read, i6 42, i24 %col_sum_42_read, i6 44, i24 %col_sum_44_read, i6 46, i24 %col_sum_46_read, i6 48, i24 %col_sum_48_read, i6 50, i24 %col_sum_50_read, i6 52, i24 %col_sum_52_read, i6 54, i24 %col_sum_54_read, i6 56, i24 %col_sum_56_read, i6 58, i24 %col_sum_58_read, i6 60, i24 %col_sum_60_read, i6 62, i24 %col_sum_62_read, i24 0, i6 %select_ln91" [top.cpp:93]   --->   Operation 91 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 0.90> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i24 %tmp_2" [top.cpp:93]   --->   Operation 92 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" [top.cpp:93]   --->   Operation 93 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln93_2 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25" [top.cpp:93]   --->   Operation 94 'sext' 'sext_ln93_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.10ns)   --->   "%col_sum = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25, i24 %tmp_2" [top.cpp:93]   --->   Operation 95 'add' 'col_sum' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.10ns)   --->   "%add_ln93_2 = add i25 %sext_ln93_2, i25 %sext_ln93" [top.cpp:93]   --->   Operation 96 'add' 'add_ln93_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (1.12ns)   --->   "%icmp_ln93_3 = icmp_eq  i25 %add_ln93_2, i25 0" [top.cpp:93]   --->   Operation 97 'icmp' 'icmp_ln93_3' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93_3, void %if.end.i.i210.14, void %if.then.i.i208.14" [top.cpp:93]   --->   Operation 98 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.14.case.626530, i6 14, void %V32.i.i27.i.i180462.14.case.146506, i6 16, void %V32.i.i27.i.i180462.14.case.166507, i6 18, void %V32.i.i27.i.i180462.14.case.186508, i6 20, void %V32.i.i27.i.i180462.14.case.206509, i6 22, void %V32.i.i27.i.i180462.14.case.226510, i6 24, void %V32.i.i27.i.i180462.14.case.246511, i6 26, void %V32.i.i27.i.i180462.14.case.266512, i6 28, void %V32.i.i27.i.i180462.14.case.286513, i6 30, void %V32.i.i27.i.i180462.14.case.306514, i6 32, void %V32.i.i27.i.i180462.14.case.326515, i6 34, void %V32.i.i27.i.i180462.14.case.346516, i6 36, void %V32.i.i27.i.i180462.14.case.366517, i6 38, void %V32.i.i27.i.i180462.14.case.386518, i6 40, void %V32.i.i27.i.i180462.14.case.406519, i6 42, void %V32.i.i27.i.i180462.14.case.426520, i6 44, void %V32.i.i27.i.i180462.14.case.446521, i6 46, void %V32.i.i27.i.i180462.14.case.466522, i6 48, void %V32.i.i27.i.i180462.14.case.486523, i6 50, void %V32.i.i27.i.i180462.14.case.506524, i6 52, void %V32.i.i27.i.i180462.14.case.526525, i6 54, void %V32.i.i27.i.i180462.14.case.546526, i6 56, void %V32.i.i27.i.i180462.14.case.566527, i6 58, void %V32.i.i27.i.i180462.14.case.586528, i6 60, void %V32.i.i27.i.i180462.14.case.606529" [top.cpp:93]   --->   Operation 99 'switch' 'switch_ln93' <Predicate = (icmp_ln93_3)> <Delay = 0.88>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_60, i24 0" [top.cpp:93]   --->   Operation 100 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 60)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 101 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 60)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_58, i24 0" [top.cpp:93]   --->   Operation 102 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 58)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 103 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 58)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 0" [top.cpp:93]   --->   Operation 104 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 56)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 105 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 56)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_54, i24 0" [top.cpp:93]   --->   Operation 106 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 54)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 107 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 54)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_52, i24 0" [top.cpp:93]   --->   Operation 108 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 52)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 109 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 52)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_50, i24 0" [top.cpp:93]   --->   Operation 110 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 50)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 111 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 50)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 0" [top.cpp:93]   --->   Operation 112 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 48)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 113 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 48)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_46, i24 0" [top.cpp:93]   --->   Operation 114 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 46)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 115 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 46)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_44, i24 0" [top.cpp:93]   --->   Operation 116 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 44)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 117 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 44)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_42, i24 0" [top.cpp:93]   --->   Operation 118 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 42)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 119 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 42)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 0" [top.cpp:93]   --->   Operation 120 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 40)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 121 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 40)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_38, i24 0" [top.cpp:93]   --->   Operation 122 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 38)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 123 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 38)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_36, i24 0" [top.cpp:93]   --->   Operation 124 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 36)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 125 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 36)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_34, i24 0" [top.cpp:93]   --->   Operation 126 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 34)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 127 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 34)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 0" [top.cpp:93]   --->   Operation 128 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 32)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 129 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 32)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_30, i24 0" [top.cpp:93]   --->   Operation 130 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 30)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 131 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 30)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_28, i24 0" [top.cpp:93]   --->   Operation 132 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 28)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 133 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 28)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_26, i24 0" [top.cpp:93]   --->   Operation 134 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 26)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 135 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 26)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 0" [top.cpp:93]   --->   Operation 136 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 24)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 137 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 24)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_22, i24 0" [top.cpp:93]   --->   Operation 138 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 22)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 139 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 22)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_20, i24 0" [top.cpp:93]   --->   Operation 140 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 20)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 141 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 20)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_18, i24 0" [top.cpp:93]   --->   Operation 142 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 18)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 143 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 18)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 0" [top.cpp:93]   --->   Operation 144 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 16)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 145 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 16)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_14, i24 0" [top.cpp:93]   --->   Operation 146 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 14)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 147 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 == 14)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_62, i24 0" [top.cpp:93]   --->   Operation 148 'write' 'write_ln93' <Predicate = (icmp_ln93_3 & select_ln91 != 14 & select_ln91 != 16 & select_ln91 != 18 & select_ln91 != 20 & select_ln91 != 22 & select_ln91 != 24 & select_ln91 != 26 & select_ln91 != 28 & select_ln91 != 30 & select_ln91 != 32 & select_ln91 != 34 & select_ln91 != 36 & select_ln91 != 38 & select_ln91 != 40 & select_ln91 != 42 & select_ln91 != 44 & select_ln91 != 46 & select_ln91 != 48 & select_ln91 != 50 & select_ln91 != 52 & select_ln91 != 54 & select_ln91 != 56 & select_ln91 != 58 & select_ln91 != 60)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6505" [top.cpp:93]   --->   Operation 149 'br' 'br_ln93' <Predicate = (icmp_ln93_3 & select_ln91 != 14 & select_ln91 != 16 & select_ln91 != 18 & select_ln91 != 20 & select_ln91 != 22 & select_ln91 != 24 & select_ln91 != 26 & select_ln91 != 28 & select_ln91 != 30 & select_ln91 != 32 & select_ln91 != 34 & select_ln91 != 36 & select_ln91 != 38 & select_ln91 != 40 & select_ln91 != 42 & select_ln91 != 44 & select_ln91 != 46 & select_ln91 != 48 & select_ln91 != 50 & select_ln91 != 52 & select_ln91 != 54 & select_ln91 != 56 & select_ln91 != 58 & select_ln91 != 60)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln93_2, i32 24" [top.cpp:93]   --->   Operation 150 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.14.case.62, i6 14, void %V32.i.i27.i.i180462.14.case.14, i6 16, void %V32.i.i27.i.i180462.14.case.16, i6 18, void %V32.i.i27.i.i180462.14.case.18, i6 20, void %V32.i.i27.i.i180462.14.case.20, i6 22, void %V32.i.i27.i.i180462.14.case.22, i6 24, void %V32.i.i27.i.i180462.14.case.24, i6 26, void %V32.i.i27.i.i180462.14.case.26, i6 28, void %V32.i.i27.i.i180462.14.case.28, i6 30, void %V32.i.i27.i.i180462.14.case.30, i6 32, void %V32.i.i27.i.i180462.14.case.32, i6 34, void %V32.i.i27.i.i180462.14.case.34, i6 36, void %V32.i.i27.i.i180462.14.case.36, i6 38, void %V32.i.i27.i.i180462.14.case.38, i6 40, void %V32.i.i27.i.i180462.14.case.40, i6 42, void %V32.i.i27.i.i180462.14.case.42, i6 44, void %V32.i.i27.i.i180462.14.case.44, i6 46, void %V32.i.i27.i.i180462.14.case.46, i6 48, void %V32.i.i27.i.i180462.14.case.48, i6 50, void %V32.i.i27.i.i180462.14.case.50, i6 52, void %V32.i.i27.i.i180462.14.case.52, i6 54, void %V32.i.i27.i.i180462.14.case.54, i6 56, void %V32.i.i27.i.i180462.14.case.56, i6 58, void %V32.i.i27.i.i180462.14.case.58, i6 60, void %V32.i.i27.i.i180462.14.case.60" [top.cpp:93]   --->   Operation 151 'switch' 'switch_ln93' <Predicate = true> <Delay = 0.88>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum, i32 23" [top.cpp:93]   --->   Operation 152 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln93)   --->   "%xor_ln93 = xor i1 %tmp_6, i1 1" [top.cpp:93]   --->   Operation 153 'xor' 'xor_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln93 = and i1 %tmp_7, i1 %xor_ln93" [top.cpp:93]   --->   Operation 154 'and' 'and_ln93' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_2)   --->   "%xor_ln93_3 = xor i1 %tmp_7, i1 1" [top.cpp:93]   --->   Operation 155 'xor' 'xor_ln93_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln93_2 = and i1 %tmp_6, i1 %xor_ln93_3" [top.cpp:93]   --->   Operation 156 'and' 'and_ln93_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.33ns)   --->   "%xor_ln93_4 = xor i1 %tmp_6, i1 %tmp_7" [top.cpp:93]   --->   Operation 157 'xor' 'xor_ln93_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %xor_ln93_4, void %for.inc81.14, void %if.end.i.i.i232.14" [top.cpp:93]   --->   Operation 158 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93, void %if.else.i.i.i241.14, void %if.then2.i.i.i240.14" [top.cpp:93]   --->   Operation 159 'br' 'br_ln93' <Predicate = (xor_ln93_4)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93_2, void %if.end15.i.i.i248.14, void %if.then9.i.i.i247.14" [top.cpp:93]   --->   Operation 160 'br' 'br_ln93' <Predicate = (xor_ln93_4 & !and_ln93)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.14.case.626504, i6 14, void %V32.i.i27.i.i180462.14.case.146480, i6 16, void %V32.i.i27.i.i180462.14.case.166481, i6 18, void %V32.i.i27.i.i180462.14.case.186482, i6 20, void %V32.i.i27.i.i180462.14.case.206483, i6 22, void %V32.i.i27.i.i180462.14.case.226484, i6 24, void %V32.i.i27.i.i180462.14.case.246485, i6 26, void %V32.i.i27.i.i180462.14.case.266486, i6 28, void %V32.i.i27.i.i180462.14.case.286487, i6 30, void %V32.i.i27.i.i180462.14.case.306488, i6 32, void %V32.i.i27.i.i180462.14.case.326489, i6 34, void %V32.i.i27.i.i180462.14.case.346490, i6 36, void %V32.i.i27.i.i180462.14.case.366491, i6 38, void %V32.i.i27.i.i180462.14.case.386492, i6 40, void %V32.i.i27.i.i180462.14.case.406493, i6 42, void %V32.i.i27.i.i180462.14.case.426494, i6 44, void %V32.i.i27.i.i180462.14.case.446495, i6 46, void %V32.i.i27.i.i180462.14.case.466496, i6 48, void %V32.i.i27.i.i180462.14.case.486497, i6 50, void %V32.i.i27.i.i180462.14.case.506498, i6 52, void %V32.i.i27.i.i180462.14.case.526499, i6 54, void %V32.i.i27.i.i180462.14.case.546500, i6 56, void %V32.i.i27.i.i180462.14.case.566501, i6 58, void %V32.i.i27.i.i180462.14.case.586502, i6 60, void %V32.i.i27.i.i180462.14.case.606503" [top.cpp:93]   --->   Operation 161 'switch' 'switch_ln93' <Predicate = (xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.88>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc81.14" [top.cpp:93]   --->   Operation 162 'br' 'br_ln93' <Predicate = (xor_ln93_4 & !and_ln93)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.14.case.626478, i6 14, void %V32.i.i27.i.i180462.14.case.146454, i6 16, void %V32.i.i27.i.i180462.14.case.166455, i6 18, void %V32.i.i27.i.i180462.14.case.186456, i6 20, void %V32.i.i27.i.i180462.14.case.206457, i6 22, void %V32.i.i27.i.i180462.14.case.226458, i6 24, void %V32.i.i27.i.i180462.14.case.246459, i6 26, void %V32.i.i27.i.i180462.14.case.266460, i6 28, void %V32.i.i27.i.i180462.14.case.286461, i6 30, void %V32.i.i27.i.i180462.14.case.306462, i6 32, void %V32.i.i27.i.i180462.14.case.326463, i6 34, void %V32.i.i27.i.i180462.14.case.346464, i6 36, void %V32.i.i27.i.i180462.14.case.366465, i6 38, void %V32.i.i27.i.i180462.14.case.386466, i6 40, void %V32.i.i27.i.i180462.14.case.406467, i6 42, void %V32.i.i27.i.i180462.14.case.426468, i6 44, void %V32.i.i27.i.i180462.14.case.446469, i6 46, void %V32.i.i27.i.i180462.14.case.466470, i6 48, void %V32.i.i27.i.i180462.14.case.486471, i6 50, void %V32.i.i27.i.i180462.14.case.506472, i6 52, void %V32.i.i27.i.i180462.14.case.526473, i6 54, void %V32.i.i27.i.i180462.14.case.546474, i6 56, void %V32.i.i27.i.i180462.14.case.566475, i6 58, void %V32.i.i27.i.i180462.14.case.586476, i6 60, void %V32.i.i27.i.i180462.14.case.606477" [top.cpp:93]   --->   Operation 163 'switch' 'switch_ln93' <Predicate = (xor_ln93_4 & and_ln93)> <Delay = 0.88>

State 3 <SV = 2> <Delay = 0.48>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln93 = br void %if.end.i.i210.14" [top.cpp:93]   --->   Operation 164 'br' 'br_ln93' <Predicate = (icmp_ln93_3)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_60, i24 %col_sum" [top.cpp:93]   --->   Operation 165 'write' 'write_ln93' <Predicate = (select_ln91 == 60)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_58, i24 %col_sum" [top.cpp:93]   --->   Operation 166 'write' 'write_ln93' <Predicate = (select_ln91 == 58)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 %col_sum" [top.cpp:93]   --->   Operation 167 'write' 'write_ln93' <Predicate = (select_ln91 == 56)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_54, i24 %col_sum" [top.cpp:93]   --->   Operation 168 'write' 'write_ln93' <Predicate = (select_ln91 == 54)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_52, i24 %col_sum" [top.cpp:93]   --->   Operation 169 'write' 'write_ln93' <Predicate = (select_ln91 == 52)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_50, i24 %col_sum" [top.cpp:93]   --->   Operation 170 'write' 'write_ln93' <Predicate = (select_ln91 == 50)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 %col_sum" [top.cpp:93]   --->   Operation 171 'write' 'write_ln93' <Predicate = (select_ln91 == 48)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_46, i24 %col_sum" [top.cpp:93]   --->   Operation 172 'write' 'write_ln93' <Predicate = (select_ln91 == 46)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_44, i24 %col_sum" [top.cpp:93]   --->   Operation 173 'write' 'write_ln93' <Predicate = (select_ln91 == 44)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_42, i24 %col_sum" [top.cpp:93]   --->   Operation 174 'write' 'write_ln93' <Predicate = (select_ln91 == 42)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 %col_sum" [top.cpp:93]   --->   Operation 175 'write' 'write_ln93' <Predicate = (select_ln91 == 40)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_38, i24 %col_sum" [top.cpp:93]   --->   Operation 176 'write' 'write_ln93' <Predicate = (select_ln91 == 38)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_36, i24 %col_sum" [top.cpp:93]   --->   Operation 177 'write' 'write_ln93' <Predicate = (select_ln91 == 36)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_34, i24 %col_sum" [top.cpp:93]   --->   Operation 178 'write' 'write_ln93' <Predicate = (select_ln91 == 34)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 %col_sum" [top.cpp:93]   --->   Operation 179 'write' 'write_ln93' <Predicate = (select_ln91 == 32)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_30, i24 %col_sum" [top.cpp:93]   --->   Operation 180 'write' 'write_ln93' <Predicate = (select_ln91 == 30)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_28, i24 %col_sum" [top.cpp:93]   --->   Operation 181 'write' 'write_ln93' <Predicate = (select_ln91 == 28)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_26, i24 %col_sum" [top.cpp:93]   --->   Operation 182 'write' 'write_ln93' <Predicate = (select_ln91 == 26)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 %col_sum" [top.cpp:93]   --->   Operation 183 'write' 'write_ln93' <Predicate = (select_ln91 == 24)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_22, i24 %col_sum" [top.cpp:93]   --->   Operation 184 'write' 'write_ln93' <Predicate = (select_ln91 == 22)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_20, i24 %col_sum" [top.cpp:93]   --->   Operation 185 'write' 'write_ln93' <Predicate = (select_ln91 == 20)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_18, i24 %col_sum" [top.cpp:93]   --->   Operation 186 'write' 'write_ln93' <Predicate = (select_ln91 == 18)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 %col_sum" [top.cpp:93]   --->   Operation 187 'write' 'write_ln93' <Predicate = (select_ln91 == 16)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_14, i24 %col_sum" [top.cpp:93]   --->   Operation 188 'write' 'write_ln93' <Predicate = (select_ln91 == 14)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_62, i24 %col_sum" [top.cpp:93]   --->   Operation 189 'write' 'write_ln93' <Predicate = (select_ln91 != 14 & select_ln91 != 16 & select_ln91 != 18 & select_ln91 != 20 & select_ln91 != 22 & select_ln91 != 24 & select_ln91 != 26 & select_ln91 != 28 & select_ln91 != 30 & select_ln91 != 32 & select_ln91 != 34 & select_ln91 != 36 & select_ln91 != 38 & select_ln91 != 40 & select_ln91 != 42 & select_ln91 != 44 & select_ln91 != 46 & select_ln91 != 48 & select_ln91 != 50 & select_ln91 != 52 & select_ln91 != 54 & select_ln91 != 56 & select_ln91 != 58 & select_ln91 != 60)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 190 'br' 'br_ln93' <Predicate = (select_ln91 == 60 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 191 'br' 'br_ln93' <Predicate = (select_ln91 == 58 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 192 'br' 'br_ln93' <Predicate = (select_ln91 == 56 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 193 'br' 'br_ln93' <Predicate = (select_ln91 == 54 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 194 'br' 'br_ln93' <Predicate = (select_ln91 == 52 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 195 'br' 'br_ln93' <Predicate = (select_ln91 == 50 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 196 'br' 'br_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 197 'br' 'br_ln93' <Predicate = (select_ln91 == 46 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 198 'br' 'br_ln93' <Predicate = (select_ln91 == 44 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 199 'br' 'br_ln93' <Predicate = (select_ln91 == 42 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 200 'br' 'br_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 201 'br' 'br_ln93' <Predicate = (select_ln91 == 38 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 202 'br' 'br_ln93' <Predicate = (select_ln91 == 36 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 203 'br' 'br_ln93' <Predicate = (select_ln91 == 34 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 204 'br' 'br_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 205 'br' 'br_ln93' <Predicate = (select_ln91 == 30 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 206 'br' 'br_ln93' <Predicate = (select_ln91 == 28 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 207 'br' 'br_ln93' <Predicate = (select_ln91 == 26 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 208 'br' 'br_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 209 'br' 'br_ln93' <Predicate = (select_ln91 == 22 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 210 'br' 'br_ln93' <Predicate = (select_ln91 == 20 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 211 'br' 'br_ln93' <Predicate = (select_ln91 == 18 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 212 'br' 'br_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 213 'br' 'br_ln93' <Predicate = (select_ln91 == 14 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6479" [top.cpp:93]   --->   Operation 214 'br' 'br_ln93' <Predicate = (select_ln91 != 14 & select_ln91 != 16 & select_ln91 != 18 & select_ln91 != 20 & select_ln91 != 22 & select_ln91 != 24 & select_ln91 != 26 & select_ln91 != 28 & select_ln91 != 30 & select_ln91 != 32 & select_ln91 != 34 & select_ln91 != 36 & select_ln91 != 38 & select_ln91 != 40 & select_ln91 != 42 & select_ln91 != 44 & select_ln91 != 46 & select_ln91 != 48 & select_ln91 != 50 & select_ln91 != 52 & select_ln91 != 54 & select_ln91 != 56 & select_ln91 != 58 & select_ln91 != 60 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 215 'br' 'br_ln93' <Predicate = (select_ln91 == 60 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 216 'br' 'br_ln93' <Predicate = (select_ln91 == 58 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 217 'br' 'br_ln93' <Predicate = (select_ln91 == 56 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 218 'br' 'br_ln93' <Predicate = (select_ln91 == 54 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 219 'br' 'br_ln93' <Predicate = (select_ln91 == 52 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 220 'br' 'br_ln93' <Predicate = (select_ln91 == 50 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 221 'br' 'br_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 222 'br' 'br_ln93' <Predicate = (select_ln91 == 46 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 223 'br' 'br_ln93' <Predicate = (select_ln91 == 44 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 224 'br' 'br_ln93' <Predicate = (select_ln91 == 42 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 225 'br' 'br_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 226 'br' 'br_ln93' <Predicate = (select_ln91 == 38 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 227 'br' 'br_ln93' <Predicate = (select_ln91 == 36 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 228 'br' 'br_ln93' <Predicate = (select_ln91 == 34 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 229 'br' 'br_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 230 'br' 'br_ln93' <Predicate = (select_ln91 == 30 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 231 'br' 'br_ln93' <Predicate = (select_ln91 == 28 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 232 'br' 'br_ln93' <Predicate = (select_ln91 == 26 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 233 'br' 'br_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 234 'br' 'br_ln93' <Predicate = (select_ln91 == 22 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 235 'br' 'br_ln93' <Predicate = (select_ln91 == 20 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 236 'br' 'br_ln93' <Predicate = (select_ln91 == 18 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 237 'br' 'br_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 238 'br' 'br_ln93' <Predicate = (select_ln91 == 14 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.14.exit6453" [top.cpp:93]   --->   Operation 239 'br' 'br_ln93' <Predicate = (select_ln91 != 14 & select_ln91 != 16 & select_ln91 != 18 & select_ln91 != 20 & select_ln91 != 22 & select_ln91 != 24 & select_ln91 != 26 & select_ln91 != 28 & select_ln91 != 30 & select_ln91 != 32 & select_ln91 != 34 & select_ln91 != 36 & select_ln91 != 38 & select_ln91 != 40 & select_ln91 != 42 & select_ln91 != 44 & select_ln91 != 46 & select_ln91 != 48 & select_ln91 != 50 & select_ln91 != 52 & select_ln91 != 54 & select_ln91 != 56 & select_ln91 != 58 & select_ln91 != 60 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 292 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_60, i24 8388608" [top.cpp:93]   --->   Operation 240 'write' 'write_ln93' <Predicate = (select_ln91 == 60 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_58, i24 8388608" [top.cpp:93]   --->   Operation 241 'write' 'write_ln93' <Predicate = (select_ln91 == 58 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 8388608" [top.cpp:93]   --->   Operation 242 'write' 'write_ln93' <Predicate = (select_ln91 == 56 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_54, i24 8388608" [top.cpp:93]   --->   Operation 243 'write' 'write_ln93' <Predicate = (select_ln91 == 54 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_52, i24 8388608" [top.cpp:93]   --->   Operation 244 'write' 'write_ln93' <Predicate = (select_ln91 == 52 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_50, i24 8388608" [top.cpp:93]   --->   Operation 245 'write' 'write_ln93' <Predicate = (select_ln91 == 50 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 8388608" [top.cpp:93]   --->   Operation 246 'write' 'write_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_46, i24 8388608" [top.cpp:93]   --->   Operation 247 'write' 'write_ln93' <Predicate = (select_ln91 == 46 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_44, i24 8388608" [top.cpp:93]   --->   Operation 248 'write' 'write_ln93' <Predicate = (select_ln91 == 44 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_42, i24 8388608" [top.cpp:93]   --->   Operation 249 'write' 'write_ln93' <Predicate = (select_ln91 == 42 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 8388608" [top.cpp:93]   --->   Operation 250 'write' 'write_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_38, i24 8388608" [top.cpp:93]   --->   Operation 251 'write' 'write_ln93' <Predicate = (select_ln91 == 38 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_36, i24 8388608" [top.cpp:93]   --->   Operation 252 'write' 'write_ln93' <Predicate = (select_ln91 == 36 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_34, i24 8388608" [top.cpp:93]   --->   Operation 253 'write' 'write_ln93' <Predicate = (select_ln91 == 34 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 8388608" [top.cpp:93]   --->   Operation 254 'write' 'write_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_30, i24 8388608" [top.cpp:93]   --->   Operation 255 'write' 'write_ln93' <Predicate = (select_ln91 == 30 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_28, i24 8388608" [top.cpp:93]   --->   Operation 256 'write' 'write_ln93' <Predicate = (select_ln91 == 28 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_26, i24 8388608" [top.cpp:93]   --->   Operation 257 'write' 'write_ln93' <Predicate = (select_ln91 == 26 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 8388608" [top.cpp:93]   --->   Operation 258 'write' 'write_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_22, i24 8388608" [top.cpp:93]   --->   Operation 259 'write' 'write_ln93' <Predicate = (select_ln91 == 22 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_20, i24 8388608" [top.cpp:93]   --->   Operation 260 'write' 'write_ln93' <Predicate = (select_ln91 == 20 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_18, i24 8388608" [top.cpp:93]   --->   Operation 261 'write' 'write_ln93' <Predicate = (select_ln91 == 18 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 8388608" [top.cpp:93]   --->   Operation 262 'write' 'write_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_14, i24 8388608" [top.cpp:93]   --->   Operation 263 'write' 'write_ln93' <Predicate = (select_ln91 == 14 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_62, i24 8388608" [top.cpp:93]   --->   Operation 264 'write' 'write_ln93' <Predicate = (select_ln91 != 14 & select_ln91 != 16 & select_ln91 != 18 & select_ln91 != 20 & select_ln91 != 22 & select_ln91 != 24 & select_ln91 != 26 & select_ln91 != 28 & select_ln91 != 30 & select_ln91 != 32 & select_ln91 != 34 & select_ln91 != 36 & select_ln91 != 38 & select_ln91 != 40 & select_ln91 != 42 & select_ln91 != 44 & select_ln91 != 46 & select_ln91 != 48 & select_ln91 != 50 & select_ln91 != 52 & select_ln91 != 54 & select_ln91 != 56 & select_ln91 != 58 & select_ln91 != 60 & xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln93 = br void %if.end15.i.i.i248.14" [top.cpp:93]   --->   Operation 265 'br' 'br_ln93' <Predicate = (xor_ln93_4 & !and_ln93 & and_ln93_2)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_60, i24 8388607" [top.cpp:93]   --->   Operation 266 'write' 'write_ln93' <Predicate = (select_ln91 == 60 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_58, i24 8388607" [top.cpp:93]   --->   Operation 267 'write' 'write_ln93' <Predicate = (select_ln91 == 58 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 8388607" [top.cpp:93]   --->   Operation 268 'write' 'write_ln93' <Predicate = (select_ln91 == 56 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_54, i24 8388607" [top.cpp:93]   --->   Operation 269 'write' 'write_ln93' <Predicate = (select_ln91 == 54 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_52, i24 8388607" [top.cpp:93]   --->   Operation 270 'write' 'write_ln93' <Predicate = (select_ln91 == 52 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_50, i24 8388607" [top.cpp:93]   --->   Operation 271 'write' 'write_ln93' <Predicate = (select_ln91 == 50 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 8388607" [top.cpp:93]   --->   Operation 272 'write' 'write_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_46, i24 8388607" [top.cpp:93]   --->   Operation 273 'write' 'write_ln93' <Predicate = (select_ln91 == 46 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_44, i24 8388607" [top.cpp:93]   --->   Operation 274 'write' 'write_ln93' <Predicate = (select_ln91 == 44 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_42, i24 8388607" [top.cpp:93]   --->   Operation 275 'write' 'write_ln93' <Predicate = (select_ln91 == 42 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 8388607" [top.cpp:93]   --->   Operation 276 'write' 'write_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_38, i24 8388607" [top.cpp:93]   --->   Operation 277 'write' 'write_ln93' <Predicate = (select_ln91 == 38 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_36, i24 8388607" [top.cpp:93]   --->   Operation 278 'write' 'write_ln93' <Predicate = (select_ln91 == 36 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_34, i24 8388607" [top.cpp:93]   --->   Operation 279 'write' 'write_ln93' <Predicate = (select_ln91 == 34 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 8388607" [top.cpp:93]   --->   Operation 280 'write' 'write_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_30, i24 8388607" [top.cpp:93]   --->   Operation 281 'write' 'write_ln93' <Predicate = (select_ln91 == 30 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_28, i24 8388607" [top.cpp:93]   --->   Operation 282 'write' 'write_ln93' <Predicate = (select_ln91 == 28 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_26, i24 8388607" [top.cpp:93]   --->   Operation 283 'write' 'write_ln93' <Predicate = (select_ln91 == 26 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 8388607" [top.cpp:93]   --->   Operation 284 'write' 'write_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_22, i24 8388607" [top.cpp:93]   --->   Operation 285 'write' 'write_ln93' <Predicate = (select_ln91 == 22 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_20, i24 8388607" [top.cpp:93]   --->   Operation 286 'write' 'write_ln93' <Predicate = (select_ln91 == 20 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_18, i24 8388607" [top.cpp:93]   --->   Operation 287 'write' 'write_ln93' <Predicate = (select_ln91 == 18 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 8388607" [top.cpp:93]   --->   Operation 288 'write' 'write_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_14, i24 8388607" [top.cpp:93]   --->   Operation 289 'write' 'write_ln93' <Predicate = (select_ln91 == 14 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_62, i24 8388607" [top.cpp:93]   --->   Operation 290 'write' 'write_ln93' <Predicate = (select_ln91 != 14 & select_ln91 != 16 & select_ln91 != 18 & select_ln91 != 20 & select_ln91 != 22 & select_ln91 != 24 & select_ln91 != 26 & select_ln91 != 28 & select_ln91 != 30 & select_ln91 != 32 & select_ln91 != 34 & select_ln91 != 36 & select_ln91 != 38 & select_ln91 != 40 & select_ln91 != 42 & select_ln91 != 44 & select_ln91 != 46 & select_ln91 != 48 & select_ln91 != 50 & select_ln91 != 52 & select_ln91 != 54 & select_ln91 != 56 & select_ln91 != 58 & select_ln91 != 60 & xor_ln93_4 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc81.14" [top.cpp:93]   --->   Operation 291 'br' 'br_ln93' <Predicate = (xor_ln93_4 & and_ln93)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.219ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln90', top.cpp:90) of constant 0 on local variable 'i', top.cpp:90 [32]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:90) on local variable 'i', top.cpp:90 [42]  (0.000 ns)
	'add' operation 9 bit ('add_ln90_2', top.cpp:90) [44]  (0.921 ns)
	'select' operation 9 bit ('select_ln90', top.cpp:90) [50]  (0.458 ns)
	'getelementptr' operation 10 bit ('top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp', top.cpp:93) [56]  (0.000 ns)
	'load' operation 24 bit ('top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25', top.cpp:93) on array 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3' [84]  (1.352 ns)

 <State 2>: 3.583ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25', top.cpp:93) on array 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3' [84]  (1.352 ns)
	'add' operation 25 bit ('add_ln93_2', top.cpp:93) [87]  (1.110 ns)
	'icmp' operation 1 bit ('icmp_ln93_3', top.cpp:93) [88]  (1.121 ns)

 <State 3>: 0.489ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
