{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/ai_car_controller.sv " "Source file: /home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/ai_car_controller.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685972735659 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/ai_bonus_car.sv " "Source file: /home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/ai_bonus_car.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685972735659 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/truck.sv " "Source file: /home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/truck.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685972735659 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1685972735659 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/ai_car_controller.sv " "Source file: /home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/ai_car_controller.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685972735693 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/ai_bonus_car.sv " "Source file: /home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/ai_bonus_car.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685972735693 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/truck.sv " "Source file: /home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/truck.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685972735693 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1685972735693 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/ai_car_controller.sv " "Source file: /home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/ai_car_controller.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685972735727 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/ai_bonus_car.sv " "Source file: /home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/ai_bonus_car.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685972735727 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/truck.sv " "Source file: /home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/truck.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685972735727 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1685972735727 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685972736444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685972736444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  5 16:45:36 2023 " "Processing started: Mon Jun  5 16:45:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685972736444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972736444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972736444 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "RTL/lpm_temp_x_fuel_gauge.qip " "Tcl Script File RTL/lpm_temp_x_fuel_gauge.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RTL/lpm_temp_x_fuel_gauge.qip " "set_global_assignment -name QIP_FILE RTL/lpm_temp_x_fuel_gauge.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1685972736518 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1685972736518 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "RTL/lpm_score_bcd_16bit_to_4digit.qip " "Tcl Script File RTL/lpm_score_bcd_16bit_to_4digit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RTL/lpm_score_bcd_16bit_to_4digit.qip " "set_global_assignment -name QIP_FILE RTL/lpm_score_bcd_16bit_to_4digit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1685972736518 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1685972736518 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "RTL/lpm_score_bcd_11bit_to_4digit.qip " "Tcl Script File RTL/lpm_score_bcd_11bit_to_4digit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RTL/lpm_score_bcd_11bit_to_4digit.qip " "set_global_assignment -name QIP_FILE RTL/lpm_score_bcd_11bit_to_4digit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1685972736518 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1685972736518 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "RTL/lpm_14bit.qip " "Tcl Script File RTL/lpm_14bit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RTL/lpm_14bit.qip " "set_global_assignment -name QIP_FILE RTL/lpm_14bit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1685972736518 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1685972736518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685972736782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/VGA_Controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/VGA_Controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/VGA_Controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/valX.v 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/valX.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/KEYBOARDX/TOP_KBD.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RTL/KEYBOARDX/TOP_KBD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD " "Found entity 1: TOP_KBD" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "" { Schematic "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/KEYBOARDX/TOP_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742964 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/lpf.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/KEYBOARDX/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685972742964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/KEYBOARDX/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/KEYBOARDX/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARDX/lpf.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/KEYBOARDX/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/KEYBOARDX/keyPad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/KEYBOARDX/keyPad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/KEYBOARDX/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/KEYBOARDX/KBDINTF.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RTL/KEYBOARDX/KBDINTF.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "" { Schematic "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/KEYBOARDX/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742965 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/KEYBOARDX/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685972742966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/KEYBOARDX/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/KEYBOARDX/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/KEYBOARDX/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742966 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitrec.sv(54) " "Verilog HDL information at bitrec.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/bitrec.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/KEYBOARDX/bitrec.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685972742966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/KEYBOARDX/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/KEYBOARDX/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARDX/bitrec.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/KEYBOARDX/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/KEYBOARDX/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/KEYBOARDX/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "RTL/KEYBOARDX/simple_up_counter.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/KEYBOARDX/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/KEYBOARDX/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/KEYBOARDX/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/KEYBOARDX/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/Seg7/SEG7.SV 1 1 " "Found 1 design units, including 1 entities, in source file RTL/Seg7/SEG7.SV" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/TOP_AUDIO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/TOP_AUDIO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_AUDIO " "Found entity 1: TOP_AUDIO" {  } { { "RTL/AUDIO/TOP_AUDIO.bdf" "" { Schematic "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/AUDIO/TOP_AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/SinTable.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/SinTable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/AUDIO/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/AUDIO/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/AUDIO/prescaler.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/AUDIO/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/ToneDecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/ToneDecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/AUDIO/ToneDecoder.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/AUDIO/ToneDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/AUDIO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/AUDIO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "RTL/AUDIO/AUDIO.bdf" "" { Schematic "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/AUDIO/AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/audio_codec_controller/i2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/audio_codec_controller/i2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DualSerial2parallel " "Found entity 1: DualSerial2parallel" {  } { { "RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/audio_codec_controller/clock_500.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/audio_codec_controller/clock_500.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742972 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "audio_codec_controller.sv(67) " "Verilog HDL Module Instantiation warning at audio_codec_controller.sv(67): ignored dangling comma in List of Port Connections" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1685972742973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Number_position.v 1 1 " "Found 1 design units, including 1 entities, in source file Number_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Number_position " "Found entity 1: Number_position" {  } { { "Number_position.v" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/Number_position.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_31P5.v 1 1 " "Found 1 design units, including 1 entities, in source file CLK_31P5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5 " "Found entity 1: CLK_31P5" {  } { { "CLK_31P5.v" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/CLK_31P5.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_31P5/CLK_31P5_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file CLK_31P5/CLK_31P5_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5_0002 " "Found entity 1: CLK_31P5_0002" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/CLK_31P5/CLK_31P5_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742975 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf " "Can't analyze file -- file RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1685972742975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/game_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/game_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_mux " "Found entity 1: game_mux" {  } { { "RTL/VGA/game_mux.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/game_mux.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/collision_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/collision_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detector " "Found entity 1: collision_detector" {  } { { "RTL/VGA/collision_detector.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/collision_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742976 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "background_controller.sv(68) " "Verilog HDL information at background_controller.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/background_controller.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/background_controller.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685972742979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/background_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/background_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_controller " "Found entity 1: background_controller" {  } { { "RTL/VGA/background_controller.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/background_controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742979 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_distance_progress.sv(14) " "Verilog HDL information at game_distance_progress.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/game_distance_progress.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/game_distance_progress.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685972742979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/game_distance_progress.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/game_distance_progress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_distance_progress " "Found entity 1: game_distance_progress" {  } { { "RTL/VGA/game_distance_progress.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/game_distance_progress.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/player_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/player_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_controller " "Found entity 1: player_controller" {  } { { "RTL/VGA/player_controller.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/player_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/car_collision_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/car_collision_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car_collision_manager " "Found entity 1: car_collision_manager" {  } { { "RTL/VGA/car_collision_manager.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/car_collision_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/ai_car_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/ai_car_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ai_car_controller " "Found entity 1: ai_car_controller" {  } { { "RTL/VGA/ai_car_controller.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/ai_car_controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742982 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "progress_bar_controller.sv(196) " "Verilog HDL information at progress_bar_controller.sv(196): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/progress_bar_controller.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/progress_bar_controller.sv" 196 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685972742983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/progress_bar_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/progress_bar_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 progress_bar_controller " "Found entity 1: progress_bar_controller" {  } { { "RTL/VGA/progress_bar_controller.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/progress_bar_controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/finish_line_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/finish_line_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finish_line_controller " "Found entity 1: finish_line_controller" {  } { { "RTL/VGA/finish_line_controller.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/finish_line_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/messageboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/messageboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 messageboard " "Found entity 1: messageboard" {  } { { "RTL/VGA/messageboard.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/messageboard.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742986 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "car_bonus_sprite bitmaps.h(70) " "Verilog HDL Declaration error at bitmaps.h(70): identifier \"car_bonus_sprite\" is already declared in the present scope" {  } { { "RTL/VGA/bitmaps.h" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/bitmaps.h" 70 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1685972742987 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ai_bonus_car ai_bonus_car.sv(10) " "Ignored design unit \"ai_bonus_car\" at ai_bonus_car.sv(10) due to previous errors" {  } { { "RTL/VGA/ai_bonus_car.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/ai_bonus_car.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1685972742987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/ai_bonus_car.sv 0 0 " "Found 0 design units, including 0 entities, in source file RTL/VGA/ai_bonus_car.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/Car_Fighter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/Car_Fighter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Car_Fighter " "Found entity 1: Car_Fighter" {  } { { "RTL/VGA/Car_Fighter.bdf" "" { Schematic "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/Car_Fighter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/Seg7/seg_fuel_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RTL/Seg7/seg_fuel_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seg_fuel_display " "Found entity 1: seg_fuel_display" {  } { { "RTL/Seg7/seg_fuel_display.bdf" "" { Schematic "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/Seg7/seg_fuel_display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/Seg7/splitter_16_to_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/Seg7/splitter_16_to_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 splitter_16_to_4 " "Found entity 1: splitter_16_to_4" {  } { { "RTL/Seg7/splitter_16_to_4.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/Seg7/splitter_16_to_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/ai_cars.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/ai_cars.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ai_cars " "Found entity 1: ai_cars" {  } { { "RTL/VGA/ai_cars.bdf" "" { Schematic "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/ai_cars.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/musix_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/musix_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 musix_mux " "Found entity 1: musix_mux" {  } { { "RTL/AUDIO/musix_mux.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/AUDIO/musix_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/truck.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/truck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 truck " "Found entity 1: truck" {  } { { "RTL/VGA/truck.sv" "" { Text "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/RTL/VGA/truck.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685972742990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/functions.sv 0 0 " "Found 0 design units, including 0 entities, in source file RTL/VGA/functions.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972742991 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file /home/arie/Desktop/Elec_labs_1/project_restored/project2.6_restored/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972743010 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685972743072 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun  5 16:45:43 2023 " "Processing ended: Mon Jun  5 16:45:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685972743072 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685972743072 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685972743072 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972743072 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1685972743717 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685972743717 ""}
