Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 02:05:13 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (31)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.487       -2.958                     16                21724        0.033        0.000                      0                21724        0.538        0.000                       0                  5087  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_25mhz_clk_wiz_0  {0.000 20.202}       40.404          24.750          
  clk_pixel_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0   {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_25mhz_clk_wiz_0       32.786        0.000                      0                  291        0.050        0.000                      0                  291       19.702        0.000                       0                   142  
  clk_pixel_clk_wiz_0       -0.487       -2.958                     16                21272        0.033        0.000                      0                21272        5.484        0.000                       0                  4933  
  clk_tmds_clk_wiz_0                                                                                                                                                     0.538        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pixel_clk_wiz_0  clk_25mhz_clk_wiz_0        5.302        0.000                      0                  184        0.150        0.000                      0                  184  
clk_25mhz_clk_wiz_0  clk_pixel_clk_wiz_0        5.723        0.000                      0                  336        0.206        0.000                      0                  336  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.786ns  (required time - arrival time)
  Source:                 sd/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            sd/cmd_out_reg[48]/CE
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (clk_25mhz_clk_wiz_0 rise@40.404ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 1.367ns (19.529%)  route 5.633ns (80.471%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.842 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout3_buf/O
                         net (fo=140, routed)         1.569    -0.960    sd/clk_25mhz
    SLICE_X14Y43         FDRE                                         r  sd/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  sd/bit_counter_reg[1]/Q
                         net (fo=5, routed)           0.867     0.425    sd/bit_counter_reg_n_0_[1]
    SLICE_X14Y43         LUT5 (Prop_lut5_I0_O)        0.153     0.578 f  sd/bit_counter[5]_i_2/O
                         net (fo=6, routed)           0.583     1.162    sd/bit_counter[5]_i_2_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.331     1.493 r  sd/state[4]_i_7/O
                         net (fo=6, routed)           0.892     2.385    sd/state[4]_i_7_n_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.509 f  sd/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.826     3.335    sd/data_sig[7]_i_3_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I2_O)        0.124     3.459 f  sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.436     3.895    sd/cmd_out[47]_i_3_n_0
    SLICE_X12Y46         LUT4 (Prop_lut4_I3_O)        0.117     4.012 r  sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.028     6.040    sd/cmd_out[47]_i_1_n_0
    SLICE_X14Y42         FDSE                                         r  sd/cmd_out_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    N15                                               0.000    40.404 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.404    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.774 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.936    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    35.715 r  mhdmicw/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    37.302    mhdmicw/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.393 r  mhdmicw/clkout3_buf/O
                         net (fo=140, routed)         1.449    38.842    sd/clk_25mhz
    SLICE_X14Y42         FDSE                                         r  sd/cmd_out_reg[48]/C
                         clock pessimism              0.576    39.418    
                         clock uncertainty           -0.199    39.219    
    SLICE_X14Y42         FDSE (Setup_fdse_C_CE)      -0.393    38.826    sd/cmd_out_reg[48]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                 32.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sd/cmd_out_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            sd/cmd_out_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.808%)  route 0.229ns (55.192%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  mhdmicw/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    mhdmicw/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mhdmicw/clkout3_buf/O
                         net (fo=140, routed)         0.564    -0.635    sd/clk_25mhz
    SLICE_X15Y55         FDRE                                         r  sd/cmd_out_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  sd/cmd_out_reg[39]/Q
                         net (fo=1, routed)           0.229    -0.265    sd/cmd_out_reg_n_0_[39]
    SLICE_X15Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.220 r  sd/cmd_out[40]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    sd/cmd_out[40]_i_1_n_0
    SLICE_X15Y49         FDRE                                         r  sd/cmd_out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  mhdmicw/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    mhdmicw/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mhdmicw/clkout3_buf/O
                         net (fo=140, routed)         0.837    -0.870    sd/clk_25mhz
    SLICE_X15Y49         FDRE                                         r  sd/cmd_out_reg[40]/C
                         clock pessimism              0.508    -0.362    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.092    -0.270    sd/cmd_out_reg[40]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 20.202 }
Period(ns):         40.404
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.404      38.249     BUFGCTRL_X0Y2    mhdmicw/clkout3_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.404      172.956    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.202      19.702     SLICE_X14Y43     sd/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.202      19.702     SLICE_X14Y43     sd/bit_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :           16  Failing Endpoints,  Worst Slack       -0.487ns,  Total Violation       -2.958ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.487ns  (required time - arrival time)
  Source:                 dc/alarm2_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            alarm3_number/num3/BRAM_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.045ns  (logic 5.941ns (45.543%)  route 7.104ns (54.457%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 11.941 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=4940, routed)        1.565    -0.964    dc/clk_pixel
    SLICE_X29Y7          FDSE                                         r  dc/alarm2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDSE (Prop_fdse_C_Q)         0.456    -0.508 r  dc/alarm2_reg[4]/Q
                         net (fo=19, routed)          0.698     0.191    dc/alarm2[4]
    SLICE_X28Y8          LUT2 (Prop_lut2_I1_O)        0.124     0.315 r  dc/BRAM_reg_i_53__0/O
                         net (fo=1, routed)           0.000     0.315    dc/BRAM_reg_i_53__0_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.865 r  dc/BRAM_reg_i_48__0/CO[3]
                         net (fo=1, routed)           0.000     0.865    dc/BRAM_reg_i_48__0_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.087 r  dc/BRAM_reg_i_47__0/O[0]
                         net (fo=4, routed)           0.615     1.702    dc/BRAM_reg_i_47__0_n_7
    SLICE_X29Y7          LUT2 (Prop_lut2_I1_O)        0.299     2.001 r  dc/BRAM_reg_i_40__3/O
                         net (fo=1, routed)           0.000     2.001    dc/BRAM_reg_i_40__3_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.551 r  dc/BRAM_reg_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     2.551    dc/BRAM_reg_i_23__0_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.773 r  dc/BRAM_reg_i_22__0/O[0]
                         net (fo=7, routed)           1.025     3.798    dc/BRAM_reg_i_22__0_n_7
    SLICE_X34Y11         LUT6 (Prop_lut6_I0_O)        0.299     4.097 r  dc/BRAM_reg_i_13/O
                         net (fo=5, routed)           0.605     4.701    dc/BRAM_reg_i_13_n_0
    SLICE_X29Y10         LUT2 (Prop_lut2_I1_O)        0.124     4.825 r  dc/BRAM_reg_i_90__1/O
                         net (fo=1, routed)           0.000     4.825    dc/BRAM_reg_i_90__1_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.357 r  dc/BRAM_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000     5.357    dc/BRAM_reg_i_67_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.579 r  dc/BRAM_reg_i_66/O[0]
                         net (fo=6, routed)           0.521     6.101    dc/alarm2_number/image_addr_13[9]
    SLICE_X30Y11         LUT2 (Prop_lut2_I0_O)        0.299     6.400 r  dc/BRAM_reg_i_68/O
                         net (fo=1, routed)           0.000     6.400    dc/BRAM_reg_i_68_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.913 r  dc/BRAM_reg_i_46__0/CO[3]
                         net (fo=12, routed)          1.477     8.390    dc/BRAM_reg_i_46__0_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I3_O)        0.124     8.514 r  dc/BRAM_reg_i_92/O
                         net (fo=1, routed)           0.338     8.852    dc/BRAM_reg_i_92_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.237 f  dc/BRAM_reg_i_69/CO[3]
                         net (fo=2, routed)           0.736     9.973    dc/BRAM_reg_i_69_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.097 r  dc/BRAM_reg_i_47/O
                         net (fo=3, routed)           0.305    10.402    dc/BRAM_reg_i_47_n_0
    SLICE_X15Y10         LUT3 (Prop_lut3_I1_O)        0.124    10.526 r  dc/BRAM_reg_i_26/O
                         net (fo=1, routed)           0.000    10.526    mvg/BRAM_reg_3[0]
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.076 r  mvg/BRAM_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.076    mvg/BRAM_reg_i_7_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.298 r  mvg/BRAM_reg_i_6/O[0]
                         net (fo=1, routed)           0.784    12.081    alarm3_number/num3/ADDRBWRADDR[9]
    RAMB36_X0Y2          RAMB36E1                                     r  alarm3_number/num3/BRAM_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=4940, routed)        1.485    11.941    alarm3_number/num3/clk_pixel
    RAMB36_X0Y2          RAMB36E1                                     r  alarm3_number/num3/BRAM_reg/CLKBWRCLK
                         clock pessimism              0.562    12.504    
                         clock uncertainty           -0.168    12.336    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.741    11.595    alarm3_number/num3/BRAM_reg
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                 -0.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 com_m/y_CoM/quotient_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_m/y_CoM/quotient_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.583%)  route 0.224ns (61.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mhdmicw/clkout1_buf/O
                         net (fo=4940, routed)        0.559    -0.640    com_m/y_CoM/clk_pixel
    SLICE_X33Y15         FDRE                                         r  com_m/y_CoM/quotient_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  com_m/y_CoM/quotient_reg[3]/Q
                         net (fo=2, routed)           0.224    -0.275    com_m/y_CoM/quotient_reg[3]
    SLICE_X37Y17         FDRE                                         r  com_m/y_CoM/quotient_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mhdmicw/clkout1_buf/O
                         net (fo=4940, routed)        0.824    -0.883    com_m/y_CoM/clk_pixel
    SLICE_X37Y17         FDRE                                         r  com_m/y_CoM/quotient_out_reg[3]/C
                         clock pessimism              0.503    -0.380    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.072    -0.308    com_m/y_CoM/quotient_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.468      9.584      DSP48_X1Y15      rotate_m/pixel_addr_out_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X42Y4      alarm1_number/num1_palette/BRAM_reg_0_1_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X42Y4      alarm1_number/num1_palette/BRAM_reg_0_1_11_11/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 change_audio_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            sd/bit_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_25mhz_clk_wiz_0 rise@40.404ns - clk_pixel_clk_wiz_0 rise@26.936ns)
  Data Path Delay:        7.228ns  (logic 0.828ns (11.455%)  route 6.400ns (88.545%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.843 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 25.963 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    N15                                               0.000    26.936 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    26.936    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440    28.376 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.609    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    22.645 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    24.311    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.407 r  mhdmicw/clkout1_buf/O
                         net (fo=4940, routed)        1.556    25.963    clk_pixel
    SLICE_X13Y57         FDRE                                         r  change_audio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.456    26.419 f  change_audio_reg/Q
                         net (fo=22, routed)          1.846    28.265    sd/change_audio
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.124    28.389 f  sd/offset[4]_i_1/O
                         net (fo=66, routed)          2.963    31.353    sd/reset0
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    31.477 r  sd/bit_counter[7]_i_1/O
                         net (fo=11, routed)          0.840    32.317    sd/bit_counter[7]_i_1_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.124    32.441 r  sd/bit_counter[9]_i_1/O
                         net (fo=4, routed)           0.751    33.191    sd/bit_counter[9]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  sd/bit_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    N15                                               0.000    40.404 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.404    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.774 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.936    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    35.715 r  mhdmicw/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    37.302    mhdmicw/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.393 r  mhdmicw/clkout3_buf/O
                         net (fo=140, routed)         1.450    38.843    sd/clk_25mhz
    SLICE_X15Y44         FDRE                                         r  sd/bit_counter_reg[9]/C
                         clock pessimism              0.398    39.241    
                         clock uncertainty           -0.319    38.922    
    SLICE_X15Y44         FDRE (Setup_fdre_C_R)       -0.429    38.493    sd/bit_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  5.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            sd/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.209ns (23.782%)  route 0.670ns (76.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mhdmicw/clkout1_buf/O
                         net (fo=4940, routed)        0.564    -0.635    clk_pixel
    SLICE_X14Y55         FDRE                                         r  addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  addr_reg[31]/Q
                         net (fo=2, routed)           0.670     0.199    sd/addr_reg[31][3]
    SLICE_X15Y55         LUT5 (Prop_lut5_I1_O)        0.045     0.244 r  sd/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000     0.244    sd/cmd_out[39]_i_1_n_0
    SLICE_X15Y55         FDRE                                         r  sd/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  mhdmicw/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    mhdmicw/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mhdmicw/clkout3_buf/O
                         net (fo=140, routed)         0.833    -0.873    sd/clk_25mhz
    SLICE_X15Y55         FDRE                                         r  sd/cmd_out_reg[39]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.319     0.002    
    SLICE_X15Y55         FDRE (Hold_fdre_C_D)         0.092     0.094    sd/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 sd/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            rd_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 1.200ns (16.576%)  route 6.040ns (83.424%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 11.896 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout3_buf/O
                         net (fo=140, routed)         1.570    -0.959    sd/clk_25mhz
    SLICE_X13Y47         FDRE                                         r  sd/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  sd/state_reg[3]/Q
                         net (fo=96, routed)          1.205     0.702    sd/state_reg_n_0_[3]
    SLICE_X15Y46         LUT3 (Prop_lut3_I1_O)        0.124     0.826 r  sd/byte_counter[1]_i_3/O
                         net (fo=3, routed)           0.878     1.704    sd/byte_counter[1]_i_3_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.124     1.828 f  sd/rd_counter[2]_i_5/O
                         net (fo=1, routed)           0.984     2.812    sd/rd_counter[2]_i_5_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I5_O)        0.124     2.936 f  sd/rd_counter[2]_i_2/O
                         net (fo=4, routed)           1.131     4.067    sd/rd_counter[2]_i_2_n_0
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.124     4.191 f  sd/read_sector_flag_i_2/O
                         net (fo=3, routed)           1.181     5.372    sd/read_sector_flag_i_2_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.496 f  sd/rd_counter[2]_i_3/O
                         net (fo=3, routed)           0.661     6.157    sd/rd_counter[2]_i_3_n_0
    SLICE_X13Y55         LUT4 (Prop_lut4_I3_O)        0.124     6.281 r  sd/rd_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.281    sd_n_52
    SLICE_X13Y55         FDRE                                         r  rd_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=4940, routed)        1.440    11.896    clk_pixel
    SLICE_X13Y55         FDRE                                         r  rd_counter_reg[0]/C
                         clock pessimism              0.398    12.294    
                         clock uncertainty           -0.319    11.975    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.029    12.004    rd_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  5.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sd/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            audio_buffer/BRAM_reg_512_575_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.164ns (16.573%)  route 0.826ns (83.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  mhdmicw/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    mhdmicw/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mhdmicw/clkout3_buf/O
                         net (fo=140, routed)         0.567    -0.632    sd/clk_25mhz
    SLICE_X8Y48          FDRE                                         r  sd/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  sd/dout_reg[3]/Q
                         net (fo=16, routed)          0.826     0.357    audio_buffer/BRAM_reg_512_575_3_5/DIA
    SLICE_X10Y48         RAMD64E                                      r  audio_buffer/BRAM_reg_512_575_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mhdmicw/clkout1_buf/O
                         net (fo=4940, routed)        0.837    -0.870    audio_buffer/BRAM_reg_512_575_3_5/WCLK
    SLICE_X10Y48         RAMD64E                                      r  audio_buffer/BRAM_reg_512_575_3_5/RAMA/CLK
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.319     0.005    
    SLICE_X10Y48         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.152    audio_buffer/BRAM_reg_512_575_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.206    





