
---------------------------------------------

N_THREADS               :	4

---------------------------------------------

LLC_SIZE_KB             :	8192
LLC_ASSOC               :	8
LLC_REPL_POLICY         :	LRU, prioritize clean lines

---------------------------------------------

ROB_WIDTH               :	256
OS_PAGESIZE             :	4096
LINESIZE                :	64
[DRAM] Row Buffer Policy: OPEN_PAGE
[DRAM] Refresh Policy: RANK_LEVEL_STAGGERED
[DRAM] Request Size: 64 bytes
[DRAM] Shift Bits: 6
[DRAM MOP Enabled] MOP Size: 4
Expected: rohirababgchlo, Actual: rohirababgchlo
[DRAM] Channel Position: 2| Width: 1
[DRAM] Rank Position: 8| Width: 0
[DRAM] BankGroup Position: 3| Width: 3
[DRAM] Bank Position: 6| Width: 2
[DRAM] Row Position: 12| Width: 17
[DRAM] High Position: 8| Width: 4
[DRAM] Low Position: 0| Width: 2
[RFM] rfm_mode: 0
[ALERT] alert_mode: 0
[MOAT] moat_mode: 0
[MIRZA] mirza_mode: 0
[DRAMSim3] Starting a JedecDRAMSystem
read_to_read_l: 12
read_to_read_s: 8
read_to_read_o: 10


--------------------------------------------------------------------------------
------------------------------- SIMULATION START -------------------------------
--------------------------------------------------------------------------------


CYCLE =    0M [ INST:     0M     0M     0M     0M ]
	progress: ..................................................
CYCLE =   50M [ INST:     9M     9M     9M     9M ]
	progress: ..................................................
CYCLE =  100M [ INST:    19M    19M    19M    19M ]
	progress: ..................................................
CYCLE =  150M [ INST:    52M    52M    52M    52M ]
	progress: ..................................................

--------------------------------------------------------------------------------
-------------------------------- SIMULATION END --------------------------------
--------------------------------------------------------------------------------

SIM_TIME_IN_CORE        	99.1807
SIM_TIME_IN_MEM         	479.447
SYS_CYCLES              	199357566

CORE_0_INST             	100000003
CORE_0_IPC              	0.501611
CORE_0_MISSES           	11118906
CORE_0_ACCESSES         	11965845
CORE_0_MPKI             	111.189
CORE_0_APKI             	119.658

CORE_1_INST             	100152851
CORE_1_IPC              	0.502378
CORE_1_MISSES           	11130641
CORE_1_ACCESSES         	11974337
CORE_1_MPKI             	111.137
CORE_1_APKI             	119.561

CORE_2_INST             	100056371
CORE_2_IPC              	0.501894
CORE_2_MISSES           	11102105
CORE_2_ACCESSES         	11968977
CORE_2_MPKI             	110.959
CORE_2_APKI             	119.622

CORE_3_INST             	100197383
CORE_3_IPC              	0.502601
CORE_3_MISSES           	11116976
CORE_3_ACCESSES         	11976811
CORE_3_MPKI             	110.951
CORE_3_APKI             	119.532

LLC_MISSES              	44468628
LLC_ACCESSES            	47885970
LLC_MISS_RATE           	92.8636
LLC_LRU_WB_AVOIDED      	20526657

LLC_MISS_PENALTY        	630.394

OS_MAPPED_PAGES         	240568
OS_TOTAL_PAGE_FRAMES    	8388608

MEM_FAILED_REQUESTS     	461

###########################################
## Statistics of Channel 0
###########################################
acts.0.7.3                     =       103634   # ACTs Counter
acts.0.7.1                     =       101782   # ACTs Counter
acts.0.7.0                     =       101920   # ACTs Counter
acts.0.6.2                     =       103246   # ACTs Counter
acts.0.6.1                     =       101835   # ACTs Counter
acts.0.5.2                     =       104034   # ACTs Counter
acts.0.5.1                     =       102481   # ACTs Counter
acts.0.4.3                     =       103388   # ACTs Counter
acts.0.4.2                     =       103463   # ACTs Counter
acts.0.4.1                     =       102214   # ACTs Counter
acts.0.4.0                     =       102613   # ACTs Counter
acts.0.3.3                     =       103429   # ACTs Counter
acts.0.3.1                     =       102233   # ACTs Counter
acts.0.3.0                     =       102914   # ACTs Counter
acts.0.2.3                     =       103097   # ACTs Counter
acts.0.2.2                     =       103277   # ACTs Counter
num_ondemand_pres              =      2901396   # Number of ondemend PRE commands
num_pre_cmds                   =      3293155   # Number of PRE commands
num_act_cmds                   =      3293186   # Number of ACT commands
num_write_row_hits             =        27767   # Number of write row buffer hits
num_writes_done                =     11902864   # Number of read requests issued
acts.0.5.0                     =       102542   # ACTs Counter
num_read_cmds                  =     11975503   # Number of READ/READP commands
num_refab_cmds                 =        12738   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =       103740   # ACTs Counter
acts.0.1.2                     =       103467   # ACTs Counter
num_read_row_hits              =      8894984   # Number of read row buffer hits
num_reads_done                 =     11975500   # Number of read requests issued
acts.0.7.2                     =       103377   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =       101925   # ACTs Counter
acts.0.2.1                     =       102189   # ACTs Counter
num_write_cmds                 =       194325   # Number of WRITE/WRITEP commands
acts.0.0.0                     =       102693   # ACTs Counter
num_cycles                     =    119614540   # Number of DRAM cycles
acts.0.5.3                     =       104849   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =       103539   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            1   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =       103203   # ACTs Counter
acts.0.0.2                     =       103296   # ACTs Counter
acts.0.1.0                     =       102733   # ACTs Counter
acts.0.0.1                     =       102105   # ACTs Counter
acts.0.1.1                     =       102162   # ACTs Counter
acts.0.2.0                     =       102523   # ACTs Counter
acts.0.1.3                     =       103283   # ACTs Counter
rank_active_cycles.0           =    106570547   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     13043993   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      4775614   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =      1355759   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =       319501   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =        69082   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =         1643   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            1   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          256   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =     21450994   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      1452091   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       378602   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       249283   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       133529   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        61453   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        49910   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        23439   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        16637   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         9638   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        52803   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            1   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            1   # Write cmd latency (cycles)
write_latency[160-179]         =            3   # Write cmd latency (cycles)
write_latency[180-199]         =            8   # Write cmd latency (cycles)
write_latency[200-]            =       194312   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =        26351   # Read request latency (cycles)
read_latency[60-79]            =        49457   # Read request latency (cycles)
read_latency[80-99]            =       210059   # Read request latency (cycles)
read_latency[100-119]          =       244831   # Read request latency (cycles)
read_latency[120-139]          =      3520497   # Read request latency (cycles)
read_latency[140-159]          =       564996   # Read request latency (cycles)
read_latency[160-179]          =       399563   # Read request latency (cycles)
read_latency[180-199]          =       280163   # Read request latency (cycles)
read_latency[200-]             =      6679580   # Read request latency (cycles)
refab_energy                   =   2.3825e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.46257e+09   # Write energy
read_energy                    =  1.06687e+11   # Read energy
act_energy                     =  3.74633e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.63323e+09   # Precharge standby energy rank.0
act_stb_energy.0               =     5.32e+10   # Active standby energy rank.0
average_read_latency           =      378.841   # Average read request latency (cycles)
average_interarrival           =      5.00932   # Average request interarrival latency (cycles)
total_energy                   =  2.03446e+11   # Total energy (pJ)
average_power                  =      1700.85   # Average power (mW)
average_bandwidth              =      30.7119   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
acts.0.7.3                     =       103547   # ACTs Counter
acts.0.7.1                     =       101799   # ACTs Counter
acts.0.7.0                     =       102236   # ACTs Counter
acts.0.6.2                     =       103208   # ACTs Counter
acts.0.6.1                     =       101774   # ACTs Counter
acts.0.5.2                     =       103370   # ACTs Counter
acts.0.5.1                     =       101825   # ACTs Counter
acts.0.4.3                     =       103181   # ACTs Counter
acts.0.4.2                     =       103476   # ACTs Counter
acts.0.4.1                     =       102214   # ACTs Counter
acts.0.4.0                     =       102524   # ACTs Counter
acts.0.3.3                     =       103324   # ACTs Counter
acts.0.3.1                     =       102537   # ACTs Counter
acts.0.3.0                     =       102779   # ACTs Counter
acts.0.2.3                     =       103500   # ACTs Counter
acts.0.2.2                     =       103483   # ACTs Counter
num_ondemand_pres              =      2899239   # Number of ondemend PRE commands
num_pre_cmds                   =      3290887   # Number of PRE commands
num_act_cmds                   =      3290918   # Number of ACT commands
num_write_row_hits             =        27844   # Number of write row buffer hits
num_writes_done                =     11908033   # Number of read requests issued
acts.0.5.0                     =       101876   # ACTs Counter
num_read_cmds                  =     11975500   # Number of READ/READP commands
num_refab_cmds                 =        12738   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =       103460   # ACTs Counter
acts.0.1.2                     =       103469   # ACTs Counter
num_read_row_hits              =      8897393   # Number of read row buffer hits
num_reads_done                 =     11975496   # Number of read requests issued
acts.0.7.2                     =       103341   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =       102159   # ACTs Counter
acts.0.2.1                     =       102230   # ACTs Counter
num_write_cmds                 =       194400   # Number of WRITE/WRITEP commands
acts.0.0.0                     =       102460   # ACTs Counter
num_cycles                     =    119614540   # Number of DRAM cycles
acts.0.5.3                     =       103960   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =       103714   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            1   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =       103274   # ACTs Counter
acts.0.0.2                     =       103319   # ACTs Counter
acts.0.1.0                     =       102631   # ACTs Counter
acts.0.0.1                     =       102157   # ACTs Counter
acts.0.1.1                     =       102143   # ACTs Counter
acts.0.2.0                     =       102623   # ACTs Counter
acts.0.1.3                     =       103325   # ACTs Counter
rank_active_cycles.0           =    106570623   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     13043917   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      4775614   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =      1357262   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =       318420   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =        68719   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =         1585   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            0   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          256   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =     21446669   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      1461480   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       379570   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       251265   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       133287   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        60920   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        49142   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        23381   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        16383   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         9409   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        52038   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            1   # Write cmd latency (cycles)
write_latency[100-119]         =            4   # Write cmd latency (cycles)
write_latency[120-139]         =            7   # Write cmd latency (cycles)
write_latency[140-159]         =            4   # Write cmd latency (cycles)
write_latency[160-179]         =            9   # Write cmd latency (cycles)
write_latency[180-199]         =           17   # Write cmd latency (cycles)
write_latency[200-]            =       194358   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =        27340   # Read request latency (cycles)
read_latency[60-79]            =        50972   # Read request latency (cycles)
read_latency[80-99]            =       212917   # Read request latency (cycles)
read_latency[100-119]          =       244155   # Read request latency (cycles)
read_latency[120-139]          =      3528477   # Read request latency (cycles)
read_latency[140-159]          =       570087   # Read request latency (cycles)
read_latency[160-179]          =       402767   # Read request latency (cycles)
read_latency[180-199]          =       280713   # Read request latency (cycles)
read_latency[200-]             =      6658068   # Read request latency (cycles)
refab_energy                   =   2.3825e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.46313e+09   # Write energy
read_energy                    =  1.06687e+11   # Read energy
act_energy                     =  3.74375e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =   4.6332e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  5.32001e+10   # Active standby energy rank.0
average_read_latency           =      376.052   # Average read request latency (cycles)
average_interarrival           =      5.00824   # Average request interarrival latency (cycles)
total_energy                   =  2.03421e+11   # Total energy (pJ)
average_power                  =      1700.64   # Average power (mW)
average_bandwidth              =      30.7186   # Average bandwidth
