DSCH Ver 3.0
VERSION 30/12/2004 08:37:42
BB(-15,-77,189,30)
SYM  #VsmOutRegister
BB(70,-50,110,30)
TITLE 80 -57  #VsmOutRegister
MODEL 6000
PROP                                                                                                                                   
REC(75,-45,30,70,r)
VIS 5
PIN(70,20,0.000,0.000)B0
PIN(70,10,0.000,0.000)B1
PIN(70,0,0.000,0.000)B2
PIN(70,-10,0.000,0.000)B3
PIN(70,-40,0.000,0.000)MainReset
PIN(70,-30,0.000,0.000)MainClock
PIN(70,-20,0.000,0.000)LoadOut
PIN(110,-20,0.060,0.140)Out1
PIN(110,-40,0.060,0.140)Out3
PIN(110,-10,0.060,0.140)Out0
PIN(110,-30,0.060,0.140)Out2
LIG(70,20,75,20)
LIG(70,10,75,10)
LIG(70,0,75,0)
LIG(70,-10,75,-10)
LIG(70,-40,75,-40)
LIG(70,-30,75,-30)
LIG(70,-20,75,-20)
LIG(105,-20,110,-20)
LIG(105,-40,110,-40)
LIG(105,-10,110,-10)
LIG(105,-30,110,-30)
LIG(75,-45,75,25)
LIG(75,-45,105,-45)
LIG(105,-45,105,25)
LIG(105,25,75,25)
VLG  module VsmOutRegister( B0,B1,B2,B3,MainReset,MainClock,LoadOut,Out1,
VLG   Out3,Out0,Out2);
VLG   input B0,B1,B2,B3,MainReset,MainClock,LoadOut;
VLG   output Out1,Out3,Out0,Out2;
VLG   wire w4,w14,w15,w16,w17;
VLG   nand #(34) nand2_1(w4,MainClock,LoadOut);
VLG   dreg #(12) dreg_2(Out2,w14,B2,MainReset,w4);
VLG   dreg #(12) dreg_3(Out1,w15,B1,MainReset,w4);
VLG   dreg #(12) dreg_4(Out0,w16,B0,MainReset,w4);
VLG   dreg #(12) dreg_5(Out3,w17,B3,MainReset,w4);
VLG  endmodule
FSYM
SYM  #kbd2
BB(-15,-15,35,25)
TITLE -15 27  #IB
MODEL 85
PROP                                                                                                                                    
REC(-15,-15,40,40,r)
VIS 4
PIN(35,20,0.000,0.000)IB0
PIN(35,10,0.000,0.000)IB1
PIN(35,0,0.000,0.000)IB2
PIN(35,-10,0.000,0.000)IB3
LIG(25,-15,25,25)
LIG(-15,-15,25,-15)
LIG(-15,-15,-15,25)
LIG(19,-10,19,-7)
LIG(-15,5,25,5)
LIG(5,-15,5,25)
LIG(-5,25,-5,-15)
LIG(-15,-5,25,-5)
LIG(15,-15,15,25)
LIG(-15,15,25,15)
LIG(25,20,35,20)
LIG(35,10,25,10)
LIG(25,0,35,0)
LIG(35,-10,25,-10)
LIG(-11,23,-11,17)
LIG(-11,17,-9,17)
LIG(-9,17,-9,23)
LIG(-9,23,-11,23)
LIG(1,23,1,17)
LIG(9,17,11,17)
LIG(11,17,11,19)
LIG(11,19,9,19)
LIG(9,19,9,23)
LIG(9,23,11,23)
LIG(19,23,21,23)
LIG(21,17,19,17)
LIG(21,17,21,23)
LIG(19,19,21,19)
LIG(-11,7,-11,11)
LIG(-11,11,-9,11)
LIG(-9,7,-9,13)
LIG(1,7,-1,7)
LIG(-1,7,-1,9)
LIG(-1,9,1,9)
LIG(1,9,1,13)
LIG(1,13,-1,13)
LIG(9,7,9,13)
LIG(9,13,11,13)
LIG(11,13,11,9)
LIG(11,9,9,9)
LIG(19,7,21,7)
LIG(21,7,21,13)
LIG(-11,-3,-11,3)
LIG(-11,-3,-9,-3)
LIG(-9,-3,-9,3)
LIG(-9,3,-11,3)
LIG(-11,-1,-9,-1)
LIG(19,-10,21,-10)
LIG(-15,25,25,25)
LIG(-1,-3,1,-3)
LIG(19,-13,19,-10)
LIG(8,-7,8,-10)
LIG(8,-13,11,-13)
LIG(-1,-13,-1,-7)
LIG(-12,-7,-12,-13)
LIG(-12,-13,-9,-13)
LIG(18,-3,21,-3)
LIG(21,-3,22,-2)
LIG(22,-2,21,-1)
LIG(18,-1,21,-1)
LIG(18,3,18,-1)
LIG(-1,-1,1,-1)
LIG(-12,-7,-9,-7)
LIG(-1,-3,-1,-1)
LIG(1,-1,1,3)
LIG(1,-3,1,-1)
LIG(1,3,-1,3)
LIG(8,-7,11,-7)
LIG(8,3,10,-3)
LIG(10,-3,12,3)
LIG(18,-1,18,-3)
LIG(21,-1,22,0)
LIG(19,-13,22,-13)
LIG(22,0,22,2)
LIG(8,1,12,1)
LIG(2,-8,1,-7)
LIG(22,2,21,3)
LIG(8,-10,8,-13)
LIG(8,-10,10,-10)
LIG(2,-12,2,-8)
LIG(1,-13,2,-12)
LIG(-2,-7,-1,-7)
LIG(-2,-13,-1,-13)
LIG(18,3,21,3)
LIG(-1,-13,1,-13)
LIG(-1,-7,1,-7)
FSYM
SYM  #Light
BB(168,-35,174,-21)
TITLE 170 -21  #Out1
MODEL 49
PROP                                                                                                                                    
REC(169,-34,4,4,r)
VIS 1
PIN(170,-20,0.000,0.000)Out1
LIG(173,-29,173,-34)
LIG(173,-34,172,-35)
LIG(169,-34,169,-29)
LIG(172,-24,172,-27)
LIG(171,-24,174,-24)
LIG(171,-22,173,-24)
LIG(172,-22,174,-24)
LIG(168,-27,174,-27)
LIG(170,-27,170,-20)
LIG(168,-29,168,-27)
LIG(174,-29,168,-29)
LIG(174,-27,174,-29)
LIG(170,-35,169,-34)
LIG(172,-35,170,-35)
FSYM
SYM  #button2
BB(-14,-44,-5,-36)
TITLE -10 -40  #MainReset
MODEL 59
PROP                                                                                                                                    
REC(-13,-43,6,6,r)
VIS 1
PIN(-5,-40,0.000,0.000)MainReset
LIG(-6,-40,-5,-40)
LIG(-14,-36,-14,-44)
LIG(-6,-36,-14,-36)
LIG(-6,-44,-6,-36)
LIG(-14,-44,-6,-44)
LIG(-13,-37,-13,-43)
LIG(-7,-37,-13,-37)
LIG(-7,-43,-7,-37)
LIG(-13,-43,-7,-43)
FSYM
SYM  #button
BB(-14,-34,-5,-26)
TITLE -10 -30  #Clock
MODEL 59
PROP                                                                                                                                    
REC(-13,-33,6,6,r)
VIS 1
PIN(-5,-30,0.000,0.000)Clock
LIG(-6,-30,-5,-30)
LIG(-14,-26,-14,-34)
LIG(-6,-26,-14,-26)
LIG(-6,-34,-6,-26)
LIG(-14,-34,-6,-34)
LIG(-13,-27,-13,-33)
LIG(-7,-27,-13,-27)
LIG(-7,-33,-7,-27)
LIG(-13,-33,-7,-33)
FSYM
SYM  #button
BB(-14,-24,-5,-16)
TITLE -10 -20  #LoadOut
MODEL 59
PROP                                                                                                                                    
REC(-13,-23,6,6,r)
VIS 1
PIN(-5,-20,0.000,0.000)LoadOut
LIG(-6,-20,-5,-20)
LIG(-14,-16,-14,-24)
LIG(-6,-16,-14,-16)
LIG(-6,-24,-6,-16)
LIG(-14,-24,-6,-24)
LIG(-13,-17,-13,-23)
LIG(-7,-17,-13,-17)
LIG(-7,-23,-7,-17)
LIG(-13,-23,-7,-23)
FSYM
SYM  #Light
BB(138,-55,144,-41)
TITLE 140 -41  #Out3
MODEL 49
PROP                                                                                                                                    
REC(139,-54,4,4,r)
VIS 1
PIN(140,-40,0.000,0.000)Out3
LIG(143,-49,143,-54)
LIG(143,-54,142,-55)
LIG(139,-54,139,-49)
LIG(142,-44,142,-47)
LIG(141,-44,144,-44)
LIG(141,-42,143,-44)
LIG(142,-42,144,-44)
LIG(138,-47,144,-47)
LIG(140,-47,140,-40)
LIG(138,-49,138,-47)
LIG(144,-49,138,-49)
LIG(144,-47,144,-49)
LIG(140,-55,139,-54)
LIG(142,-55,140,-55)
FSYM
SYM  #Light
BB(183,-25,189,-11)
TITLE 185 -11  #Out0
MODEL 49
PROP                                                                                                                                    
REC(184,-24,4,4,r)
VIS 1
PIN(185,-10,0.000,0.000)Out0
LIG(188,-19,188,-24)
LIG(188,-24,187,-25)
LIG(184,-24,184,-19)
LIG(187,-14,187,-17)
LIG(186,-14,189,-14)
LIG(186,-12,188,-14)
LIG(187,-12,189,-14)
LIG(183,-17,189,-17)
LIG(185,-17,185,-10)
LIG(183,-19,183,-17)
LIG(189,-19,183,-19)
LIG(189,-17,189,-19)
LIG(185,-25,184,-24)
LIG(187,-25,185,-25)
FSYM
SYM  #Light
BB(153,-45,159,-31)
TITLE 155 -31  #Out2
MODEL 49
PROP                                                                                                                                    
REC(154,-44,4,4,r)
VIS 1
PIN(155,-30,0.000,0.000)Out2
LIG(158,-39,158,-44)
LIG(158,-44,157,-45)
LIG(154,-44,154,-39)
LIG(157,-34,157,-37)
LIG(156,-34,159,-34)
LIG(156,-32,158,-34)
LIG(157,-32,159,-34)
LIG(153,-37,159,-37)
LIG(155,-37,155,-30)
LIG(153,-39,153,-37)
LIG(159,-39,153,-39)
LIG(159,-37,159,-39)
LIG(155,-45,154,-44)
LIG(157,-45,155,-45)
FSYM
LIG(110,-30,155,-30)
LIG(170,-20,110,-20)
LIG(110,-10,185,-10)
LIG(35,-10,70,-10)
LIG(35,20,70,20)
LIG(70,10,35,10)
LIG(70,0,35,0)
LIG(-5,-40,70,-40)
LIG(70,-30,-5,-30)
LIG(-5,-20,70,-20)
LIG(110,-40,140,-40)
TEXT 0 -77  #Very Simple Microprocessor - Output register
TEXT 0 -65  #Etienne Sicard Dec 04
FFIG D:\Documents and Settings\sicard\Mes documents\Dsch3\vsm\Vsm-OutRegister-test.sch
