// Seed: 3044394152
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri id_4
);
  tri  id_6;
  wire id_7;
  wire id_8;
  assign id_6 = id_0;
  assign id_6 = id_6;
  assign module_0 = id_6;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply0 id_6
);
  wire id_8;
  assign id_5 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_0,
      id_1
  );
endmodule
