
GC9A01_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b40  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  08002cc8  08002cc8  00003cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080030dc  080030dc  00005004  2**0
                  CONTENTS
  4 .ARM          00000000  080030dc  080030dc  00005004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080030dc  080030dc  00005004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030dc  080030dc  000040dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080030e0  080030e0  000040e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080030e4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005004  2**0
                  CONTENTS
 10 .bss          00000210  20000004  20000004  00005004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000214  20000214  00005004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00005f36  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000b51  00000000  00000000  0000af6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000280  00000000  00000000  0000bac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000001df  00000000  00000000  0000bd40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000b65  00000000  00000000  0000bf1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00004a40  00000000  00000000  0000ca84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f084  00000000  00000000  000114c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a0548  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000008fc  00000000  00000000  000a058c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000051  00000000  00000000  000a0e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002cb0 	.word	0x08002cb0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08002cb0 	.word	0x08002cb0

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	@ (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <DMA1_Stream0_IRQHandler>:
DMA_Flags_Typedef DMA2_Stream6_Flag;
DMA_Flags_Typedef DMA2_Stream7_Flag;


void DMA1_Stream0_IRQHandler(void)
{
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0
	if(DMA1 -> LISR & DMA_LISR_FEIF0)
 8000208:	4b29      	ldr	r3, [pc, #164]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	f003 0301 	and.w	r3, r3, #1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d009      	beq.n	8000228 <DMA1_Stream0_IRQHandler+0x24>
	{
		DMA1_Stream0_Flag.Fifo_Error_Flag = true;
 8000214:	4b27      	ldr	r3, [pc, #156]	@ (80002b4 <DMA1_Stream0_IRQHandler+0xb0>)
 8000216:	2201      	movs	r2, #1
 8000218:	711a      	strb	r2, [r3, #4]
		DMA1 -> LIFCR |= DMA_LIFCR_CFEIF0;
 800021a:	4b25      	ldr	r3, [pc, #148]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800021c:	689b      	ldr	r3, [r3, #8]
 800021e:	4a24      	ldr	r2, [pc, #144]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 8000220:	f043 0301 	orr.w	r3, r3, #1
 8000224:	6093      	str	r3, [r2, #8]
	else if(DMA1 -> LISR & DMA_LISR_TCIF0)
	{
		DMA1_Stream0_Flag.Transfer_Complete_Flag = true;
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF0;
	}
}
 8000226:	e03e      	b.n	80002a6 <DMA1_Stream0_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_DMEIF0)
 8000228:	4b21      	ldr	r3, [pc, #132]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	f003 0304 	and.w	r3, r3, #4
 8000230:	2b00      	cmp	r3, #0
 8000232:	d009      	beq.n	8000248 <DMA1_Stream0_IRQHandler+0x44>
		DMA1_Stream0_Flag.Direct_Mode_Error_Flag = true;
 8000234:	4b1f      	ldr	r3, [pc, #124]	@ (80002b4 <DMA1_Stream0_IRQHandler+0xb0>)
 8000236:	2201      	movs	r2, #1
 8000238:	70da      	strb	r2, [r3, #3]
		DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 800023a:	4b1d      	ldr	r3, [pc, #116]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800023c:	689b      	ldr	r3, [r3, #8]
 800023e:	4a1c      	ldr	r2, [pc, #112]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 8000240:	f043 0304 	orr.w	r3, r3, #4
 8000244:	6093      	str	r3, [r2, #8]
}
 8000246:	e02e      	b.n	80002a6 <DMA1_Stream0_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_TEIF0)
 8000248:	4b19      	ldr	r3, [pc, #100]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	f003 0308 	and.w	r3, r3, #8
 8000250:	2b00      	cmp	r3, #0
 8000252:	d009      	beq.n	8000268 <DMA1_Stream0_IRQHandler+0x64>
		DMA1_Stream0_Flag.Transfer_Error_Flag = true;
 8000254:	4b17      	ldr	r3, [pc, #92]	@ (80002b4 <DMA1_Stream0_IRQHandler+0xb0>)
 8000256:	2201      	movs	r2, #1
 8000258:	709a      	strb	r2, [r3, #2]
		DMA1 -> LIFCR |= DMA_LIFCR_CTEIF0;
 800025a:	4b15      	ldr	r3, [pc, #84]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800025c:	689b      	ldr	r3, [r3, #8]
 800025e:	4a14      	ldr	r2, [pc, #80]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 8000260:	f043 0308 	orr.w	r3, r3, #8
 8000264:	6093      	str	r3, [r2, #8]
}
 8000266:	e01e      	b.n	80002a6 <DMA1_Stream0_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_HTIF0)
 8000268:	4b11      	ldr	r3, [pc, #68]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	f003 0310 	and.w	r3, r3, #16
 8000270:	2b00      	cmp	r3, #0
 8000272:	d009      	beq.n	8000288 <DMA1_Stream0_IRQHandler+0x84>
		DMA1_Stream0_Flag.Half_Transfer_Complete_Flag = true;
 8000274:	4b0f      	ldr	r3, [pc, #60]	@ (80002b4 <DMA1_Stream0_IRQHandler+0xb0>)
 8000276:	2201      	movs	r2, #1
 8000278:	705a      	strb	r2, [r3, #1]
		DMA1 -> LIFCR |= DMA_LIFCR_CHTIF0;
 800027a:	4b0d      	ldr	r3, [pc, #52]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800027c:	689b      	ldr	r3, [r3, #8]
 800027e:	4a0c      	ldr	r2, [pc, #48]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 8000280:	f043 0310 	orr.w	r3, r3, #16
 8000284:	6093      	str	r3, [r2, #8]
}
 8000286:	e00e      	b.n	80002a6 <DMA1_Stream0_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_TCIF0)
 8000288:	4b09      	ldr	r3, [pc, #36]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	f003 0320 	and.w	r3, r3, #32
 8000290:	2b00      	cmp	r3, #0
 8000292:	d008      	beq.n	80002a6 <DMA1_Stream0_IRQHandler+0xa2>
		DMA1_Stream0_Flag.Transfer_Complete_Flag = true;
 8000294:	4b07      	ldr	r3, [pc, #28]	@ (80002b4 <DMA1_Stream0_IRQHandler+0xb0>)
 8000296:	2201      	movs	r2, #1
 8000298:	701a      	strb	r2, [r3, #0]
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF0;
 800029a:	4b05      	ldr	r3, [pc, #20]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800029c:	689b      	ldr	r3, [r3, #8]
 800029e:	4a04      	ldr	r2, [pc, #16]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 80002a0:	f043 0320 	orr.w	r3, r3, #32
 80002a4:	6093      	str	r3, [r2, #8]
}
 80002a6:	bf00      	nop
 80002a8:	46bd      	mov	sp, r7
 80002aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ae:	4770      	bx	lr
 80002b0:	40026000 	.word	0x40026000
 80002b4:	20000020 	.word	0x20000020

080002b8 <DMA1_Stream1_IRQHandler>:

void DMA1_Stream1_IRQHandler(void)
{
 80002b8:	b480      	push	{r7}
 80002ba:	af00      	add	r7, sp, #0
	if(DMA1 -> LISR & DMA_LISR_FEIF1)
 80002bc:	4b29      	ldr	r3, [pc, #164]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d009      	beq.n	80002dc <DMA1_Stream1_IRQHandler+0x24>
	{
		DMA1_Stream1_Flag.Fifo_Error_Flag = true;
 80002c8:	4b27      	ldr	r3, [pc, #156]	@ (8000368 <DMA1_Stream1_IRQHandler+0xb0>)
 80002ca:	2201      	movs	r2, #1
 80002cc:	711a      	strb	r2, [r3, #4]
		DMA1 -> LIFCR |= DMA_LIFCR_CFEIF1;
 80002ce:	4b25      	ldr	r3, [pc, #148]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 80002d0:	689b      	ldr	r3, [r3, #8]
 80002d2:	4a24      	ldr	r2, [pc, #144]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 80002d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80002d8:	6093      	str	r3, [r2, #8]
	else if(DMA1 -> LISR & DMA_LISR_TCIF1)
	{
		DMA1_Stream1_Flag.Transfer_Complete_Flag = true;
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF1;
	}
}
 80002da:	e03e      	b.n	800035a <DMA1_Stream1_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_DMEIF1)
 80002dc:	4b21      	ldr	r3, [pc, #132]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d009      	beq.n	80002fc <DMA1_Stream1_IRQHandler+0x44>
		DMA1_Stream1_Flag.Direct_Mode_Error_Flag = true;
 80002e8:	4b1f      	ldr	r3, [pc, #124]	@ (8000368 <DMA1_Stream1_IRQHandler+0xb0>)
 80002ea:	2201      	movs	r2, #1
 80002ec:	70da      	strb	r2, [r3, #3]
		DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 80002ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 80002f0:	689b      	ldr	r3, [r3, #8]
 80002f2:	4a1c      	ldr	r2, [pc, #112]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 80002f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002f8:	6093      	str	r3, [r2, #8]
}
 80002fa:	e02e      	b.n	800035a <DMA1_Stream1_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_TEIF1)
 80002fc:	4b19      	ldr	r3, [pc, #100]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000304:	2b00      	cmp	r3, #0
 8000306:	d009      	beq.n	800031c <DMA1_Stream1_IRQHandler+0x64>
		DMA1_Stream1_Flag.Transfer_Error_Flag = true;
 8000308:	4b17      	ldr	r3, [pc, #92]	@ (8000368 <DMA1_Stream1_IRQHandler+0xb0>)
 800030a:	2201      	movs	r2, #1
 800030c:	709a      	strb	r2, [r3, #2]
		DMA1 -> LIFCR |= DMA_LIFCR_CTEIF1;
 800030e:	4b15      	ldr	r3, [pc, #84]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 8000310:	689b      	ldr	r3, [r3, #8]
 8000312:	4a14      	ldr	r2, [pc, #80]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 8000314:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000318:	6093      	str	r3, [r2, #8]
}
 800031a:	e01e      	b.n	800035a <DMA1_Stream1_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_HTIF1)
 800031c:	4b11      	ldr	r3, [pc, #68]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000324:	2b00      	cmp	r3, #0
 8000326:	d009      	beq.n	800033c <DMA1_Stream1_IRQHandler+0x84>
		DMA1_Stream1_Flag.Half_Transfer_Complete_Flag = true;
 8000328:	4b0f      	ldr	r3, [pc, #60]	@ (8000368 <DMA1_Stream1_IRQHandler+0xb0>)
 800032a:	2201      	movs	r2, #1
 800032c:	705a      	strb	r2, [r3, #1]
		DMA1 -> LIFCR |= DMA_LIFCR_CHTIF1;
 800032e:	4b0d      	ldr	r3, [pc, #52]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 8000330:	689b      	ldr	r3, [r3, #8]
 8000332:	4a0c      	ldr	r2, [pc, #48]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 8000334:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000338:	6093      	str	r3, [r2, #8]
}
 800033a:	e00e      	b.n	800035a <DMA1_Stream1_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_TCIF1)
 800033c:	4b09      	ldr	r3, [pc, #36]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000344:	2b00      	cmp	r3, #0
 8000346:	d008      	beq.n	800035a <DMA1_Stream1_IRQHandler+0xa2>
		DMA1_Stream1_Flag.Transfer_Complete_Flag = true;
 8000348:	4b07      	ldr	r3, [pc, #28]	@ (8000368 <DMA1_Stream1_IRQHandler+0xb0>)
 800034a:	2201      	movs	r2, #1
 800034c:	701a      	strb	r2, [r3, #0]
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF1;
 800034e:	4b05      	ldr	r3, [pc, #20]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 8000350:	689b      	ldr	r3, [r3, #8]
 8000352:	4a04      	ldr	r2, [pc, #16]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 8000354:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000358:	6093      	str	r3, [r2, #8]
}
 800035a:	bf00      	nop
 800035c:	46bd      	mov	sp, r7
 800035e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000362:	4770      	bx	lr
 8000364:	40026000 	.word	0x40026000
 8000368:	20000028 	.word	0x20000028

0800036c <DMA1_Stream2_IRQHandler>:

void DMA1_Stream2_IRQHandler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
	if(DMA1 -> LISR & DMA_LISR_FEIF2)
 8000370:	4b29      	ldr	r3, [pc, #164]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000378:	2b00      	cmp	r3, #0
 800037a:	d009      	beq.n	8000390 <DMA1_Stream2_IRQHandler+0x24>
	{
		DMA1_Stream2_Flag.Fifo_Error_Flag = true;
 800037c:	4b27      	ldr	r3, [pc, #156]	@ (800041c <DMA1_Stream2_IRQHandler+0xb0>)
 800037e:	2201      	movs	r2, #1
 8000380:	711a      	strb	r2, [r3, #4]
		DMA1 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8000382:	4b25      	ldr	r3, [pc, #148]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 8000384:	689b      	ldr	r3, [r3, #8]
 8000386:	4a24      	ldr	r2, [pc, #144]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 8000388:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800038c:	6093      	str	r3, [r2, #8]
	else if(DMA1 -> LISR & DMA_LISR_TCIF2)
	{
		DMA1_Stream2_Flag.Transfer_Complete_Flag = true;
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF2;
	}
}
 800038e:	e03e      	b.n	800040e <DMA1_Stream2_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_DMEIF2)
 8000390:	4b21      	ldr	r3, [pc, #132]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000398:	2b00      	cmp	r3, #0
 800039a:	d009      	beq.n	80003b0 <DMA1_Stream2_IRQHandler+0x44>
		DMA1_Stream2_Flag.Direct_Mode_Error_Flag = true;
 800039c:	4b1f      	ldr	r3, [pc, #124]	@ (800041c <DMA1_Stream2_IRQHandler+0xb0>)
 800039e:	2201      	movs	r2, #1
 80003a0:	70da      	strb	r2, [r3, #3]
		DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 80003a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003a4:	689b      	ldr	r3, [r3, #8]
 80003a6:	4a1c      	ldr	r2, [pc, #112]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003ac:	6093      	str	r3, [r2, #8]
}
 80003ae:	e02e      	b.n	800040e <DMA1_Stream2_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_TEIF2)
 80003b0:	4b19      	ldr	r3, [pc, #100]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d009      	beq.n	80003d0 <DMA1_Stream2_IRQHandler+0x64>
		DMA1_Stream2_Flag.Transfer_Error_Flag = true;
 80003bc:	4b17      	ldr	r3, [pc, #92]	@ (800041c <DMA1_Stream2_IRQHandler+0xb0>)
 80003be:	2201      	movs	r2, #1
 80003c0:	709a      	strb	r2, [r3, #2]
		DMA1 -> LIFCR |= DMA_LIFCR_CTEIF2;
 80003c2:	4b15      	ldr	r3, [pc, #84]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003c4:	689b      	ldr	r3, [r3, #8]
 80003c6:	4a14      	ldr	r2, [pc, #80]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80003cc:	6093      	str	r3, [r2, #8]
}
 80003ce:	e01e      	b.n	800040e <DMA1_Stream2_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_HTIF2)
 80003d0:	4b11      	ldr	r3, [pc, #68]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d009      	beq.n	80003f0 <DMA1_Stream2_IRQHandler+0x84>
		DMA1_Stream2_Flag.Half_Transfer_Complete_Flag = true;
 80003dc:	4b0f      	ldr	r3, [pc, #60]	@ (800041c <DMA1_Stream2_IRQHandler+0xb0>)
 80003de:	2201      	movs	r2, #1
 80003e0:	705a      	strb	r2, [r3, #1]
		DMA1 -> LIFCR |= DMA_LIFCR_CHTIF2;
 80003e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003e4:	689b      	ldr	r3, [r3, #8]
 80003e6:	4a0c      	ldr	r2, [pc, #48]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80003ec:	6093      	str	r3, [r2, #8]
}
 80003ee:	e00e      	b.n	800040e <DMA1_Stream2_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_TCIF2)
 80003f0:	4b09      	ldr	r3, [pc, #36]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d008      	beq.n	800040e <DMA1_Stream2_IRQHandler+0xa2>
		DMA1_Stream2_Flag.Transfer_Complete_Flag = true;
 80003fc:	4b07      	ldr	r3, [pc, #28]	@ (800041c <DMA1_Stream2_IRQHandler+0xb0>)
 80003fe:	2201      	movs	r2, #1
 8000400:	701a      	strb	r2, [r3, #0]
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF2;
 8000402:	4b05      	ldr	r3, [pc, #20]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 8000404:	689b      	ldr	r3, [r3, #8]
 8000406:	4a04      	ldr	r2, [pc, #16]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 8000408:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800040c:	6093      	str	r3, [r2, #8]
}
 800040e:	bf00      	nop
 8000410:	46bd      	mov	sp, r7
 8000412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000416:	4770      	bx	lr
 8000418:	40026000 	.word	0x40026000
 800041c:	20000030 	.word	0x20000030

08000420 <DMA1_Stream3_IRQHandler>:

void DMA1_Stream3_IRQHandler(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0
	if(DMA1 -> LISR & DMA_LISR_FEIF3)
 8000424:	4b29      	ldr	r3, [pc, #164]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800042c:	2b00      	cmp	r3, #0
 800042e:	d009      	beq.n	8000444 <DMA1_Stream3_IRQHandler+0x24>
	{
		DMA1_Stream3_Flag.Fifo_Error_Flag = true;
 8000430:	4b27      	ldr	r3, [pc, #156]	@ (80004d0 <DMA1_Stream3_IRQHandler+0xb0>)
 8000432:	2201      	movs	r2, #1
 8000434:	711a      	strb	r2, [r3, #4]
		DMA1 -> LIFCR |= DMA_LIFCR_CFEIF3;
 8000436:	4b25      	ldr	r3, [pc, #148]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 8000438:	689b      	ldr	r3, [r3, #8]
 800043a:	4a24      	ldr	r2, [pc, #144]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 800043c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000440:	6093      	str	r3, [r2, #8]
	else if(DMA1 -> LISR & DMA_LISR_TCIF3)
	{
		DMA1_Stream3_Flag.Transfer_Complete_Flag = true;
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF3;
	}
}
 8000442:	e03e      	b.n	80004c2 <DMA1_Stream3_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_DMEIF3)
 8000444:	4b21      	ldr	r3, [pc, #132]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800044c:	2b00      	cmp	r3, #0
 800044e:	d009      	beq.n	8000464 <DMA1_Stream3_IRQHandler+0x44>
		DMA1_Stream3_Flag.Direct_Mode_Error_Flag = true;
 8000450:	4b1f      	ldr	r3, [pc, #124]	@ (80004d0 <DMA1_Stream3_IRQHandler+0xb0>)
 8000452:	2201      	movs	r2, #1
 8000454:	70da      	strb	r2, [r3, #3]
		DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 8000456:	4b1d      	ldr	r3, [pc, #116]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 8000458:	689b      	ldr	r3, [r3, #8]
 800045a:	4a1c      	ldr	r2, [pc, #112]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 800045c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000460:	6093      	str	r3, [r2, #8]
}
 8000462:	e02e      	b.n	80004c2 <DMA1_Stream3_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_TEIF3)
 8000464:	4b19      	ldr	r3, [pc, #100]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800046c:	2b00      	cmp	r3, #0
 800046e:	d009      	beq.n	8000484 <DMA1_Stream3_IRQHandler+0x64>
		DMA1_Stream3_Flag.Transfer_Error_Flag = true;
 8000470:	4b17      	ldr	r3, [pc, #92]	@ (80004d0 <DMA1_Stream3_IRQHandler+0xb0>)
 8000472:	2201      	movs	r2, #1
 8000474:	709a      	strb	r2, [r3, #2]
		DMA1 -> LIFCR |= DMA_LIFCR_CTEIF3;
 8000476:	4b15      	ldr	r3, [pc, #84]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 8000478:	689b      	ldr	r3, [r3, #8]
 800047a:	4a14      	ldr	r2, [pc, #80]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 800047c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000480:	6093      	str	r3, [r2, #8]
}
 8000482:	e01e      	b.n	80004c2 <DMA1_Stream3_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_HTIF3)
 8000484:	4b11      	ldr	r3, [pc, #68]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800048c:	2b00      	cmp	r3, #0
 800048e:	d009      	beq.n	80004a4 <DMA1_Stream3_IRQHandler+0x84>
		DMA1_Stream3_Flag.Half_Transfer_Complete_Flag = true;
 8000490:	4b0f      	ldr	r3, [pc, #60]	@ (80004d0 <DMA1_Stream3_IRQHandler+0xb0>)
 8000492:	2201      	movs	r2, #1
 8000494:	705a      	strb	r2, [r3, #1]
		DMA1 -> LIFCR |= DMA_LIFCR_CHTIF3;
 8000496:	4b0d      	ldr	r3, [pc, #52]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 8000498:	689b      	ldr	r3, [r3, #8]
 800049a:	4a0c      	ldr	r2, [pc, #48]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 800049c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80004a0:	6093      	str	r3, [r2, #8]
}
 80004a2:	e00e      	b.n	80004c2 <DMA1_Stream3_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_TCIF3)
 80004a4:	4b09      	ldr	r3, [pc, #36]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d008      	beq.n	80004c2 <DMA1_Stream3_IRQHandler+0xa2>
		DMA1_Stream3_Flag.Transfer_Complete_Flag = true;
 80004b0:	4b07      	ldr	r3, [pc, #28]	@ (80004d0 <DMA1_Stream3_IRQHandler+0xb0>)
 80004b2:	2201      	movs	r2, #1
 80004b4:	701a      	strb	r2, [r3, #0]
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF3;
 80004b6:	4b05      	ldr	r3, [pc, #20]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 80004b8:	689b      	ldr	r3, [r3, #8]
 80004ba:	4a04      	ldr	r2, [pc, #16]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 80004bc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80004c0:	6093      	str	r3, [r2, #8]
}
 80004c2:	bf00      	nop
 80004c4:	46bd      	mov	sp, r7
 80004c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ca:	4770      	bx	lr
 80004cc:	40026000 	.word	0x40026000
 80004d0:	20000038 	.word	0x20000038

080004d4 <DMA1_Stream4_IRQHandler>:

void DMA1_Stream4_IRQHandler(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0
	if(DMA1 -> HISR & DMA_HISR_FEIF4)
 80004d8:	4b29      	ldr	r3, [pc, #164]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 80004da:	685b      	ldr	r3, [r3, #4]
 80004dc:	f003 0301 	and.w	r3, r3, #1
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d009      	beq.n	80004f8 <DMA1_Stream4_IRQHandler+0x24>
	{
		DMA1_Stream4_Flag.Fifo_Error_Flag = true;
 80004e4:	4b27      	ldr	r3, [pc, #156]	@ (8000584 <DMA1_Stream4_IRQHandler+0xb0>)
 80004e6:	2201      	movs	r2, #1
 80004e8:	711a      	strb	r2, [r3, #4]
		DMA1 -> HIFCR |= DMA_HIFCR_CFEIF4;
 80004ea:	4b25      	ldr	r3, [pc, #148]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 80004ec:	68db      	ldr	r3, [r3, #12]
 80004ee:	4a24      	ldr	r2, [pc, #144]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 80004f0:	f043 0301 	orr.w	r3, r3, #1
 80004f4:	60d3      	str	r3, [r2, #12]
	else if(DMA1 -> HISR & DMA_HISR_TCIF4)
	{
		DMA1_Stream4_Flag.Transfer_Complete_Flag = true;
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF4;
	}
}
 80004f6:	e03e      	b.n	8000576 <DMA1_Stream4_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_DMEIF4)
 80004f8:	4b21      	ldr	r3, [pc, #132]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 80004fa:	685b      	ldr	r3, [r3, #4]
 80004fc:	f003 0304 	and.w	r3, r3, #4
 8000500:	2b00      	cmp	r3, #0
 8000502:	d009      	beq.n	8000518 <DMA1_Stream4_IRQHandler+0x44>
		DMA1_Stream4_Flag.Direct_Mode_Error_Flag = true;
 8000504:	4b1f      	ldr	r3, [pc, #124]	@ (8000584 <DMA1_Stream4_IRQHandler+0xb0>)
 8000506:	2201      	movs	r2, #1
 8000508:	70da      	strb	r2, [r3, #3]
		DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 800050a:	4b1d      	ldr	r3, [pc, #116]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 800050c:	68db      	ldr	r3, [r3, #12]
 800050e:	4a1c      	ldr	r2, [pc, #112]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 8000510:	f043 0304 	orr.w	r3, r3, #4
 8000514:	60d3      	str	r3, [r2, #12]
}
 8000516:	e02e      	b.n	8000576 <DMA1_Stream4_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_TEIF4)
 8000518:	4b19      	ldr	r3, [pc, #100]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 800051a:	685b      	ldr	r3, [r3, #4]
 800051c:	f003 0308 	and.w	r3, r3, #8
 8000520:	2b00      	cmp	r3, #0
 8000522:	d009      	beq.n	8000538 <DMA1_Stream4_IRQHandler+0x64>
		DMA1_Stream4_Flag.Transfer_Error_Flag = true;
 8000524:	4b17      	ldr	r3, [pc, #92]	@ (8000584 <DMA1_Stream4_IRQHandler+0xb0>)
 8000526:	2201      	movs	r2, #1
 8000528:	709a      	strb	r2, [r3, #2]
		DMA1 -> HIFCR |= DMA_HIFCR_CTEIF4;
 800052a:	4b15      	ldr	r3, [pc, #84]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 800052c:	68db      	ldr	r3, [r3, #12]
 800052e:	4a14      	ldr	r2, [pc, #80]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 8000530:	f043 0308 	orr.w	r3, r3, #8
 8000534:	60d3      	str	r3, [r2, #12]
}
 8000536:	e01e      	b.n	8000576 <DMA1_Stream4_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_HTIF4)
 8000538:	4b11      	ldr	r3, [pc, #68]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 800053a:	685b      	ldr	r3, [r3, #4]
 800053c:	f003 0310 	and.w	r3, r3, #16
 8000540:	2b00      	cmp	r3, #0
 8000542:	d009      	beq.n	8000558 <DMA1_Stream4_IRQHandler+0x84>
		DMA1_Stream4_Flag.Half_Transfer_Complete_Flag = true;
 8000544:	4b0f      	ldr	r3, [pc, #60]	@ (8000584 <DMA1_Stream4_IRQHandler+0xb0>)
 8000546:	2201      	movs	r2, #1
 8000548:	705a      	strb	r2, [r3, #1]
		DMA1 -> HIFCR |= DMA_HIFCR_CHTIF4;
 800054a:	4b0d      	ldr	r3, [pc, #52]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 800054c:	68db      	ldr	r3, [r3, #12]
 800054e:	4a0c      	ldr	r2, [pc, #48]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 8000550:	f043 0310 	orr.w	r3, r3, #16
 8000554:	60d3      	str	r3, [r2, #12]
}
 8000556:	e00e      	b.n	8000576 <DMA1_Stream4_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_TCIF4)
 8000558:	4b09      	ldr	r3, [pc, #36]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 800055a:	685b      	ldr	r3, [r3, #4]
 800055c:	f003 0320 	and.w	r3, r3, #32
 8000560:	2b00      	cmp	r3, #0
 8000562:	d008      	beq.n	8000576 <DMA1_Stream4_IRQHandler+0xa2>
		DMA1_Stream4_Flag.Transfer_Complete_Flag = true;
 8000564:	4b07      	ldr	r3, [pc, #28]	@ (8000584 <DMA1_Stream4_IRQHandler+0xb0>)
 8000566:	2201      	movs	r2, #1
 8000568:	701a      	strb	r2, [r3, #0]
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF4;
 800056a:	4b05      	ldr	r3, [pc, #20]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 800056c:	68db      	ldr	r3, [r3, #12]
 800056e:	4a04      	ldr	r2, [pc, #16]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 8000570:	f043 0320 	orr.w	r3, r3, #32
 8000574:	60d3      	str	r3, [r2, #12]
}
 8000576:	bf00      	nop
 8000578:	46bd      	mov	sp, r7
 800057a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057e:	4770      	bx	lr
 8000580:	40026000 	.word	0x40026000
 8000584:	20000040 	.word	0x20000040

08000588 <DMA1_Stream5_IRQHandler>:

void DMA1_Stream5_IRQHandler(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
	if(DMA1 -> HISR & DMA_HISR_FEIF5)
 800058c:	4b29      	ldr	r3, [pc, #164]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 800058e:	685b      	ldr	r3, [r3, #4]
 8000590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000594:	2b00      	cmp	r3, #0
 8000596:	d009      	beq.n	80005ac <DMA1_Stream5_IRQHandler+0x24>
	{
		DMA1_Stream5_Flag.Fifo_Error_Flag = true;
 8000598:	4b27      	ldr	r3, [pc, #156]	@ (8000638 <DMA1_Stream5_IRQHandler+0xb0>)
 800059a:	2201      	movs	r2, #1
 800059c:	711a      	strb	r2, [r3, #4]
		DMA1 -> HIFCR |= DMA_HIFCR_CFEIF5;
 800059e:	4b25      	ldr	r3, [pc, #148]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005a0:	68db      	ldr	r3, [r3, #12]
 80005a2:	4a24      	ldr	r2, [pc, #144]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80005a8:	60d3      	str	r3, [r2, #12]
	else if(DMA1 -> HISR & DMA_HISR_TCIF5)
	{
		DMA1_Stream5_Flag.Transfer_Complete_Flag = true;
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF5;
	}
}
 80005aa:	e03e      	b.n	800062a <DMA1_Stream5_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_DMEIF5)
 80005ac:	4b21      	ldr	r3, [pc, #132]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d009      	beq.n	80005cc <DMA1_Stream5_IRQHandler+0x44>
		DMA1_Stream5_Flag.Direct_Mode_Error_Flag = true;
 80005b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000638 <DMA1_Stream5_IRQHandler+0xb0>)
 80005ba:	2201      	movs	r2, #1
 80005bc:	70da      	strb	r2, [r3, #3]
		DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 80005be:	4b1d      	ldr	r3, [pc, #116]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005c0:	68db      	ldr	r3, [r3, #12]
 80005c2:	4a1c      	ldr	r2, [pc, #112]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80005c8:	60d3      	str	r3, [r2, #12]
}
 80005ca:	e02e      	b.n	800062a <DMA1_Stream5_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_TEIF5)
 80005cc:	4b19      	ldr	r3, [pc, #100]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005ce:	685b      	ldr	r3, [r3, #4]
 80005d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d009      	beq.n	80005ec <DMA1_Stream5_IRQHandler+0x64>
		DMA1_Stream5_Flag.Transfer_Error_Flag = true;
 80005d8:	4b17      	ldr	r3, [pc, #92]	@ (8000638 <DMA1_Stream5_IRQHandler+0xb0>)
 80005da:	2201      	movs	r2, #1
 80005dc:	709a      	strb	r2, [r3, #2]
		DMA1 -> HIFCR |= DMA_HIFCR_CTEIF5;
 80005de:	4b15      	ldr	r3, [pc, #84]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005e0:	68db      	ldr	r3, [r3, #12]
 80005e2:	4a14      	ldr	r2, [pc, #80]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005e4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80005e8:	60d3      	str	r3, [r2, #12]
}
 80005ea:	e01e      	b.n	800062a <DMA1_Stream5_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_HTIF5)
 80005ec:	4b11      	ldr	r3, [pc, #68]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005ee:	685b      	ldr	r3, [r3, #4]
 80005f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d009      	beq.n	800060c <DMA1_Stream5_IRQHandler+0x84>
		DMA1_Stream5_Flag.Half_Transfer_Complete_Flag = true;
 80005f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000638 <DMA1_Stream5_IRQHandler+0xb0>)
 80005fa:	2201      	movs	r2, #1
 80005fc:	705a      	strb	r2, [r3, #1]
		DMA1 -> HIFCR |= DMA_HIFCR_CHTIF5;
 80005fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 8000600:	68db      	ldr	r3, [r3, #12]
 8000602:	4a0c      	ldr	r2, [pc, #48]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 8000604:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000608:	60d3      	str	r3, [r2, #12]
}
 800060a:	e00e      	b.n	800062a <DMA1_Stream5_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_TCIF5)
 800060c:	4b09      	ldr	r3, [pc, #36]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 800060e:	685b      	ldr	r3, [r3, #4]
 8000610:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000614:	2b00      	cmp	r3, #0
 8000616:	d008      	beq.n	800062a <DMA1_Stream5_IRQHandler+0xa2>
		DMA1_Stream5_Flag.Transfer_Complete_Flag = true;
 8000618:	4b07      	ldr	r3, [pc, #28]	@ (8000638 <DMA1_Stream5_IRQHandler+0xb0>)
 800061a:	2201      	movs	r2, #1
 800061c:	701a      	strb	r2, [r3, #0]
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF5;
 800061e:	4b05      	ldr	r3, [pc, #20]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 8000620:	68db      	ldr	r3, [r3, #12]
 8000622:	4a04      	ldr	r2, [pc, #16]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 8000624:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000628:	60d3      	str	r3, [r2, #12]
}
 800062a:	bf00      	nop
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	40026000 	.word	0x40026000
 8000638:	20000048 	.word	0x20000048

0800063c <DMA1_Stream6_IRQHandler>:

void DMA1_Stream6_IRQHandler(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
	if(DMA1 -> HISR & DMA_HISR_FEIF6)
 8000640:	4b29      	ldr	r3, [pc, #164]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000642:	685b      	ldr	r3, [r3, #4]
 8000644:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000648:	2b00      	cmp	r3, #0
 800064a:	d009      	beq.n	8000660 <DMA1_Stream6_IRQHandler+0x24>
	{
		DMA1_Stream6_Flag.Fifo_Error_Flag = true;
 800064c:	4b27      	ldr	r3, [pc, #156]	@ (80006ec <DMA1_Stream6_IRQHandler+0xb0>)
 800064e:	2201      	movs	r2, #1
 8000650:	711a      	strb	r2, [r3, #4]
		DMA1 -> HIFCR |= DMA_HIFCR_CFEIF6;
 8000652:	4b25      	ldr	r3, [pc, #148]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000654:	68db      	ldr	r3, [r3, #12]
 8000656:	4a24      	ldr	r2, [pc, #144]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000658:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800065c:	60d3      	str	r3, [r2, #12]
	else if(DMA1 -> HISR & DMA_HISR_TCIF6)
	{
		DMA1_Stream6_Flag.Transfer_Complete_Flag = true;
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF6;
	}
}
 800065e:	e03e      	b.n	80006de <DMA1_Stream6_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_DMEIF6)
 8000660:	4b21      	ldr	r3, [pc, #132]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000662:	685b      	ldr	r3, [r3, #4]
 8000664:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000668:	2b00      	cmp	r3, #0
 800066a:	d009      	beq.n	8000680 <DMA1_Stream6_IRQHandler+0x44>
		DMA1_Stream6_Flag.Direct_Mode_Error_Flag = true;
 800066c:	4b1f      	ldr	r3, [pc, #124]	@ (80006ec <DMA1_Stream6_IRQHandler+0xb0>)
 800066e:	2201      	movs	r2, #1
 8000670:	70da      	strb	r2, [r3, #3]
		DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 8000672:	4b1d      	ldr	r3, [pc, #116]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000674:	68db      	ldr	r3, [r3, #12]
 8000676:	4a1c      	ldr	r2, [pc, #112]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000678:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800067c:	60d3      	str	r3, [r2, #12]
}
 800067e:	e02e      	b.n	80006de <DMA1_Stream6_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_TEIF6)
 8000680:	4b19      	ldr	r3, [pc, #100]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000682:	685b      	ldr	r3, [r3, #4]
 8000684:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000688:	2b00      	cmp	r3, #0
 800068a:	d009      	beq.n	80006a0 <DMA1_Stream6_IRQHandler+0x64>
		DMA1_Stream6_Flag.Transfer_Error_Flag = true;
 800068c:	4b17      	ldr	r3, [pc, #92]	@ (80006ec <DMA1_Stream6_IRQHandler+0xb0>)
 800068e:	2201      	movs	r2, #1
 8000690:	709a      	strb	r2, [r3, #2]
		DMA1 -> HIFCR |= DMA_HIFCR_CTEIF6;
 8000692:	4b15      	ldr	r3, [pc, #84]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000694:	68db      	ldr	r3, [r3, #12]
 8000696:	4a14      	ldr	r2, [pc, #80]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000698:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800069c:	60d3      	str	r3, [r2, #12]
}
 800069e:	e01e      	b.n	80006de <DMA1_Stream6_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_HTIF6)
 80006a0:	4b11      	ldr	r3, [pc, #68]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 80006a2:	685b      	ldr	r3, [r3, #4]
 80006a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d009      	beq.n	80006c0 <DMA1_Stream6_IRQHandler+0x84>
		DMA1_Stream6_Flag.Half_Transfer_Complete_Flag = true;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	@ (80006ec <DMA1_Stream6_IRQHandler+0xb0>)
 80006ae:	2201      	movs	r2, #1
 80006b0:	705a      	strb	r2, [r3, #1]
		DMA1 -> HIFCR |= DMA_HIFCR_CHTIF6;
 80006b2:	4b0d      	ldr	r3, [pc, #52]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 80006b4:	68db      	ldr	r3, [r3, #12]
 80006b6:	4a0c      	ldr	r2, [pc, #48]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 80006b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006bc:	60d3      	str	r3, [r2, #12]
}
 80006be:	e00e      	b.n	80006de <DMA1_Stream6_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_TCIF6)
 80006c0:	4b09      	ldr	r3, [pc, #36]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 80006c2:	685b      	ldr	r3, [r3, #4]
 80006c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d008      	beq.n	80006de <DMA1_Stream6_IRQHandler+0xa2>
		DMA1_Stream6_Flag.Transfer_Complete_Flag = true;
 80006cc:	4b07      	ldr	r3, [pc, #28]	@ (80006ec <DMA1_Stream6_IRQHandler+0xb0>)
 80006ce:	2201      	movs	r2, #1
 80006d0:	701a      	strb	r2, [r3, #0]
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF6;
 80006d2:	4b05      	ldr	r3, [pc, #20]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 80006d4:	68db      	ldr	r3, [r3, #12]
 80006d6:	4a04      	ldr	r2, [pc, #16]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 80006d8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80006dc:	60d3      	str	r3, [r2, #12]
}
 80006de:	bf00      	nop
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr
 80006e8:	40026000 	.word	0x40026000
 80006ec:	20000050 	.word	0x20000050

080006f0 <DMA1_Stream7_IRQHandler>:

void DMA1_Stream7_IRQHandler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
	if(DMA1 -> HISR & DMA_HISR_FEIF7)
 80006f4:	4b29      	ldr	r3, [pc, #164]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 80006f6:	685b      	ldr	r3, [r3, #4]
 80006f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d009      	beq.n	8000714 <DMA1_Stream7_IRQHandler+0x24>
	{
		DMA1_Stream7_Flag.Fifo_Error_Flag = true;
 8000700:	4b27      	ldr	r3, [pc, #156]	@ (80007a0 <DMA1_Stream7_IRQHandler+0xb0>)
 8000702:	2201      	movs	r2, #1
 8000704:	711a      	strb	r2, [r3, #4]
		DMA1 -> HIFCR |= DMA_HIFCR_CFEIF7;
 8000706:	4b25      	ldr	r3, [pc, #148]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000708:	68db      	ldr	r3, [r3, #12]
 800070a:	4a24      	ldr	r2, [pc, #144]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 800070c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000710:	60d3      	str	r3, [r2, #12]
	else if(DMA1 -> HISR & DMA_HISR_TCIF7)
	{
		DMA1_Stream7_Flag.Transfer_Complete_Flag = true;
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF7;
	}
}
 8000712:	e03e      	b.n	8000792 <DMA1_Stream7_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_DMEIF7)
 8000714:	4b21      	ldr	r3, [pc, #132]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000716:	685b      	ldr	r3, [r3, #4]
 8000718:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800071c:	2b00      	cmp	r3, #0
 800071e:	d009      	beq.n	8000734 <DMA1_Stream7_IRQHandler+0x44>
		DMA1_Stream7_Flag.Direct_Mode_Error_Flag = true;
 8000720:	4b1f      	ldr	r3, [pc, #124]	@ (80007a0 <DMA1_Stream7_IRQHandler+0xb0>)
 8000722:	2201      	movs	r2, #1
 8000724:	70da      	strb	r2, [r3, #3]
		DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 8000726:	4b1d      	ldr	r3, [pc, #116]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000728:	68db      	ldr	r3, [r3, #12]
 800072a:	4a1c      	ldr	r2, [pc, #112]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 800072c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000730:	60d3      	str	r3, [r2, #12]
}
 8000732:	e02e      	b.n	8000792 <DMA1_Stream7_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_TEIF7)
 8000734:	4b19      	ldr	r3, [pc, #100]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000736:	685b      	ldr	r3, [r3, #4]
 8000738:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800073c:	2b00      	cmp	r3, #0
 800073e:	d009      	beq.n	8000754 <DMA1_Stream7_IRQHandler+0x64>
		DMA1_Stream7_Flag.Transfer_Error_Flag = true;
 8000740:	4b17      	ldr	r3, [pc, #92]	@ (80007a0 <DMA1_Stream7_IRQHandler+0xb0>)
 8000742:	2201      	movs	r2, #1
 8000744:	709a      	strb	r2, [r3, #2]
		DMA1 -> HIFCR |= DMA_HIFCR_CTEIF7;
 8000746:	4b15      	ldr	r3, [pc, #84]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000748:	68db      	ldr	r3, [r3, #12]
 800074a:	4a14      	ldr	r2, [pc, #80]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 800074c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000750:	60d3      	str	r3, [r2, #12]
}
 8000752:	e01e      	b.n	8000792 <DMA1_Stream7_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_HTIF7)
 8000754:	4b11      	ldr	r3, [pc, #68]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000756:	685b      	ldr	r3, [r3, #4]
 8000758:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800075c:	2b00      	cmp	r3, #0
 800075e:	d009      	beq.n	8000774 <DMA1_Stream7_IRQHandler+0x84>
		DMA1_Stream7_Flag.Half_Transfer_Complete_Flag = true;
 8000760:	4b0f      	ldr	r3, [pc, #60]	@ (80007a0 <DMA1_Stream7_IRQHandler+0xb0>)
 8000762:	2201      	movs	r2, #1
 8000764:	705a      	strb	r2, [r3, #1]
		DMA1 -> HIFCR |= DMA_HIFCR_CHTIF7;
 8000766:	4b0d      	ldr	r3, [pc, #52]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000768:	68db      	ldr	r3, [r3, #12]
 800076a:	4a0c      	ldr	r2, [pc, #48]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 800076c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000770:	60d3      	str	r3, [r2, #12]
}
 8000772:	e00e      	b.n	8000792 <DMA1_Stream7_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_TCIF7)
 8000774:	4b09      	ldr	r3, [pc, #36]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000776:	685b      	ldr	r3, [r3, #4]
 8000778:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800077c:	2b00      	cmp	r3, #0
 800077e:	d008      	beq.n	8000792 <DMA1_Stream7_IRQHandler+0xa2>
		DMA1_Stream7_Flag.Transfer_Complete_Flag = true;
 8000780:	4b07      	ldr	r3, [pc, #28]	@ (80007a0 <DMA1_Stream7_IRQHandler+0xb0>)
 8000782:	2201      	movs	r2, #1
 8000784:	701a      	strb	r2, [r3, #0]
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF7;
 8000786:	4b05      	ldr	r3, [pc, #20]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000788:	68db      	ldr	r3, [r3, #12]
 800078a:	4a04      	ldr	r2, [pc, #16]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 800078c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000790:	60d3      	str	r3, [r2, #12]
}
 8000792:	bf00      	nop
 8000794:	46bd      	mov	sp, r7
 8000796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079a:	4770      	bx	lr
 800079c:	40026000 	.word	0x40026000
 80007a0:	20000058 	.word	0x20000058

080007a4 <DMA2_Stream0_IRQHandler>:


void DMA2_Stream0_IRQHandler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
	if(DMA2 -> LISR & DMA_LISR_FEIF0)
 80007a8:	4b29      	ldr	r3, [pc, #164]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	f003 0301 	and.w	r3, r3, #1
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d009      	beq.n	80007c8 <DMA2_Stream0_IRQHandler+0x24>
	{
		DMA2_Stream0_Flag.Fifo_Error_Flag = true;
 80007b4:	4b27      	ldr	r3, [pc, #156]	@ (8000854 <DMA2_Stream0_IRQHandler+0xb0>)
 80007b6:	2201      	movs	r2, #1
 80007b8:	711a      	strb	r2, [r3, #4]
		DMA2 -> LIFCR |= DMA_LIFCR_CFEIF0;
 80007ba:	4b25      	ldr	r3, [pc, #148]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 80007bc:	689b      	ldr	r3, [r3, #8]
 80007be:	4a24      	ldr	r2, [pc, #144]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 80007c0:	f043 0301 	orr.w	r3, r3, #1
 80007c4:	6093      	str	r3, [r2, #8]
	else if(DMA2 -> LISR & DMA_LISR_TCIF0)
	{
		DMA2_Stream0_Flag.Transfer_Complete_Flag = true;
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF0;
	}
}
 80007c6:	e03e      	b.n	8000846 <DMA2_Stream0_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_DMEIF0)
 80007c8:	4b21      	ldr	r3, [pc, #132]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f003 0304 	and.w	r3, r3, #4
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d009      	beq.n	80007e8 <DMA2_Stream0_IRQHandler+0x44>
		DMA2_Stream0_Flag.Direct_Mode_Error_Flag = true;
 80007d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000854 <DMA2_Stream0_IRQHandler+0xb0>)
 80007d6:	2201      	movs	r2, #1
 80007d8:	70da      	strb	r2, [r3, #3]
		DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 80007da:	4b1d      	ldr	r3, [pc, #116]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 80007dc:	689b      	ldr	r3, [r3, #8]
 80007de:	4a1c      	ldr	r2, [pc, #112]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 80007e0:	f043 0304 	orr.w	r3, r3, #4
 80007e4:	6093      	str	r3, [r2, #8]
}
 80007e6:	e02e      	b.n	8000846 <DMA2_Stream0_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_TEIF0)
 80007e8:	4b19      	ldr	r3, [pc, #100]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	f003 0308 	and.w	r3, r3, #8
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d009      	beq.n	8000808 <DMA2_Stream0_IRQHandler+0x64>
		DMA2_Stream0_Flag.Transfer_Error_Flag = true;
 80007f4:	4b17      	ldr	r3, [pc, #92]	@ (8000854 <DMA2_Stream0_IRQHandler+0xb0>)
 80007f6:	2201      	movs	r2, #1
 80007f8:	709a      	strb	r2, [r3, #2]
		DMA2 -> LIFCR |= DMA_LIFCR_CTEIF0;
 80007fa:	4b15      	ldr	r3, [pc, #84]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 80007fc:	689b      	ldr	r3, [r3, #8]
 80007fe:	4a14      	ldr	r2, [pc, #80]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 8000800:	f043 0308 	orr.w	r3, r3, #8
 8000804:	6093      	str	r3, [r2, #8]
}
 8000806:	e01e      	b.n	8000846 <DMA2_Stream0_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_HTIF0)
 8000808:	4b11      	ldr	r3, [pc, #68]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	f003 0310 	and.w	r3, r3, #16
 8000810:	2b00      	cmp	r3, #0
 8000812:	d009      	beq.n	8000828 <DMA2_Stream0_IRQHandler+0x84>
		DMA2_Stream0_Flag.Half_Transfer_Complete_Flag = true;
 8000814:	4b0f      	ldr	r3, [pc, #60]	@ (8000854 <DMA2_Stream0_IRQHandler+0xb0>)
 8000816:	2201      	movs	r2, #1
 8000818:	705a      	strb	r2, [r3, #1]
		DMA2 -> LIFCR |= DMA_LIFCR_CHTIF0;
 800081a:	4b0d      	ldr	r3, [pc, #52]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 800081c:	689b      	ldr	r3, [r3, #8]
 800081e:	4a0c      	ldr	r2, [pc, #48]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 8000820:	f043 0310 	orr.w	r3, r3, #16
 8000824:	6093      	str	r3, [r2, #8]
}
 8000826:	e00e      	b.n	8000846 <DMA2_Stream0_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_TCIF0)
 8000828:	4b09      	ldr	r3, [pc, #36]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f003 0320 	and.w	r3, r3, #32
 8000830:	2b00      	cmp	r3, #0
 8000832:	d008      	beq.n	8000846 <DMA2_Stream0_IRQHandler+0xa2>
		DMA2_Stream0_Flag.Transfer_Complete_Flag = true;
 8000834:	4b07      	ldr	r3, [pc, #28]	@ (8000854 <DMA2_Stream0_IRQHandler+0xb0>)
 8000836:	2201      	movs	r2, #1
 8000838:	701a      	strb	r2, [r3, #0]
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF0;
 800083a:	4b05      	ldr	r3, [pc, #20]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 800083c:	689b      	ldr	r3, [r3, #8]
 800083e:	4a04      	ldr	r2, [pc, #16]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 8000840:	f043 0320 	orr.w	r3, r3, #32
 8000844:	6093      	str	r3, [r2, #8]
}
 8000846:	bf00      	nop
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	40026400 	.word	0x40026400
 8000854:	20000060 	.word	0x20000060

08000858 <DMA2_Stream1_IRQHandler>:

void DMA2_Stream1_IRQHandler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
	if(DMA2 -> LISR & DMA_LISR_FEIF1)
 800085c:	4b29      	ldr	r3, [pc, #164]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000864:	2b00      	cmp	r3, #0
 8000866:	d009      	beq.n	800087c <DMA2_Stream1_IRQHandler+0x24>
	{
		DMA2_Stream1_Flag.Fifo_Error_Flag = true;
 8000868:	4b27      	ldr	r3, [pc, #156]	@ (8000908 <DMA2_Stream1_IRQHandler+0xb0>)
 800086a:	2201      	movs	r2, #1
 800086c:	711a      	strb	r2, [r3, #4]
		DMA2 -> LIFCR |= DMA_LIFCR_CFEIF1;
 800086e:	4b25      	ldr	r3, [pc, #148]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 8000870:	689b      	ldr	r3, [r3, #8]
 8000872:	4a24      	ldr	r2, [pc, #144]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 8000874:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000878:	6093      	str	r3, [r2, #8]
	else if(DMA2 -> LISR & DMA_LISR_TCIF1)
	{
		DMA2_Stream1_Flag.Transfer_Complete_Flag = true;
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF1;
	}
}
 800087a:	e03e      	b.n	80008fa <DMA2_Stream1_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_DMEIF1)
 800087c:	4b21      	ldr	r3, [pc, #132]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000884:	2b00      	cmp	r3, #0
 8000886:	d009      	beq.n	800089c <DMA2_Stream1_IRQHandler+0x44>
		DMA2_Stream1_Flag.Direct_Mode_Error_Flag = true;
 8000888:	4b1f      	ldr	r3, [pc, #124]	@ (8000908 <DMA2_Stream1_IRQHandler+0xb0>)
 800088a:	2201      	movs	r2, #1
 800088c:	70da      	strb	r2, [r3, #3]
		DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 800088e:	4b1d      	ldr	r3, [pc, #116]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 8000890:	689b      	ldr	r3, [r3, #8]
 8000892:	4a1c      	ldr	r2, [pc, #112]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 8000894:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000898:	6093      	str	r3, [r2, #8]
}
 800089a:	e02e      	b.n	80008fa <DMA2_Stream1_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_TEIF1)
 800089c:	4b19      	ldr	r3, [pc, #100]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d009      	beq.n	80008bc <DMA2_Stream1_IRQHandler+0x64>
		DMA2_Stream1_Flag.Transfer_Error_Flag = true;
 80008a8:	4b17      	ldr	r3, [pc, #92]	@ (8000908 <DMA2_Stream1_IRQHandler+0xb0>)
 80008aa:	2201      	movs	r2, #1
 80008ac:	709a      	strb	r2, [r3, #2]
		DMA2 -> LIFCR |= DMA_LIFCR_CTEIF1;
 80008ae:	4b15      	ldr	r3, [pc, #84]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 80008b0:	689b      	ldr	r3, [r3, #8]
 80008b2:	4a14      	ldr	r2, [pc, #80]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 80008b4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80008b8:	6093      	str	r3, [r2, #8]
}
 80008ba:	e01e      	b.n	80008fa <DMA2_Stream1_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_HTIF1)
 80008bc:	4b11      	ldr	r3, [pc, #68]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d009      	beq.n	80008dc <DMA2_Stream1_IRQHandler+0x84>
		DMA2_Stream1_Flag.Half_Transfer_Complete_Flag = true;
 80008c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000908 <DMA2_Stream1_IRQHandler+0xb0>)
 80008ca:	2201      	movs	r2, #1
 80008cc:	705a      	strb	r2, [r3, #1]
		DMA2 -> LIFCR |= DMA_LIFCR_CHTIF1;
 80008ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 80008d0:	689b      	ldr	r3, [r3, #8]
 80008d2:	4a0c      	ldr	r2, [pc, #48]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 80008d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80008d8:	6093      	str	r3, [r2, #8]
}
 80008da:	e00e      	b.n	80008fa <DMA2_Stream1_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_TCIF1)
 80008dc:	4b09      	ldr	r3, [pc, #36]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d008      	beq.n	80008fa <DMA2_Stream1_IRQHandler+0xa2>
		DMA2_Stream1_Flag.Transfer_Complete_Flag = true;
 80008e8:	4b07      	ldr	r3, [pc, #28]	@ (8000908 <DMA2_Stream1_IRQHandler+0xb0>)
 80008ea:	2201      	movs	r2, #1
 80008ec:	701a      	strb	r2, [r3, #0]
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF1;
 80008ee:	4b05      	ldr	r3, [pc, #20]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 80008f0:	689b      	ldr	r3, [r3, #8]
 80008f2:	4a04      	ldr	r2, [pc, #16]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 80008f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80008f8:	6093      	str	r3, [r2, #8]
}
 80008fa:	bf00      	nop
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr
 8000904:	40026400 	.word	0x40026400
 8000908:	20000068 	.word	0x20000068

0800090c <DMA2_Stream2_IRQHandler>:

void DMA2_Stream2_IRQHandler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
	if(DMA2 -> LISR & DMA_LISR_FEIF2)
 8000910:	4b29      	ldr	r3, [pc, #164]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000918:	2b00      	cmp	r3, #0
 800091a:	d009      	beq.n	8000930 <DMA2_Stream2_IRQHandler+0x24>
	{
		DMA2_Stream2_Flag.Fifo_Error_Flag = true;
 800091c:	4b27      	ldr	r3, [pc, #156]	@ (80009bc <DMA2_Stream2_IRQHandler+0xb0>)
 800091e:	2201      	movs	r2, #1
 8000920:	711a      	strb	r2, [r3, #4]
		DMA2 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8000922:	4b25      	ldr	r3, [pc, #148]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000924:	689b      	ldr	r3, [r3, #8]
 8000926:	4a24      	ldr	r2, [pc, #144]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800092c:	6093      	str	r3, [r2, #8]
	else if(DMA2 -> LISR & DMA_LISR_TCIF2)
	{
		DMA2_Stream2_Flag.Transfer_Complete_Flag = true;
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF2;
	}
}
 800092e:	e03e      	b.n	80009ae <DMA2_Stream2_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_DMEIF2)
 8000930:	4b21      	ldr	r3, [pc, #132]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000938:	2b00      	cmp	r3, #0
 800093a:	d009      	beq.n	8000950 <DMA2_Stream2_IRQHandler+0x44>
		DMA2_Stream2_Flag.Direct_Mode_Error_Flag = true;
 800093c:	4b1f      	ldr	r3, [pc, #124]	@ (80009bc <DMA2_Stream2_IRQHandler+0xb0>)
 800093e:	2201      	movs	r2, #1
 8000940:	70da      	strb	r2, [r3, #3]
		DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 8000942:	4b1d      	ldr	r3, [pc, #116]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000944:	689b      	ldr	r3, [r3, #8]
 8000946:	4a1c      	ldr	r2, [pc, #112]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000948:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800094c:	6093      	str	r3, [r2, #8]
}
 800094e:	e02e      	b.n	80009ae <DMA2_Stream2_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_TEIF2)
 8000950:	4b19      	ldr	r3, [pc, #100]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000958:	2b00      	cmp	r3, #0
 800095a:	d009      	beq.n	8000970 <DMA2_Stream2_IRQHandler+0x64>
		DMA2_Stream2_Flag.Transfer_Error_Flag = true;
 800095c:	4b17      	ldr	r3, [pc, #92]	@ (80009bc <DMA2_Stream2_IRQHandler+0xb0>)
 800095e:	2201      	movs	r2, #1
 8000960:	709a      	strb	r2, [r3, #2]
		DMA2 -> LIFCR |= DMA_LIFCR_CTEIF2;
 8000962:	4b15      	ldr	r3, [pc, #84]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000964:	689b      	ldr	r3, [r3, #8]
 8000966:	4a14      	ldr	r2, [pc, #80]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000968:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800096c:	6093      	str	r3, [r2, #8]
}
 800096e:	e01e      	b.n	80009ae <DMA2_Stream2_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_HTIF2)
 8000970:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000978:	2b00      	cmp	r3, #0
 800097a:	d009      	beq.n	8000990 <DMA2_Stream2_IRQHandler+0x84>
		DMA2_Stream2_Flag.Half_Transfer_Complete_Flag = true;
 800097c:	4b0f      	ldr	r3, [pc, #60]	@ (80009bc <DMA2_Stream2_IRQHandler+0xb0>)
 800097e:	2201      	movs	r2, #1
 8000980:	705a      	strb	r2, [r3, #1]
		DMA2 -> LIFCR |= DMA_LIFCR_CHTIF2;
 8000982:	4b0d      	ldr	r3, [pc, #52]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000984:	689b      	ldr	r3, [r3, #8]
 8000986:	4a0c      	ldr	r2, [pc, #48]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000988:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800098c:	6093      	str	r3, [r2, #8]
}
 800098e:	e00e      	b.n	80009ae <DMA2_Stream2_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_TCIF2)
 8000990:	4b09      	ldr	r3, [pc, #36]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000998:	2b00      	cmp	r3, #0
 800099a:	d008      	beq.n	80009ae <DMA2_Stream2_IRQHandler+0xa2>
		DMA2_Stream2_Flag.Transfer_Complete_Flag = true;
 800099c:	4b07      	ldr	r3, [pc, #28]	@ (80009bc <DMA2_Stream2_IRQHandler+0xb0>)
 800099e:	2201      	movs	r2, #1
 80009a0:	701a      	strb	r2, [r3, #0]
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF2;
 80009a2:	4b05      	ldr	r3, [pc, #20]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 80009a4:	689b      	ldr	r3, [r3, #8]
 80009a6:	4a04      	ldr	r2, [pc, #16]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 80009a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009ac:	6093      	str	r3, [r2, #8]
}
 80009ae:	bf00      	nop
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr
 80009b8:	40026400 	.word	0x40026400
 80009bc:	20000070 	.word	0x20000070

080009c0 <DMA2_Stream3_IRQHandler>:

void DMA2_Stream3_IRQHandler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
	if(DMA2 -> LISR & DMA_LISR_FEIF3)
 80009c4:	4b29      	ldr	r3, [pc, #164]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d009      	beq.n	80009e4 <DMA2_Stream3_IRQHandler+0x24>
	{
		DMA2_Stream3_Flag.Fifo_Error_Flag = true;
 80009d0:	4b27      	ldr	r3, [pc, #156]	@ (8000a70 <DMA2_Stream3_IRQHandler+0xb0>)
 80009d2:	2201      	movs	r2, #1
 80009d4:	711a      	strb	r2, [r3, #4]
		DMA2 -> LIFCR |= DMA_LIFCR_CFEIF3;
 80009d6:	4b25      	ldr	r3, [pc, #148]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 80009d8:	689b      	ldr	r3, [r3, #8]
 80009da:	4a24      	ldr	r2, [pc, #144]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 80009dc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80009e0:	6093      	str	r3, [r2, #8]
	else if(DMA2 -> LISR & DMA_LISR_TCIF3)
	{
		DMA2_Stream3_Flag.Transfer_Complete_Flag = true;
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF3;
	}
}
 80009e2:	e03e      	b.n	8000a62 <DMA2_Stream3_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_DMEIF3)
 80009e4:	4b21      	ldr	r3, [pc, #132]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d009      	beq.n	8000a04 <DMA2_Stream3_IRQHandler+0x44>
		DMA2_Stream3_Flag.Direct_Mode_Error_Flag = true;
 80009f0:	4b1f      	ldr	r3, [pc, #124]	@ (8000a70 <DMA2_Stream3_IRQHandler+0xb0>)
 80009f2:	2201      	movs	r2, #1
 80009f4:	70da      	strb	r2, [r3, #3]
		DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 80009f6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 80009f8:	689b      	ldr	r3, [r3, #8]
 80009fa:	4a1c      	ldr	r2, [pc, #112]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 80009fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000a00:	6093      	str	r3, [r2, #8]
}
 8000a02:	e02e      	b.n	8000a62 <DMA2_Stream3_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_TEIF3)
 8000a04:	4b19      	ldr	r3, [pc, #100]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d009      	beq.n	8000a24 <DMA2_Stream3_IRQHandler+0x64>
		DMA2_Stream3_Flag.Transfer_Error_Flag = true;
 8000a10:	4b17      	ldr	r3, [pc, #92]	@ (8000a70 <DMA2_Stream3_IRQHandler+0xb0>)
 8000a12:	2201      	movs	r2, #1
 8000a14:	709a      	strb	r2, [r3, #2]
		DMA2 -> LIFCR |= DMA_LIFCR_CTEIF3;
 8000a16:	4b15      	ldr	r3, [pc, #84]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a18:	689b      	ldr	r3, [r3, #8]
 8000a1a:	4a14      	ldr	r2, [pc, #80]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a1c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a20:	6093      	str	r3, [r2, #8]
}
 8000a22:	e01e      	b.n	8000a62 <DMA2_Stream3_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_HTIF3)
 8000a24:	4b11      	ldr	r3, [pc, #68]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d009      	beq.n	8000a44 <DMA2_Stream3_IRQHandler+0x84>
		DMA2_Stream3_Flag.Half_Transfer_Complete_Flag = true;
 8000a30:	4b0f      	ldr	r3, [pc, #60]	@ (8000a70 <DMA2_Stream3_IRQHandler+0xb0>)
 8000a32:	2201      	movs	r2, #1
 8000a34:	705a      	strb	r2, [r3, #1]
		DMA2 -> LIFCR |= DMA_LIFCR_CHTIF3;
 8000a36:	4b0d      	ldr	r3, [pc, #52]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a38:	689b      	ldr	r3, [r3, #8]
 8000a3a:	4a0c      	ldr	r2, [pc, #48]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a3c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000a40:	6093      	str	r3, [r2, #8]
}
 8000a42:	e00e      	b.n	8000a62 <DMA2_Stream3_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_TCIF3)
 8000a44:	4b09      	ldr	r3, [pc, #36]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d008      	beq.n	8000a62 <DMA2_Stream3_IRQHandler+0xa2>
		DMA2_Stream3_Flag.Transfer_Complete_Flag = true;
 8000a50:	4b07      	ldr	r3, [pc, #28]	@ (8000a70 <DMA2_Stream3_IRQHandler+0xb0>)
 8000a52:	2201      	movs	r2, #1
 8000a54:	701a      	strb	r2, [r3, #0]
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF3;
 8000a56:	4b05      	ldr	r3, [pc, #20]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a58:	689b      	ldr	r3, [r3, #8]
 8000a5a:	4a04      	ldr	r2, [pc, #16]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a5c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000a60:	6093      	str	r3, [r2, #8]
}
 8000a62:	bf00      	nop
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr
 8000a6c:	40026400 	.word	0x40026400
 8000a70:	20000078 	.word	0x20000078

08000a74 <DMA2_Stream4_IRQHandler>:

void DMA2_Stream4_IRQHandler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
	if(DMA2 -> HISR & DMA_HISR_FEIF4)
 8000a78:	4b29      	ldr	r3, [pc, #164]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	f003 0301 	and.w	r3, r3, #1
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d009      	beq.n	8000a98 <DMA2_Stream4_IRQHandler+0x24>
	{
		DMA2_Stream4_Flag.Fifo_Error_Flag = true;
 8000a84:	4b27      	ldr	r3, [pc, #156]	@ (8000b24 <DMA2_Stream4_IRQHandler+0xb0>)
 8000a86:	2201      	movs	r2, #1
 8000a88:	711a      	strb	r2, [r3, #4]
		DMA2 -> HIFCR |= DMA_HIFCR_CFEIF4;
 8000a8a:	4b25      	ldr	r3, [pc, #148]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000a8c:	68db      	ldr	r3, [r3, #12]
 8000a8e:	4a24      	ldr	r2, [pc, #144]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000a90:	f043 0301 	orr.w	r3, r3, #1
 8000a94:	60d3      	str	r3, [r2, #12]
	else if(DMA2 -> HISR & DMA_HISR_TCIF4)
	{
		DMA2_Stream4_Flag.Transfer_Complete_Flag = true;
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF4;
	}
}
 8000a96:	e03e      	b.n	8000b16 <DMA2_Stream4_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_DMEIF4)
 8000a98:	4b21      	ldr	r3, [pc, #132]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	f003 0304 	and.w	r3, r3, #4
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d009      	beq.n	8000ab8 <DMA2_Stream4_IRQHandler+0x44>
		DMA2_Stream4_Flag.Direct_Mode_Error_Flag = true;
 8000aa4:	4b1f      	ldr	r3, [pc, #124]	@ (8000b24 <DMA2_Stream4_IRQHandler+0xb0>)
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	70da      	strb	r2, [r3, #3]
		DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 8000aaa:	4b1d      	ldr	r3, [pc, #116]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000aac:	68db      	ldr	r3, [r3, #12]
 8000aae:	4a1c      	ldr	r2, [pc, #112]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000ab0:	f043 0304 	orr.w	r3, r3, #4
 8000ab4:	60d3      	str	r3, [r2, #12]
}
 8000ab6:	e02e      	b.n	8000b16 <DMA2_Stream4_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_TEIF4)
 8000ab8:	4b19      	ldr	r3, [pc, #100]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	f003 0308 	and.w	r3, r3, #8
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d009      	beq.n	8000ad8 <DMA2_Stream4_IRQHandler+0x64>
		DMA2_Stream4_Flag.Transfer_Error_Flag = true;
 8000ac4:	4b17      	ldr	r3, [pc, #92]	@ (8000b24 <DMA2_Stream4_IRQHandler+0xb0>)
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	709a      	strb	r2, [r3, #2]
		DMA2 -> HIFCR |= DMA_HIFCR_CTEIF4;
 8000aca:	4b15      	ldr	r3, [pc, #84]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000acc:	68db      	ldr	r3, [r3, #12]
 8000ace:	4a14      	ldr	r2, [pc, #80]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000ad0:	f043 0308 	orr.w	r3, r3, #8
 8000ad4:	60d3      	str	r3, [r2, #12]
}
 8000ad6:	e01e      	b.n	8000b16 <DMA2_Stream4_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_HTIF4)
 8000ad8:	4b11      	ldr	r3, [pc, #68]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	f003 0310 	and.w	r3, r3, #16
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d009      	beq.n	8000af8 <DMA2_Stream4_IRQHandler+0x84>
		DMA2_Stream4_Flag.Half_Transfer_Complete_Flag = true;
 8000ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b24 <DMA2_Stream4_IRQHandler+0xb0>)
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	705a      	strb	r2, [r3, #1]
		DMA2 -> HIFCR |= DMA_HIFCR_CHTIF4;
 8000aea:	4b0d      	ldr	r3, [pc, #52]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000aec:	68db      	ldr	r3, [r3, #12]
 8000aee:	4a0c      	ldr	r2, [pc, #48]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000af0:	f043 0310 	orr.w	r3, r3, #16
 8000af4:	60d3      	str	r3, [r2, #12]
}
 8000af6:	e00e      	b.n	8000b16 <DMA2_Stream4_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_TCIF4)
 8000af8:	4b09      	ldr	r3, [pc, #36]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	f003 0320 	and.w	r3, r3, #32
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d008      	beq.n	8000b16 <DMA2_Stream4_IRQHandler+0xa2>
		DMA2_Stream4_Flag.Transfer_Complete_Flag = true;
 8000b04:	4b07      	ldr	r3, [pc, #28]	@ (8000b24 <DMA2_Stream4_IRQHandler+0xb0>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	701a      	strb	r2, [r3, #0]
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF4;
 8000b0a:	4b05      	ldr	r3, [pc, #20]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000b0c:	68db      	ldr	r3, [r3, #12]
 8000b0e:	4a04      	ldr	r2, [pc, #16]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000b10:	f043 0320 	orr.w	r3, r3, #32
 8000b14:	60d3      	str	r3, [r2, #12]
}
 8000b16:	bf00      	nop
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr
 8000b20:	40026400 	.word	0x40026400
 8000b24:	20000080 	.word	0x20000080

08000b28 <DMA2_Stream5_IRQHandler>:

void DMA2_Stream5_IRQHandler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
	if(DMA2 -> HISR & DMA_HISR_FEIF5)
 8000b2c:	4b29      	ldr	r3, [pc, #164]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d009      	beq.n	8000b4c <DMA2_Stream5_IRQHandler+0x24>
	{
		DMA2_Stream5_Flag.Fifo_Error_Flag = true;
 8000b38:	4b27      	ldr	r3, [pc, #156]	@ (8000bd8 <DMA2_Stream5_IRQHandler+0xb0>)
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	711a      	strb	r2, [r3, #4]
		DMA2 -> HIFCR |= DMA_HIFCR_CFEIF5;
 8000b3e:	4b25      	ldr	r3, [pc, #148]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b40:	68db      	ldr	r3, [r3, #12]
 8000b42:	4a24      	ldr	r2, [pc, #144]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b48:	60d3      	str	r3, [r2, #12]
	else if(DMA2 -> HISR & DMA_HISR_TCIF5)
	{
		DMA2_Stream5_Flag.Transfer_Complete_Flag = true;
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF5;
	}
}
 8000b4a:	e03e      	b.n	8000bca <DMA2_Stream5_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_DMEIF5)
 8000b4c:	4b21      	ldr	r3, [pc, #132]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d009      	beq.n	8000b6c <DMA2_Stream5_IRQHandler+0x44>
		DMA2_Stream5_Flag.Direct_Mode_Error_Flag = true;
 8000b58:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd8 <DMA2_Stream5_IRQHandler+0xb0>)
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	70da      	strb	r2, [r3, #3]
		DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 8000b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b60:	68db      	ldr	r3, [r3, #12]
 8000b62:	4a1c      	ldr	r2, [pc, #112]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b68:	60d3      	str	r3, [r2, #12]
}
 8000b6a:	e02e      	b.n	8000bca <DMA2_Stream5_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_TEIF5)
 8000b6c:	4b19      	ldr	r3, [pc, #100]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d009      	beq.n	8000b8c <DMA2_Stream5_IRQHandler+0x64>
		DMA2_Stream5_Flag.Transfer_Error_Flag = true;
 8000b78:	4b17      	ldr	r3, [pc, #92]	@ (8000bd8 <DMA2_Stream5_IRQHandler+0xb0>)
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	709a      	strb	r2, [r3, #2]
		DMA2 -> HIFCR |= DMA_HIFCR_CTEIF5;
 8000b7e:	4b15      	ldr	r3, [pc, #84]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b80:	68db      	ldr	r3, [r3, #12]
 8000b82:	4a14      	ldr	r2, [pc, #80]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b84:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b88:	60d3      	str	r3, [r2, #12]
}
 8000b8a:	e01e      	b.n	8000bca <DMA2_Stream5_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_HTIF5)
 8000b8c:	4b11      	ldr	r3, [pc, #68]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d009      	beq.n	8000bac <DMA2_Stream5_IRQHandler+0x84>
		DMA2_Stream5_Flag.Half_Transfer_Complete_Flag = true;
 8000b98:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd8 <DMA2_Stream5_IRQHandler+0xb0>)
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	705a      	strb	r2, [r3, #1]
		DMA2 -> HIFCR |= DMA_HIFCR_CHTIF5;
 8000b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000ba0:	68db      	ldr	r3, [r3, #12]
 8000ba2:	4a0c      	ldr	r2, [pc, #48]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000ba4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ba8:	60d3      	str	r3, [r2, #12]
}
 8000baa:	e00e      	b.n	8000bca <DMA2_Stream5_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_TCIF5)
 8000bac:	4b09      	ldr	r3, [pc, #36]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d008      	beq.n	8000bca <DMA2_Stream5_IRQHandler+0xa2>
		DMA2_Stream5_Flag.Transfer_Complete_Flag = true;
 8000bb8:	4b07      	ldr	r3, [pc, #28]	@ (8000bd8 <DMA2_Stream5_IRQHandler+0xb0>)
 8000bba:	2201      	movs	r2, #1
 8000bbc:	701a      	strb	r2, [r3, #0]
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF5;
 8000bbe:	4b05      	ldr	r3, [pc, #20]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000bc0:	68db      	ldr	r3, [r3, #12]
 8000bc2:	4a04      	ldr	r2, [pc, #16]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000bc4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000bc8:	60d3      	str	r3, [r2, #12]
}
 8000bca:	bf00      	nop
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr
 8000bd4:	40026400 	.word	0x40026400
 8000bd8:	20000088 	.word	0x20000088

08000bdc <DMA2_Stream6_IRQHandler>:

void DMA2_Stream6_IRQHandler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
	if(DMA2 -> HISR & DMA_HISR_FEIF6)
 8000be0:	4b29      	ldr	r3, [pc, #164]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d009      	beq.n	8000c00 <DMA2_Stream6_IRQHandler+0x24>
	{
		DMA2_Stream6_Flag.Fifo_Error_Flag = true;
 8000bec:	4b27      	ldr	r3, [pc, #156]	@ (8000c8c <DMA2_Stream6_IRQHandler+0xb0>)
 8000bee:	2201      	movs	r2, #1
 8000bf0:	711a      	strb	r2, [r3, #4]
		DMA2 -> HIFCR |= DMA_HIFCR_CFEIF6;
 8000bf2:	4b25      	ldr	r3, [pc, #148]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000bf4:	68db      	ldr	r3, [r3, #12]
 8000bf6:	4a24      	ldr	r2, [pc, #144]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000bf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000bfc:	60d3      	str	r3, [r2, #12]
	else if(DMA2 -> HISR & DMA_HISR_TCIF6)
	{
		DMA2_Stream6_Flag.Transfer_Complete_Flag = true;
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF6;
	}
}
 8000bfe:	e03e      	b.n	8000c7e <DMA2_Stream6_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_DMEIF6)
 8000c00:	4b21      	ldr	r3, [pc, #132]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d009      	beq.n	8000c20 <DMA2_Stream6_IRQHandler+0x44>
		DMA2_Stream6_Flag.Direct_Mode_Error_Flag = true;
 8000c0c:	4b1f      	ldr	r3, [pc, #124]	@ (8000c8c <DMA2_Stream6_IRQHandler+0xb0>)
 8000c0e:	2201      	movs	r2, #1
 8000c10:	70da      	strb	r2, [r3, #3]
		DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 8000c12:	4b1d      	ldr	r3, [pc, #116]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c14:	68db      	ldr	r3, [r3, #12]
 8000c16:	4a1c      	ldr	r2, [pc, #112]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c1c:	60d3      	str	r3, [r2, #12]
}
 8000c1e:	e02e      	b.n	8000c7e <DMA2_Stream6_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_TEIF6)
 8000c20:	4b19      	ldr	r3, [pc, #100]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d009      	beq.n	8000c40 <DMA2_Stream6_IRQHandler+0x64>
		DMA2_Stream6_Flag.Transfer_Error_Flag = true;
 8000c2c:	4b17      	ldr	r3, [pc, #92]	@ (8000c8c <DMA2_Stream6_IRQHandler+0xb0>)
 8000c2e:	2201      	movs	r2, #1
 8000c30:	709a      	strb	r2, [r3, #2]
		DMA2 -> HIFCR |= DMA_HIFCR_CTEIF6;
 8000c32:	4b15      	ldr	r3, [pc, #84]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c34:	68db      	ldr	r3, [r3, #12]
 8000c36:	4a14      	ldr	r2, [pc, #80]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c38:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000c3c:	60d3      	str	r3, [r2, #12]
}
 8000c3e:	e01e      	b.n	8000c7e <DMA2_Stream6_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_HTIF6)
 8000c40:	4b11      	ldr	r3, [pc, #68]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d009      	beq.n	8000c60 <DMA2_Stream6_IRQHandler+0x84>
		DMA2_Stream6_Flag.Half_Transfer_Complete_Flag = true;
 8000c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c8c <DMA2_Stream6_IRQHandler+0xb0>)
 8000c4e:	2201      	movs	r2, #1
 8000c50:	705a      	strb	r2, [r3, #1]
		DMA2 -> HIFCR |= DMA_HIFCR_CHTIF6;
 8000c52:	4b0d      	ldr	r3, [pc, #52]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c54:	68db      	ldr	r3, [r3, #12]
 8000c56:	4a0c      	ldr	r2, [pc, #48]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c58:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000c5c:	60d3      	str	r3, [r2, #12]
}
 8000c5e:	e00e      	b.n	8000c7e <DMA2_Stream6_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_TCIF6)
 8000c60:	4b09      	ldr	r3, [pc, #36]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d008      	beq.n	8000c7e <DMA2_Stream6_IRQHandler+0xa2>
		DMA2_Stream6_Flag.Transfer_Complete_Flag = true;
 8000c6c:	4b07      	ldr	r3, [pc, #28]	@ (8000c8c <DMA2_Stream6_IRQHandler+0xb0>)
 8000c6e:	2201      	movs	r2, #1
 8000c70:	701a      	strb	r2, [r3, #0]
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF6;
 8000c72:	4b05      	ldr	r3, [pc, #20]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c74:	68db      	ldr	r3, [r3, #12]
 8000c76:	4a04      	ldr	r2, [pc, #16]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c78:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c7c:	60d3      	str	r3, [r2, #12]
}
 8000c7e:	bf00      	nop
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr
 8000c88:	40026400 	.word	0x40026400
 8000c8c:	20000090 	.word	0x20000090

08000c90 <DMA2_Stream7_IRQHandler>:

void DMA2_Stream7_IRQHandler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
	if(DMA2 -> HISR & DMA_HISR_FEIF7)
 8000c94:	4b29      	ldr	r3, [pc, #164]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d009      	beq.n	8000cb4 <DMA2_Stream7_IRQHandler+0x24>
	{
		DMA2_Stream7_Flag.Fifo_Error_Flag = true;
 8000ca0:	4b27      	ldr	r3, [pc, #156]	@ (8000d40 <DMA2_Stream7_IRQHandler+0xb0>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	711a      	strb	r2, [r3, #4]
		DMA2 -> HIFCR |= DMA_HIFCR_CFEIF7;
 8000ca6:	4b25      	ldr	r3, [pc, #148]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000ca8:	68db      	ldr	r3, [r3, #12]
 8000caa:	4a24      	ldr	r2, [pc, #144]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000cac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000cb0:	60d3      	str	r3, [r2, #12]
	else if(DMA2 -> HISR & DMA_HISR_TCIF7)
	{
		DMA2_Stream7_Flag.Transfer_Complete_Flag = true;
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF7;
	}
}
 8000cb2:	e03e      	b.n	8000d32 <DMA2_Stream7_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_DMEIF7)
 8000cb4:	4b21      	ldr	r3, [pc, #132]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d009      	beq.n	8000cd4 <DMA2_Stream7_IRQHandler+0x44>
		DMA2_Stream7_Flag.Direct_Mode_Error_Flag = true;
 8000cc0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d40 <DMA2_Stream7_IRQHandler+0xb0>)
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	70da      	strb	r2, [r3, #3]
		DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 8000cc6:	4b1d      	ldr	r3, [pc, #116]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000cc8:	68db      	ldr	r3, [r3, #12]
 8000cca:	4a1c      	ldr	r2, [pc, #112]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000ccc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000cd0:	60d3      	str	r3, [r2, #12]
}
 8000cd2:	e02e      	b.n	8000d32 <DMA2_Stream7_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_TEIF7)
 8000cd4:	4b19      	ldr	r3, [pc, #100]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d009      	beq.n	8000cf4 <DMA2_Stream7_IRQHandler+0x64>
		DMA2_Stream7_Flag.Transfer_Error_Flag = true;
 8000ce0:	4b17      	ldr	r3, [pc, #92]	@ (8000d40 <DMA2_Stream7_IRQHandler+0xb0>)
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	709a      	strb	r2, [r3, #2]
		DMA2 -> HIFCR |= DMA_HIFCR_CTEIF7;
 8000ce6:	4b15      	ldr	r3, [pc, #84]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000ce8:	68db      	ldr	r3, [r3, #12]
 8000cea:	4a14      	ldr	r2, [pc, #80]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000cec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000cf0:	60d3      	str	r3, [r2, #12]
}
 8000cf2:	e01e      	b.n	8000d32 <DMA2_Stream7_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_HTIF7)
 8000cf4:	4b11      	ldr	r3, [pc, #68]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d009      	beq.n	8000d14 <DMA2_Stream7_IRQHandler+0x84>
		DMA2_Stream7_Flag.Half_Transfer_Complete_Flag = true;
 8000d00:	4b0f      	ldr	r3, [pc, #60]	@ (8000d40 <DMA2_Stream7_IRQHandler+0xb0>)
 8000d02:	2201      	movs	r2, #1
 8000d04:	705a      	strb	r2, [r3, #1]
		DMA2 -> HIFCR |= DMA_HIFCR_CHTIF7;
 8000d06:	4b0d      	ldr	r3, [pc, #52]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000d08:	68db      	ldr	r3, [r3, #12]
 8000d0a:	4a0c      	ldr	r2, [pc, #48]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000d0c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000d10:	60d3      	str	r3, [r2, #12]
}
 8000d12:	e00e      	b.n	8000d32 <DMA2_Stream7_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_TCIF7)
 8000d14:	4b09      	ldr	r3, [pc, #36]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d008      	beq.n	8000d32 <DMA2_Stream7_IRQHandler+0xa2>
		DMA2_Stream7_Flag.Transfer_Complete_Flag = true;
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <DMA2_Stream7_IRQHandler+0xb0>)
 8000d22:	2201      	movs	r2, #1
 8000d24:	701a      	strb	r2, [r3, #0]
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF7;
 8000d26:	4b05      	ldr	r3, [pc, #20]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000d28:	68db      	ldr	r3, [r3, #12]
 8000d2a:	4a04      	ldr	r2, [pc, #16]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000d2c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000d30:	60d3      	str	r3, [r2, #12]
}
 8000d32:	bf00      	nop
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr
 8000d3c:	40026400 	.word	0x40026400
 8000d40:	20000098 	.word	0x20000098

08000d44 <DMA_Clock_Enable>:
	flag.Transfer_Error_Flag = false;
}


void DMA_Clock_Enable(DMA_Config *config)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
	if(config -> Request.Controller == DMA1) RCC -> AHB1ENR |= RCC_AHB1ENR_DMA1EN;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a0c      	ldr	r2, [pc, #48]	@ (8000d84 <DMA_Clock_Enable+0x40>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d105      	bne.n	8000d62 <DMA_Clock_Enable+0x1e>
 8000d56:	4b0c      	ldr	r3, [pc, #48]	@ (8000d88 <DMA_Clock_Enable+0x44>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5a:	4a0b      	ldr	r2, [pc, #44]	@ (8000d88 <DMA_Clock_Enable+0x44>)
 8000d5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d60:	6313      	str	r3, [r2, #48]	@ 0x30
	if(config -> Request.Controller == DMA2) RCC -> AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a09      	ldr	r2, [pc, #36]	@ (8000d8c <DMA_Clock_Enable+0x48>)
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d105      	bne.n	8000d78 <DMA_Clock_Enable+0x34>
 8000d6c:	4b06      	ldr	r3, [pc, #24]	@ (8000d88 <DMA_Clock_Enable+0x44>)
 8000d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d70:	4a05      	ldr	r2, [pc, #20]	@ (8000d88 <DMA_Clock_Enable+0x44>)
 8000d72:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d76:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000d78:	bf00      	nop
 8000d7a:	370c      	adds	r7, #12
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	40026000 	.word	0x40026000
 8000d88:	40023800 	.word	0x40023800
 8000d8c:	40026400 	.word	0x40026400

08000d90 <DMA_Init>:
	if(config -> Request.Controller == DMA1) RCC -> AHB1RSTR |= RCC_AHB1RSTR_DMA1RST;
	if(config -> Request.Controller == DMA2) RCC -> AHB1RSTR |= RCC_AHB1RSTR_DMA2RST;
}

void DMA_Init(DMA_Config *config)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
	DMA_Clock_Enable(config);
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f7ff ffd3 	bl	8000d44 <DMA_Clock_Enable>
	config -> Request.Stream -> CR |= config -> Request.channel << DMA_SxCR_CHSEL_Pos;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	6819      	ldr	r1, [r3, #0]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	7a1b      	ldrb	r3, [r3, #8]
 8000da8:	065a      	lsls	r2, r3, #25
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	430a      	orrs	r2, r1
 8000db0:	601a      	str	r2, [r3, #0]
	config -> Request.Stream -> CR |= config -> circular_mode;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	6819      	ldr	r1, [r3, #0]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	699a      	ldr	r2, [r3, #24]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	430a      	orrs	r2, r1
 8000dc2:	601a      	str	r2, [r3, #0]
	config -> Request.Stream -> CR |= config -> flow_control;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	6819      	ldr	r1, [r3, #0]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	68da      	ldr	r2, [r3, #12]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	430a      	orrs	r2, r1
 8000dd4:	601a      	str	r2, [r3, #0]
	config -> Request.Stream -> CR |= config -> priority_level;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	6819      	ldr	r1, [r3, #0]
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	695a      	ldr	r2, [r3, #20]
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	430a      	orrs	r2, r1
 8000de6:	601a      	str	r2, [r3, #0]
	config -> Request.Stream -> CR |= config -> memory_data_size;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	6819      	ldr	r1, [r3, #0]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	430a      	orrs	r2, r1
 8000df8:	601a      	str	r2, [r3, #0]
	config -> Request.Stream -> CR |= config -> peripheral_data_size;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	6819      	ldr	r1, [r3, #0]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	601a      	str	r2, [r3, #0]
	config -> Request.Stream -> CR |= config -> transfer_direction;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	6819      	ldr	r1, [r3, #0]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	691a      	ldr	r2, [r3, #16]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	430a      	orrs	r2, r1
 8000e1c:	601a      	str	r2, [r3, #0]

	if( (config->interrupts == DMA_Configuration.DMA_Interrupts.Transfer_Complete) ||
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	69db      	ldr	r3, [r3, #28]
 8000e22:	2210      	movs	r2, #16
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d014      	beq.n	8000e52 <DMA_Init+0xc2>
		(config->interrupts == DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete) ||
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	69db      	ldr	r3, [r3, #28]
 8000e2c:	2208      	movs	r2, #8
	if( (config->interrupts == DMA_Configuration.DMA_Interrupts.Transfer_Complete) ||
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d00f      	beq.n	8000e52 <DMA_Init+0xc2>
		(config->interrupts == DMA_Configuration.DMA_Interrupts.Transfer_Error) ||
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	69db      	ldr	r3, [r3, #28]
 8000e36:	2204      	movs	r2, #4
		(config->interrupts == DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete) ||
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d00a      	beq.n	8000e52 <DMA_Init+0xc2>
		(config->interrupts == DMA_Configuration.DMA_Interrupts.Direct_Mode_Error) ||
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	69db      	ldr	r3, [r3, #28]
 8000e40:	2202      	movs	r2, #2
		(config->interrupts == DMA_Configuration.DMA_Interrupts.Transfer_Error) ||
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d005      	beq.n	8000e52 <DMA_Init+0xc2>
		(config->interrupts == DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	69db      	ldr	r3, [r3, #28]
 8000e4a:	2280      	movs	r2, #128	@ 0x80
		(config->interrupts == DMA_Configuration.DMA_Interrupts.Direct_Mode_Error) ||
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	f040 80b0 	bne.w	8000fb2 <DMA_Init+0x222>
	  )
	{
		if(config->interrupts == DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	69db      	ldr	r3, [r3, #28]
 8000e56:	2280      	movs	r2, #128	@ 0x80
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d108      	bne.n	8000e6e <DMA_Init+0xde>
		{
			config -> Request.Stream -> FCR |= config -> interrupts;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	6959      	ldr	r1, [r3, #20]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	69da      	ldr	r2, [r3, #28]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	430a      	orrs	r2, r1
 8000e6c:	615a      	str	r2, [r3, #20]
		}

		config -> Request.Stream -> CR |= config -> interrupts;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	6819      	ldr	r1, [r3, #0]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	69da      	ldr	r2, [r3, #28]
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	430a      	orrs	r2, r1
 8000e7e:	601a      	str	r2, [r3, #0]

		if(config->Request.Controller == DMA1)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a57      	ldr	r2, [pc, #348]	@ (8000fe4 <DMA_Init+0x254>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d147      	bne.n	8000f1a <DMA_Init+0x18a>
		{
			if(config->Request.Stream == DMA1_Stream0) 	        NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	4a56      	ldr	r2, [pc, #344]	@ (8000fe8 <DMA_Init+0x258>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d103      	bne.n	8000e9c <DMA_Init+0x10c>
 8000e94:	200b      	movs	r0, #11
 8000e96:	f7ff f997 	bl	80001c8 <__NVIC_EnableIRQ>
 8000e9a:	e08a      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA1_Stream1) 	NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	4a52      	ldr	r2, [pc, #328]	@ (8000fec <DMA_Init+0x25c>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d103      	bne.n	8000eae <DMA_Init+0x11e>
 8000ea6:	200c      	movs	r0, #12
 8000ea8:	f7ff f98e 	bl	80001c8 <__NVIC_EnableIRQ>
 8000eac:	e081      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA1_Stream2) 	NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	4a4f      	ldr	r2, [pc, #316]	@ (8000ff0 <DMA_Init+0x260>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d103      	bne.n	8000ec0 <DMA_Init+0x130>
 8000eb8:	200d      	movs	r0, #13
 8000eba:	f7ff f985 	bl	80001c8 <__NVIC_EnableIRQ>
 8000ebe:	e078      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA1_Stream3) 	NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	4a4b      	ldr	r2, [pc, #300]	@ (8000ff4 <DMA_Init+0x264>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d103      	bne.n	8000ed2 <DMA_Init+0x142>
 8000eca:	200e      	movs	r0, #14
 8000ecc:	f7ff f97c 	bl	80001c8 <__NVIC_EnableIRQ>
 8000ed0:	e06f      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA1_Stream4) 	NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	4a48      	ldr	r2, [pc, #288]	@ (8000ff8 <DMA_Init+0x268>)
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	d103      	bne.n	8000ee4 <DMA_Init+0x154>
 8000edc:	200f      	movs	r0, #15
 8000ede:	f7ff f973 	bl	80001c8 <__NVIC_EnableIRQ>
 8000ee2:	e066      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA1_Stream5) 	NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	4a44      	ldr	r2, [pc, #272]	@ (8000ffc <DMA_Init+0x26c>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d103      	bne.n	8000ef6 <DMA_Init+0x166>
 8000eee:	2010      	movs	r0, #16
 8000ef0:	f7ff f96a 	bl	80001c8 <__NVIC_EnableIRQ>
 8000ef4:	e05d      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA1_Stream6) 	NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	4a41      	ldr	r2, [pc, #260]	@ (8001000 <DMA_Init+0x270>)
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d103      	bne.n	8000f08 <DMA_Init+0x178>
 8000f00:	2011      	movs	r0, #17
 8000f02:	f7ff f961 	bl	80001c8 <__NVIC_EnableIRQ>
 8000f06:	e054      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA1_Stream7) 	NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	4a3d      	ldr	r2, [pc, #244]	@ (8001004 <DMA_Init+0x274>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d14f      	bne.n	8000fb2 <DMA_Init+0x222>
 8000f12:	202f      	movs	r0, #47	@ 0x2f
 8000f14:	f7ff f958 	bl	80001c8 <__NVIC_EnableIRQ>
 8000f18:	e04b      	b.n	8000fb2 <DMA_Init+0x222>
		}
		else if(config->Request.Controller == DMA2)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a3a      	ldr	r2, [pc, #232]	@ (8001008 <DMA_Init+0x278>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d146      	bne.n	8000fb2 <DMA_Init+0x222>
		{
			if(config->Request.Stream == DMA2_Stream0) 	        NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	4a38      	ldr	r2, [pc, #224]	@ (800100c <DMA_Init+0x27c>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d103      	bne.n	8000f36 <DMA_Init+0x1a6>
 8000f2e:	2038      	movs	r0, #56	@ 0x38
 8000f30:	f7ff f94a 	bl	80001c8 <__NVIC_EnableIRQ>
 8000f34:	e03d      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA2_Stream1) 	NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	4a35      	ldr	r2, [pc, #212]	@ (8001010 <DMA_Init+0x280>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d103      	bne.n	8000f48 <DMA_Init+0x1b8>
 8000f40:	2039      	movs	r0, #57	@ 0x39
 8000f42:	f7ff f941 	bl	80001c8 <__NVIC_EnableIRQ>
 8000f46:	e034      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA2_Stream2) 	NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	4a31      	ldr	r2, [pc, #196]	@ (8001014 <DMA_Init+0x284>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d103      	bne.n	8000f5a <DMA_Init+0x1ca>
 8000f52:	203a      	movs	r0, #58	@ 0x3a
 8000f54:	f7ff f938 	bl	80001c8 <__NVIC_EnableIRQ>
 8000f58:	e02b      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA2_Stream3) 	NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	4a2e      	ldr	r2, [pc, #184]	@ (8001018 <DMA_Init+0x288>)
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d103      	bne.n	8000f6c <DMA_Init+0x1dc>
 8000f64:	203b      	movs	r0, #59	@ 0x3b
 8000f66:	f7ff f92f 	bl	80001c8 <__NVIC_EnableIRQ>
 8000f6a:	e022      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA2_Stream4) 	NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	4a2a      	ldr	r2, [pc, #168]	@ (800101c <DMA_Init+0x28c>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d103      	bne.n	8000f7e <DMA_Init+0x1ee>
 8000f76:	203c      	movs	r0, #60	@ 0x3c
 8000f78:	f7ff f926 	bl	80001c8 <__NVIC_EnableIRQ>
 8000f7c:	e019      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA2_Stream5) 	NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	4a27      	ldr	r2, [pc, #156]	@ (8001020 <DMA_Init+0x290>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d103      	bne.n	8000f90 <DMA_Init+0x200>
 8000f88:	2044      	movs	r0, #68	@ 0x44
 8000f8a:	f7ff f91d 	bl	80001c8 <__NVIC_EnableIRQ>
 8000f8e:	e010      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA2_Stream6) 	NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	4a23      	ldr	r2, [pc, #140]	@ (8001024 <DMA_Init+0x294>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d103      	bne.n	8000fa2 <DMA_Init+0x212>
 8000f9a:	2045      	movs	r0, #69	@ 0x45
 8000f9c:	f7ff f914 	bl	80001c8 <__NVIC_EnableIRQ>
 8000fa0:	e007      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA2_Stream7) 	NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	4a20      	ldr	r2, [pc, #128]	@ (8001028 <DMA_Init+0x298>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d102      	bne.n	8000fb2 <DMA_Init+0x222>
 8000fac:	2046      	movs	r0, #70	@ 0x46
 8000fae:	f7ff f90b 	bl	80001c8 <__NVIC_EnableIRQ>
		}
	}

	config -> Request.Stream -> CR |= config -> memory_pointer_increment;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	8c1b      	ldrh	r3, [r3, #32]
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	430a      	orrs	r2, r1
 8000fc4:	601a      	str	r2, [r3, #0]
	config -> Request.Stream -> CR |= config -> peripheral_pointer_increment;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	681a      	ldr	r2, [r3, #0]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	430a      	orrs	r2, r1
 8000fd8:	601a      	str	r2, [r3, #0]
}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40026000 	.word	0x40026000
 8000fe8:	40026010 	.word	0x40026010
 8000fec:	40026028 	.word	0x40026028
 8000ff0:	40026040 	.word	0x40026040
 8000ff4:	40026058 	.word	0x40026058
 8000ff8:	40026070 	.word	0x40026070
 8000ffc:	40026088 	.word	0x40026088
 8001000:	400260a0 	.word	0x400260a0
 8001004:	400260b8 	.word	0x400260b8
 8001008:	40026400 	.word	0x40026400
 800100c:	40026410 	.word	0x40026410
 8001010:	40026428 	.word	0x40026428
 8001014:	40026440 	.word	0x40026440
 8001018:	40026458 	.word	0x40026458
 800101c:	40026470 	.word	0x40026470
 8001020:	40026488 	.word	0x40026488
 8001024:	400264a0 	.word	0x400264a0
 8001028:	400264b8 	.word	0x400264b8

0800102c <DMA_Set_Target>:

void DMA_Set_Target(DMA_Config *config)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
	config -> Request.Stream ->NDTR = config -> buffer_length;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	605a      	str	r2, [r3, #4]
	config -> Request.Stream ->M0AR = (uint32_t)config->memory_address;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001046:	60da      	str	r2, [r3, #12]
	config -> Request.Stream ->PAR = (uint32_t)config->peripheral_address;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001050:	609a      	str	r2, [r3, #8]
}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
	...

08001060 <DMA_Set_Trigger>:


void DMA_Set_Trigger(DMA_Config *config)
{
 8001060:	b480      	push	{r7}
 8001062:	b087      	sub	sp, #28
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
    // Bit shift values for streams 0 to 7
    static const uint8_t LIFCR_Shifts[4] = {0, 6, 16, 22};
    static const uint8_t HIFCR_Shifts[4] = {0, 6, 16, 22};

    DMA_TypeDef *controller = config->Request.Controller;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	617b      	str	r3, [r7, #20]
    DMA_Stream_TypeDef *stream = config->Request.Stream;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	613b      	str	r3, [r7, #16]
    uint32_t shift;

    if (controller == DMA1 || controller == DMA2)   {
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	4a43      	ldr	r2, [pc, #268]	@ (8001184 <DMA_Set_Trigger+0x124>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d003      	beq.n	8001084 <DMA_Set_Trigger+0x24>
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	4a42      	ldr	r2, [pc, #264]	@ (8001188 <DMA_Set_Trigger+0x128>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d178      	bne.n	8001176 <DMA_Set_Trigger+0x116>
        if (stream >= DMA1_Stream0 && stream <= DMA1_Stream3)
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	4a41      	ldr	r2, [pc, #260]	@ (800118c <DMA_Set_Trigger+0x12c>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d918      	bls.n	80010be <DMA_Set_Trigger+0x5e>
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	4a40      	ldr	r2, [pc, #256]	@ (8001190 <DMA_Set_Trigger+0x130>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d814      	bhi.n	80010be <DMA_Set_Trigger+0x5e>
        {
            shift = LIFCR_Shifts[stream - DMA1_Stream0];
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	4b3f      	ldr	r3, [pc, #252]	@ (8001194 <DMA_Set_Trigger+0x134>)
 8001098:	4413      	add	r3, r2
 800109a:	10db      	asrs	r3, r3, #3
 800109c:	4a3e      	ldr	r2, [pc, #248]	@ (8001198 <DMA_Set_Trigger+0x138>)
 800109e:	fb02 f303 	mul.w	r3, r2, r3
 80010a2:	461a      	mov	r2, r3
 80010a4:	4b3d      	ldr	r3, [pc, #244]	@ (800119c <DMA_Set_Trigger+0x13c>)
 80010a6:	5c9b      	ldrb	r3, [r3, r2]
 80010a8:	60fb      	str	r3, [r7, #12]
            controller->LIFCR |= 0x3F << shift;
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	213f      	movs	r1, #63	@ 0x3f
 80010b0:	68fa      	ldr	r2, [r7, #12]
 80010b2:	fa01 f202 	lsl.w	r2, r1, r2
 80010b6:	431a      	orrs	r2, r3
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	e055      	b.n	800116a <DMA_Set_Trigger+0x10a>
        }
        else if (stream >= DMA1_Stream4 && stream <= DMA1_Stream7)
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	4a37      	ldr	r2, [pc, #220]	@ (80011a0 <DMA_Set_Trigger+0x140>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d918      	bls.n	80010f8 <DMA_Set_Trigger+0x98>
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	4a36      	ldr	r2, [pc, #216]	@ (80011a4 <DMA_Set_Trigger+0x144>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d814      	bhi.n	80010f8 <DMA_Set_Trigger+0x98>
        {
            shift = HIFCR_Shifts[stream - DMA1_Stream4];
 80010ce:	693a      	ldr	r2, [r7, #16]
 80010d0:	4b35      	ldr	r3, [pc, #212]	@ (80011a8 <DMA_Set_Trigger+0x148>)
 80010d2:	4413      	add	r3, r2
 80010d4:	10db      	asrs	r3, r3, #3
 80010d6:	4a30      	ldr	r2, [pc, #192]	@ (8001198 <DMA_Set_Trigger+0x138>)
 80010d8:	fb02 f303 	mul.w	r3, r2, r3
 80010dc:	461a      	mov	r2, r3
 80010de:	4b33      	ldr	r3, [pc, #204]	@ (80011ac <DMA_Set_Trigger+0x14c>)
 80010e0:	5c9b      	ldrb	r3, [r3, r2]
 80010e2:	60fb      	str	r3, [r7, #12]
            controller->HIFCR |= 0x3F << shift;
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	213f      	movs	r1, #63	@ 0x3f
 80010ea:	68fa      	ldr	r2, [r7, #12]
 80010ec:	fa01 f202 	lsl.w	r2, r1, r2
 80010f0:	431a      	orrs	r2, r3
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	e038      	b.n	800116a <DMA_Set_Trigger+0x10a>
        }
        else if (stream >= DMA2_Stream0 && stream <= DMA2_Stream3)
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	4a2d      	ldr	r2, [pc, #180]	@ (80011b0 <DMA_Set_Trigger+0x150>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d918      	bls.n	8001132 <DMA_Set_Trigger+0xd2>
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	4a2c      	ldr	r2, [pc, #176]	@ (80011b4 <DMA_Set_Trigger+0x154>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d814      	bhi.n	8001132 <DMA_Set_Trigger+0xd2>
        {
            shift = LIFCR_Shifts[stream - DMA2_Stream0];
 8001108:	693a      	ldr	r2, [r7, #16]
 800110a:	4b2b      	ldr	r3, [pc, #172]	@ (80011b8 <DMA_Set_Trigger+0x158>)
 800110c:	4413      	add	r3, r2
 800110e:	10db      	asrs	r3, r3, #3
 8001110:	4a21      	ldr	r2, [pc, #132]	@ (8001198 <DMA_Set_Trigger+0x138>)
 8001112:	fb02 f303 	mul.w	r3, r2, r3
 8001116:	461a      	mov	r2, r3
 8001118:	4b20      	ldr	r3, [pc, #128]	@ (800119c <DMA_Set_Trigger+0x13c>)
 800111a:	5c9b      	ldrb	r3, [r3, r2]
 800111c:	60fb      	str	r3, [r7, #12]
            controller->LIFCR |= 0x3F << shift;
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	213f      	movs	r1, #63	@ 0x3f
 8001124:	68fa      	ldr	r2, [r7, #12]
 8001126:	fa01 f202 	lsl.w	r2, r1, r2
 800112a:	431a      	orrs	r2, r3
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	609a      	str	r2, [r3, #8]
 8001130:	e01b      	b.n	800116a <DMA_Set_Trigger+0x10a>
        }
        else if (stream >= DMA2_Stream4 && stream <= DMA2_Stream7)
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	4a21      	ldr	r2, [pc, #132]	@ (80011bc <DMA_Set_Trigger+0x15c>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d917      	bls.n	800116a <DMA_Set_Trigger+0x10a>
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	4a20      	ldr	r2, [pc, #128]	@ (80011c0 <DMA_Set_Trigger+0x160>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d813      	bhi.n	800116a <DMA_Set_Trigger+0x10a>
        {
            shift = HIFCR_Shifts[stream - DMA2_Stream4];
 8001142:	693a      	ldr	r2, [r7, #16]
 8001144:	4b1f      	ldr	r3, [pc, #124]	@ (80011c4 <DMA_Set_Trigger+0x164>)
 8001146:	4413      	add	r3, r2
 8001148:	10db      	asrs	r3, r3, #3
 800114a:	4a13      	ldr	r2, [pc, #76]	@ (8001198 <DMA_Set_Trigger+0x138>)
 800114c:	fb02 f303 	mul.w	r3, r2, r3
 8001150:	461a      	mov	r2, r3
 8001152:	4b16      	ldr	r3, [pc, #88]	@ (80011ac <DMA_Set_Trigger+0x14c>)
 8001154:	5c9b      	ldrb	r3, [r3, r2]
 8001156:	60fb      	str	r3, [r7, #12]
            controller->HIFCR |= 0x3F << shift;
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	68db      	ldr	r3, [r3, #12]
 800115c:	213f      	movs	r1, #63	@ 0x3f
 800115e:	68fa      	ldr	r2, [r7, #12]
 8001160:	fa01 f202 	lsl.w	r2, r1, r2
 8001164:	431a      	orrs	r2, r3
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	60da      	str	r2, [r3, #12]
        }

        stream->CR |= DMA_SxCR_EN;
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f043 0201 	orr.w	r2, r3, #1
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	601a      	str	r2, [r3, #0]
    }
}
 8001176:	bf00      	nop
 8001178:	371c      	adds	r7, #28
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	40026000 	.word	0x40026000
 8001188:	40026400 	.word	0x40026400
 800118c:	4002600f 	.word	0x4002600f
 8001190:	40026058 	.word	0x40026058
 8001194:	bffd9ff0 	.word	0xbffd9ff0
 8001198:	aaaaaaab 	.word	0xaaaaaaab
 800119c:	08002cc8 	.word	0x08002cc8
 80011a0:	4002606f 	.word	0x4002606f
 80011a4:	400260b8 	.word	0x400260b8
 80011a8:	bffd9f90 	.word	0xbffd9f90
 80011ac:	08002ccc 	.word	0x08002ccc
 80011b0:	4002640f 	.word	0x4002640f
 80011b4:	40026458 	.word	0x40026458
 80011b8:	bffd9bf0 	.word	0xbffd9bf0
 80011bc:	4002646f 	.word	0x4002646f
 80011c0:	400264b8 	.word	0x400264b8
 80011c4:	bffd9b90 	.word	0xbffd9b90

080011c8 <GPIO_Clock_Enable>:
 * @brief  Enables the clock for a specific GPIO port.
 * @param  PORT: Pointer to GPIO port base address.
 * @retval 0 on success, -1 on failure.
 */
int GPIO_Clock_Enable(GPIO_TypeDef *PORT)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
	if(PORT == GPIOA)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	4a25      	ldr	r2, [pc, #148]	@ (8001268 <GPIO_Clock_Enable+0xa0>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d106      	bne.n	80011e6 <GPIO_Clock_Enable+0x1e>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOAEN;
 80011d8:	4b24      	ldr	r3, [pc, #144]	@ (800126c <GPIO_Clock_Enable+0xa4>)
 80011da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011dc:	4a23      	ldr	r2, [pc, #140]	@ (800126c <GPIO_Clock_Enable+0xa4>)
 80011de:	f043 0301 	orr.w	r3, r3, #1
 80011e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e4:	e039      	b.n	800125a <GPIO_Clock_Enable+0x92>
	} else 	if(PORT == GPIOB)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a21      	ldr	r2, [pc, #132]	@ (8001270 <GPIO_Clock_Enable+0xa8>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d106      	bne.n	80011fc <GPIO_Clock_Enable+0x34>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOBEN;
 80011ee:	4b1f      	ldr	r3, [pc, #124]	@ (800126c <GPIO_Clock_Enable+0xa4>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f2:	4a1e      	ldr	r2, [pc, #120]	@ (800126c <GPIO_Clock_Enable+0xa4>)
 80011f4:	f043 0302 	orr.w	r3, r3, #2
 80011f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011fa:	e02e      	b.n	800125a <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOC)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	4a1d      	ldr	r2, [pc, #116]	@ (8001274 <GPIO_Clock_Enable+0xac>)
 8001200:	4293      	cmp	r3, r2
 8001202:	d106      	bne.n	8001212 <GPIO_Clock_Enable+0x4a>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOCEN;
 8001204:	4b19      	ldr	r3, [pc, #100]	@ (800126c <GPIO_Clock_Enable+0xa4>)
 8001206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001208:	4a18      	ldr	r2, [pc, #96]	@ (800126c <GPIO_Clock_Enable+0xa4>)
 800120a:	f043 0304 	orr.w	r3, r3, #4
 800120e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001210:	e023      	b.n	800125a <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOD)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a18      	ldr	r2, [pc, #96]	@ (8001278 <GPIO_Clock_Enable+0xb0>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d106      	bne.n	8001228 <GPIO_Clock_Enable+0x60>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIODEN;
 800121a:	4b14      	ldr	r3, [pc, #80]	@ (800126c <GPIO_Clock_Enable+0xa4>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121e:	4a13      	ldr	r2, [pc, #76]	@ (800126c <GPIO_Clock_Enable+0xa4>)
 8001220:	f043 0308 	orr.w	r3, r3, #8
 8001224:	6313      	str	r3, [r2, #48]	@ 0x30
 8001226:	e018      	b.n	800125a <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOE)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	4a14      	ldr	r2, [pc, #80]	@ (800127c <GPIO_Clock_Enable+0xb4>)
 800122c:	4293      	cmp	r3, r2
 800122e:	d106      	bne.n	800123e <GPIO_Clock_Enable+0x76>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOEEN;
 8001230:	4b0e      	ldr	r3, [pc, #56]	@ (800126c <GPIO_Clock_Enable+0xa4>)
 8001232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001234:	4a0d      	ldr	r2, [pc, #52]	@ (800126c <GPIO_Clock_Enable+0xa4>)
 8001236:	f043 0310 	orr.w	r3, r3, #16
 800123a:	6313      	str	r3, [r2, #48]	@ 0x30
 800123c:	e00d      	b.n	800125a <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOH)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a0f      	ldr	r2, [pc, #60]	@ (8001280 <GPIO_Clock_Enable+0xb8>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d106      	bne.n	8001254 <GPIO_Clock_Enable+0x8c>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOHEN;
 8001246:	4b09      	ldr	r3, [pc, #36]	@ (800126c <GPIO_Clock_Enable+0xa4>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124a:	4a08      	ldr	r2, [pc, #32]	@ (800126c <GPIO_Clock_Enable+0xa4>)
 800124c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001250:	6313      	str	r3, [r2, #48]	@ 0x30
 8001252:	e002      	b.n	800125a <GPIO_Clock_Enable+0x92>
	}else
	{
		return -1;
 8001254:	f04f 33ff 	mov.w	r3, #4294967295
 8001258:	e000      	b.n	800125c <GPIO_Clock_Enable+0x94>
	}

	return 1;
 800125a:	2301      	movs	r3, #1
}
 800125c:	4618      	mov	r0, r3
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr
 8001268:	40020000 	.word	0x40020000
 800126c:	40023800 	.word	0x40023800
 8001270:	40020400 	.word	0x40020400
 8001274:	40020800 	.word	0x40020800
 8001278:	40020c00 	.word	0x40020c00
 800127c:	40021000 	.word	0x40021000
 8001280:	40021c00 	.word	0x40021c00

08001284 <GPIO_Pin_Init>:
 * @param  speed: Speed level (low, medium, high, very high).
 * @param  pull: Pull-up/pull-down configuration (none, pull-up, pull-down).
 * @param  alternate_function: Alternate function selection (0-15).
 */
void GPIO_Pin_Init(GPIO_TypeDef *Port, uint8_t pin, uint8_t mode, uint8_t output_type, uint8_t speed, uint8_t pull, uint8_t alternate_function)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	4608      	mov	r0, r1
 800128e:	4611      	mov	r1, r2
 8001290:	461a      	mov	r2, r3
 8001292:	4603      	mov	r3, r0
 8001294:	70fb      	strb	r3, [r7, #3]
 8001296:	460b      	mov	r3, r1
 8001298:	70bb      	strb	r3, [r7, #2]
 800129a:	4613      	mov	r3, r2
 800129c:	707b      	strb	r3, [r7, #1]
	GPIO_Clock_Enable(Port);
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f7ff ff92 	bl	80011c8 <GPIO_Clock_Enable>
	Port -> MODER |= mode << (pin*2);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	78b9      	ldrb	r1, [r7, #2]
 80012aa:	78fa      	ldrb	r2, [r7, #3]
 80012ac:	0052      	lsls	r2, r2, #1
 80012ae:	fa01 f202 	lsl.w	r2, r1, r2
 80012b2:	431a      	orrs	r2, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	601a      	str	r2, [r3, #0]
	Port -> OTYPER |= output_type << pin;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	7879      	ldrb	r1, [r7, #1]
 80012be:	78fa      	ldrb	r2, [r7, #3]
 80012c0:	fa01 f202 	lsl.w	r2, r1, r2
 80012c4:	431a      	orrs	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	605a      	str	r2, [r3, #4]
	Port -> OSPEEDR |= speed << (pin*2);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	7c39      	ldrb	r1, [r7, #16]
 80012d0:	78fa      	ldrb	r2, [r7, #3]
 80012d2:	0052      	lsls	r2, r2, #1
 80012d4:	fa01 f202 	lsl.w	r2, r1, r2
 80012d8:	431a      	orrs	r2, r3
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	609a      	str	r2, [r3, #8]
	Port -> PUPDR |= pull << (pin*2);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	68db      	ldr	r3, [r3, #12]
 80012e2:	7d39      	ldrb	r1, [r7, #20]
 80012e4:	78fa      	ldrb	r2, [r7, #3]
 80012e6:	0052      	lsls	r2, r2, #1
 80012e8:	fa01 f202 	lsl.w	r2, r1, r2
 80012ec:	431a      	orrs	r2, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	60da      	str	r2, [r3, #12]
	if(pin < 8) Port -> AFR[0] |= alternate_function << (pin*4);
 80012f2:	78fb      	ldrb	r3, [r7, #3]
 80012f4:	2b07      	cmp	r3, #7
 80012f6:	d80a      	bhi.n	800130e <GPIO_Pin_Init+0x8a>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6a1b      	ldr	r3, [r3, #32]
 80012fc:	7e39      	ldrb	r1, [r7, #24]
 80012fe:	78fa      	ldrb	r2, [r7, #3]
 8001300:	0092      	lsls	r2, r2, #2
 8001302:	fa01 f202 	lsl.w	r2, r1, r2
 8001306:	431a      	orrs	r2, r3
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	621a      	str	r2, [r3, #32]
	else Port -> AFR[1] |= alternate_function << ((pin-8)*4);
}
 800130c:	e00a      	b.n	8001324 <GPIO_Pin_Init+0xa0>
	else Port -> AFR[1] |= alternate_function << ((pin-8)*4);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001312:	7e39      	ldrb	r1, [r7, #24]
 8001314:	78fa      	ldrb	r2, [r7, #3]
 8001316:	3a08      	subs	r2, #8
 8001318:	0092      	lsls	r2, r2, #2
 800131a:	fa01 f202 	lsl.w	r2, r1, r2
 800131e:	431a      	orrs	r2, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001324:	bf00      	nop
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <GPIO_Pin_Low>:
 * @brief  Sets a specific pin low.
 * @param  Port: Pointer to GPIO port base address.
 * @param  pin: Pin number to set low (0-15).
 */
__STATIC_INLINE  void GPIO_Pin_Low(GPIO_TypeDef *Port, int pin)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	6039      	str	r1, [r7, #0]
	Port -> ODR &= ~(1 << pin);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	695b      	ldr	r3, [r3, #20]
 800133a:	2101      	movs	r1, #1
 800133c:	683a      	ldr	r2, [r7, #0]
 800133e:	fa01 f202 	lsl.w	r2, r1, r2
 8001342:	43d2      	mvns	r2, r2
 8001344:	401a      	ands	r2, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	615a      	str	r2, [r3, #20]
}
 800134a:	bf00      	nop
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <GPIO_Pin_High>:
 * @brief  Sets a specific pin high.
 * @param  Port: Pointer to GPIO port base address.
 * @param  pin: Pin number to set high (0-15).
 */
__STATIC_INLINE  void GPIO_Pin_High(GPIO_TypeDef *Port, int pin)
{
 8001356:	b480      	push	{r7}
 8001358:	b083      	sub	sp, #12
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
 800135e:	6039      	str	r1, [r7, #0]
	Port -> ODR = 1 << pin;
 8001360:	2201      	movs	r2, #1
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	461a      	mov	r2, r3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	615a      	str	r2, [r3, #20]
}
 800136e:	bf00      	nop
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
	...

0800137c <xDMA1_TX_Init>:
DMA_Config xDMA3_TX;
DMA_Config xDMA3_RX;


static void xDMA1_TX_Init()
{
 800137c:	b598      	push	{r3, r4, r7, lr}
 800137e:	af00      	add	r7, sp, #0
	xDMA1_TX.Request = DMA_Configuration.Request.SPI1_TX;
 8001380:	4a12      	ldr	r2, [pc, #72]	@ (80013cc <xDMA1_TX_Init+0x50>)
 8001382:	4b13      	ldr	r3, [pc, #76]	@ (80013d0 <xDMA1_TX_Init+0x54>)
 8001384:	4614      	mov	r4, r2
 8001386:	333c      	adds	r3, #60	@ 0x3c
 8001388:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800138c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	xDMA1_TX.transfer_direction = DMA_Configuration.Transfer_Direction.Memory_to_peripheral;
 8001390:	2240      	movs	r2, #64	@ 0x40
 8001392:	4b0e      	ldr	r3, [pc, #56]	@ (80013cc <xDMA1_TX_Init+0x50>)
 8001394:	611a      	str	r2, [r3, #16]
	xDMA1_TX.circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8001396:	2200      	movs	r2, #0
 8001398:	4b0c      	ldr	r3, [pc, #48]	@ (80013cc <xDMA1_TX_Init+0x50>)
 800139a:	619a      	str	r2, [r3, #24]
	xDMA1_TX.flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 800139c:	2200      	movs	r2, #0
 800139e:	4b0b      	ldr	r3, [pc, #44]	@ (80013cc <xDMA1_TX_Init+0x50>)
 80013a0:	60da      	str	r2, [r3, #12]
	xDMA1_TX.interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 80013a2:	2210      	movs	r2, #16
 80013a4:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <xDMA1_TX_Init+0x50>)
 80013a6:	61da      	str	r2, [r3, #28]
	xDMA1_TX.peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 80013a8:	2300      	movs	r3, #0
 80013aa:	b29a      	uxth	r2, r3
 80013ac:	4b07      	ldr	r3, [pc, #28]	@ (80013cc <xDMA1_TX_Init+0x50>)
 80013ae:	845a      	strh	r2, [r3, #34]	@ 0x22
	xDMA1_TX.memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 80013b0:	2300      	movs	r3, #0
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	4b05      	ldr	r3, [pc, #20]	@ (80013cc <xDMA1_TX_Init+0x50>)
 80013b6:	841a      	strh	r2, [r3, #32]
	xDMA1_TX.priority_level = DMA_Configuration.Priority_Level.Very_high;
 80013b8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80013bc:	4b03      	ldr	r3, [pc, #12]	@ (80013cc <xDMA1_TX_Init+0x50>)
 80013be:	615a      	str	r2, [r3, #20]
	DMA_Init(&xDMA1_TX);
 80013c0:	4802      	ldr	r0, [pc, #8]	@ (80013cc <xDMA1_TX_Init+0x50>)
 80013c2:	f7ff fce5 	bl	8000d90 <DMA_Init>
}
 80013c6:	bf00      	nop
 80013c8:	bd98      	pop	{r3, r4, r7, pc}
 80013ca:	bf00      	nop
 80013cc:	200000a0 	.word	0x200000a0
 80013d0:	08002cd0 	.word	0x08002cd0

080013d4 <xDMA2_TX_Init>:

static void xDMA2_TX_Init()
{
 80013d4:	b598      	push	{r3, r4, r7, lr}
 80013d6:	af00      	add	r7, sp, #0
	xDMA2_TX.Request = DMA_Configuration.Request.SPI2_TX;
 80013d8:	4a12      	ldr	r2, [pc, #72]	@ (8001424 <xDMA2_TX_Init+0x50>)
 80013da:	4b13      	ldr	r3, [pc, #76]	@ (8001428 <xDMA2_TX_Init+0x54>)
 80013dc:	4614      	mov	r4, r2
 80013de:	3324      	adds	r3, #36	@ 0x24
 80013e0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80013e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	xDMA2_TX.transfer_direction = DMA_Configuration.Transfer_Direction.Memory_to_peripheral;
 80013e8:	2240      	movs	r2, #64	@ 0x40
 80013ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001424 <xDMA2_TX_Init+0x50>)
 80013ec:	611a      	str	r2, [r3, #16]
	xDMA2_TX.circular_mode = DMA_Configuration.Circular_Mode.Disable;
 80013ee:	2200      	movs	r2, #0
 80013f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001424 <xDMA2_TX_Init+0x50>)
 80013f2:	619a      	str	r2, [r3, #24]
	xDMA2_TX.flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 80013f4:	2200      	movs	r2, #0
 80013f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001424 <xDMA2_TX_Init+0x50>)
 80013f8:	60da      	str	r2, [r3, #12]
	xDMA2_TX.interrupts = DMA_Configuration.DMA_Interrupts.Disable;
 80013fa:	2200      	movs	r2, #0
 80013fc:	4b09      	ldr	r3, [pc, #36]	@ (8001424 <xDMA2_TX_Init+0x50>)
 80013fe:	61da      	str	r2, [r3, #28]
	xDMA2_TX.peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 8001400:	2300      	movs	r3, #0
 8001402:	b29a      	uxth	r2, r3
 8001404:	4b07      	ldr	r3, [pc, #28]	@ (8001424 <xDMA2_TX_Init+0x50>)
 8001406:	845a      	strh	r2, [r3, #34]	@ 0x22
	xDMA2_TX.memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 8001408:	2300      	movs	r3, #0
 800140a:	b29a      	uxth	r2, r3
 800140c:	4b05      	ldr	r3, [pc, #20]	@ (8001424 <xDMA2_TX_Init+0x50>)
 800140e:	841a      	strh	r2, [r3, #32]
	xDMA2_TX.priority_level = DMA_Configuration.Priority_Level.Very_high;
 8001410:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001414:	4b03      	ldr	r3, [pc, #12]	@ (8001424 <xDMA2_TX_Init+0x50>)
 8001416:	615a      	str	r2, [r3, #20]
	DMA_Init(&xDMA2_TX);
 8001418:	4802      	ldr	r0, [pc, #8]	@ (8001424 <xDMA2_TX_Init+0x50>)
 800141a:	f7ff fcb9 	bl	8000d90 <DMA_Init>
}
 800141e:	bf00      	nop
 8001420:	bd98      	pop	{r3, r4, r7, pc}
 8001422:	bf00      	nop
 8001424:	20000110 	.word	0x20000110
 8001428:	08002cd0 	.word	0x08002cd0

0800142c <xDMA3_TX_Init>:

static void xDMA3_TX_Init()
{
 800142c:	b598      	push	{r3, r4, r7, lr}
 800142e:	af00      	add	r7, sp, #0
	xDMA3_TX.Request = DMA_Configuration.Request.SPI3_TX;
 8001430:	4a12      	ldr	r2, [pc, #72]	@ (800147c <xDMA3_TX_Init+0x50>)
 8001432:	4b13      	ldr	r3, [pc, #76]	@ (8001480 <xDMA3_TX_Init+0x54>)
 8001434:	4614      	mov	r4, r2
 8001436:	330c      	adds	r3, #12
 8001438:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800143c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	xDMA3_TX.transfer_direction = DMA_Configuration.Transfer_Direction.Memory_to_peripheral;
 8001440:	2240      	movs	r2, #64	@ 0x40
 8001442:	4b0e      	ldr	r3, [pc, #56]	@ (800147c <xDMA3_TX_Init+0x50>)
 8001444:	611a      	str	r2, [r3, #16]
	xDMA3_TX.circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8001446:	2200      	movs	r2, #0
 8001448:	4b0c      	ldr	r3, [pc, #48]	@ (800147c <xDMA3_TX_Init+0x50>)
 800144a:	619a      	str	r2, [r3, #24]
	xDMA3_TX.flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 800144c:	2200      	movs	r2, #0
 800144e:	4b0b      	ldr	r3, [pc, #44]	@ (800147c <xDMA3_TX_Init+0x50>)
 8001450:	60da      	str	r2, [r3, #12]
	xDMA3_TX.interrupts = DMA_Configuration.DMA_Interrupts.Disable;
 8001452:	2200      	movs	r2, #0
 8001454:	4b09      	ldr	r3, [pc, #36]	@ (800147c <xDMA3_TX_Init+0x50>)
 8001456:	61da      	str	r2, [r3, #28]
	xDMA3_TX.peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 8001458:	2300      	movs	r3, #0
 800145a:	b29a      	uxth	r2, r3
 800145c:	4b07      	ldr	r3, [pc, #28]	@ (800147c <xDMA3_TX_Init+0x50>)
 800145e:	845a      	strh	r2, [r3, #34]	@ 0x22
	xDMA3_TX.memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 8001460:	2300      	movs	r3, #0
 8001462:	b29a      	uxth	r2, r3
 8001464:	4b05      	ldr	r3, [pc, #20]	@ (800147c <xDMA3_TX_Init+0x50>)
 8001466:	841a      	strh	r2, [r3, #32]
	xDMA3_TX.priority_level = DMA_Configuration.Priority_Level.Very_high;
 8001468:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800146c:	4b03      	ldr	r3, [pc, #12]	@ (800147c <xDMA3_TX_Init+0x50>)
 800146e:	615a      	str	r2, [r3, #20]
	DMA_Init(&xDMA3_TX);
 8001470:	4802      	ldr	r0, [pc, #8]	@ (800147c <xDMA3_TX_Init+0x50>)
 8001472:	f7ff fc8d 	bl	8000d90 <DMA_Init>
}
 8001476:	bf00      	nop
 8001478:	bd98      	pop	{r3, r4, r7, pc}
 800147a:	bf00      	nop
 800147c:	20000180 	.word	0x20000180
 8001480:	08002cd0 	.word	0x08002cd0

08001484 <xDMA1_RX_Init>:

static void xDMA1_RX_Init()
{
 8001484:	b598      	push	{r3, r4, r7, lr}
 8001486:	af00      	add	r7, sp, #0
	xDMA1_RX.Request = DMA_Configuration.Request.SPI1_RX;
 8001488:	4a12      	ldr	r2, [pc, #72]	@ (80014d4 <xDMA1_RX_Init+0x50>)
 800148a:	4b13      	ldr	r3, [pc, #76]	@ (80014d8 <xDMA1_RX_Init+0x54>)
 800148c:	4614      	mov	r4, r2
 800148e:	3330      	adds	r3, #48	@ 0x30
 8001490:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001494:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	xDMA1_RX.transfer_direction = DMA_Configuration.Transfer_Direction.Memory_to_peripheral;
 8001498:	2240      	movs	r2, #64	@ 0x40
 800149a:	4b0e      	ldr	r3, [pc, #56]	@ (80014d4 <xDMA1_RX_Init+0x50>)
 800149c:	611a      	str	r2, [r3, #16]
	xDMA1_RX.circular_mode = DMA_Configuration.Circular_Mode.Disable;
 800149e:	2200      	movs	r2, #0
 80014a0:	4b0c      	ldr	r3, [pc, #48]	@ (80014d4 <xDMA1_RX_Init+0x50>)
 80014a2:	619a      	str	r2, [r3, #24]
	xDMA1_RX.flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 80014a4:	2200      	movs	r2, #0
 80014a6:	4b0b      	ldr	r3, [pc, #44]	@ (80014d4 <xDMA1_RX_Init+0x50>)
 80014a8:	60da      	str	r2, [r3, #12]
	xDMA1_RX.interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 80014aa:	2210      	movs	r2, #16
 80014ac:	4b09      	ldr	r3, [pc, #36]	@ (80014d4 <xDMA1_RX_Init+0x50>)
 80014ae:	61da      	str	r2, [r3, #28]
	xDMA1_RX.peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 80014b0:	2300      	movs	r3, #0
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	4b07      	ldr	r3, [pc, #28]	@ (80014d4 <xDMA1_RX_Init+0x50>)
 80014b6:	845a      	strh	r2, [r3, #34]	@ 0x22
	xDMA1_RX.memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 80014b8:	2300      	movs	r3, #0
 80014ba:	b29a      	uxth	r2, r3
 80014bc:	4b05      	ldr	r3, [pc, #20]	@ (80014d4 <xDMA1_RX_Init+0x50>)
 80014be:	841a      	strh	r2, [r3, #32]
	xDMA1_RX.priority_level = DMA_Configuration.Priority_Level.Very_high;
 80014c0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80014c4:	4b03      	ldr	r3, [pc, #12]	@ (80014d4 <xDMA1_RX_Init+0x50>)
 80014c6:	615a      	str	r2, [r3, #20]
	DMA_Init(&xDMA1_RX);
 80014c8:	4802      	ldr	r0, [pc, #8]	@ (80014d4 <xDMA1_RX_Init+0x50>)
 80014ca:	f7ff fc61 	bl	8000d90 <DMA_Init>
}
 80014ce:	bf00      	nop
 80014d0:	bd98      	pop	{r3, r4, r7, pc}
 80014d2:	bf00      	nop
 80014d4:	200000d8 	.word	0x200000d8
 80014d8:	08002cd0 	.word	0x08002cd0

080014dc <xDMA2_RX_Init>:

static void xDMA2_RX_Init()
{
 80014dc:	b598      	push	{r3, r4, r7, lr}
 80014de:	af00      	add	r7, sp, #0
	xDMA2_RX.Request = DMA_Configuration.Request.SPI2_RX;
 80014e0:	4a12      	ldr	r2, [pc, #72]	@ (800152c <xDMA2_RX_Init+0x50>)
 80014e2:	4b13      	ldr	r3, [pc, #76]	@ (8001530 <xDMA2_RX_Init+0x54>)
 80014e4:	4614      	mov	r4, r2
 80014e6:	3318      	adds	r3, #24
 80014e8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80014ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	xDMA2_RX.transfer_direction = DMA_Configuration.Transfer_Direction.Memory_to_peripheral;
 80014f0:	2240      	movs	r2, #64	@ 0x40
 80014f2:	4b0e      	ldr	r3, [pc, #56]	@ (800152c <xDMA2_RX_Init+0x50>)
 80014f4:	611a      	str	r2, [r3, #16]
	xDMA2_RX.circular_mode = DMA_Configuration.Circular_Mode.Disable;
 80014f6:	2200      	movs	r2, #0
 80014f8:	4b0c      	ldr	r3, [pc, #48]	@ (800152c <xDMA2_RX_Init+0x50>)
 80014fa:	619a      	str	r2, [r3, #24]
	xDMA2_RX.flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 80014fc:	2200      	movs	r2, #0
 80014fe:	4b0b      	ldr	r3, [pc, #44]	@ (800152c <xDMA2_RX_Init+0x50>)
 8001500:	60da      	str	r2, [r3, #12]
	xDMA2_RX.interrupts = DMA_Configuration.DMA_Interrupts.Disable;
 8001502:	2200      	movs	r2, #0
 8001504:	4b09      	ldr	r3, [pc, #36]	@ (800152c <xDMA2_RX_Init+0x50>)
 8001506:	61da      	str	r2, [r3, #28]
	xDMA2_RX.peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 8001508:	2300      	movs	r3, #0
 800150a:	b29a      	uxth	r2, r3
 800150c:	4b07      	ldr	r3, [pc, #28]	@ (800152c <xDMA2_RX_Init+0x50>)
 800150e:	845a      	strh	r2, [r3, #34]	@ 0x22
	xDMA2_RX.memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 8001510:	2300      	movs	r3, #0
 8001512:	b29a      	uxth	r2, r3
 8001514:	4b05      	ldr	r3, [pc, #20]	@ (800152c <xDMA2_RX_Init+0x50>)
 8001516:	841a      	strh	r2, [r3, #32]
	xDMA2_RX.priority_level = DMA_Configuration.Priority_Level.Very_high;
 8001518:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800151c:	4b03      	ldr	r3, [pc, #12]	@ (800152c <xDMA2_RX_Init+0x50>)
 800151e:	615a      	str	r2, [r3, #20]
	DMA_Init(&xDMA2_RX);
 8001520:	4802      	ldr	r0, [pc, #8]	@ (800152c <xDMA2_RX_Init+0x50>)
 8001522:	f7ff fc35 	bl	8000d90 <DMA_Init>
}
 8001526:	bf00      	nop
 8001528:	bd98      	pop	{r3, r4, r7, pc}
 800152a:	bf00      	nop
 800152c:	20000148 	.word	0x20000148
 8001530:	08002cd0 	.word	0x08002cd0

08001534 <xDMA3_RX_Init>:

static void xDMA3_RX_Init()
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
	xDMA3_RX.Request = DMA_Configuration.Request.SPI3_RX;
 8001538:	4b10      	ldr	r3, [pc, #64]	@ (800157c <xDMA3_RX_Init+0x48>)
 800153a:	4a11      	ldr	r2, [pc, #68]	@ (8001580 <xDMA3_RX_Init+0x4c>)
 800153c:	ca07      	ldmia	r2, {r0, r1, r2}
 800153e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	xDMA3_RX.transfer_direction = DMA_Configuration.Transfer_Direction.Memory_to_peripheral;
 8001542:	2240      	movs	r2, #64	@ 0x40
 8001544:	4b0d      	ldr	r3, [pc, #52]	@ (800157c <xDMA3_RX_Init+0x48>)
 8001546:	611a      	str	r2, [r3, #16]
	xDMA3_RX.circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8001548:	2200      	movs	r2, #0
 800154a:	4b0c      	ldr	r3, [pc, #48]	@ (800157c <xDMA3_RX_Init+0x48>)
 800154c:	619a      	str	r2, [r3, #24]
	xDMA3_RX.flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 800154e:	2200      	movs	r2, #0
 8001550:	4b0a      	ldr	r3, [pc, #40]	@ (800157c <xDMA3_RX_Init+0x48>)
 8001552:	60da      	str	r2, [r3, #12]
	xDMA3_RX.interrupts = DMA_Configuration.DMA_Interrupts.Disable;
 8001554:	2200      	movs	r2, #0
 8001556:	4b09      	ldr	r3, [pc, #36]	@ (800157c <xDMA3_RX_Init+0x48>)
 8001558:	61da      	str	r2, [r3, #28]
	xDMA3_RX.peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 800155a:	2300      	movs	r3, #0
 800155c:	b29a      	uxth	r2, r3
 800155e:	4b07      	ldr	r3, [pc, #28]	@ (800157c <xDMA3_RX_Init+0x48>)
 8001560:	845a      	strh	r2, [r3, #34]	@ 0x22
	xDMA3_RX.memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 8001562:	2300      	movs	r3, #0
 8001564:	b29a      	uxth	r2, r3
 8001566:	4b05      	ldr	r3, [pc, #20]	@ (800157c <xDMA3_RX_Init+0x48>)
 8001568:	841a      	strh	r2, [r3, #32]
	xDMA3_RX.priority_level = DMA_Configuration.Priority_Level.Very_high;
 800156a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800156e:	4b03      	ldr	r3, [pc, #12]	@ (800157c <xDMA3_RX_Init+0x48>)
 8001570:	615a      	str	r2, [r3, #20]
	DMA_Init(&xDMA3_RX);
 8001572:	4802      	ldr	r0, [pc, #8]	@ (800157c <xDMA3_RX_Init+0x48>)
 8001574:	f7ff fc0c 	bl	8000d90 <DMA_Init>
}
 8001578:	bf00      	nop
 800157a:	bd80      	pop	{r7, pc}
 800157c:	200001b8 	.word	0x200001b8
 8001580:	08002cd0 	.word	0x08002cd0

08001584 <SPI_Clock_Enable>:

int8_t SPI_Clock_Enable(SPI_Config *config)
{
 8001584:	b480      	push	{r7}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
	int8_t retval = 0;
 800158c:	2300      	movs	r3, #0
 800158e:	73fb      	strb	r3, [r7, #15]
	if(config ->Port == SPI1)RCC -> APB2ENR |= RCC_APB2ENR_SPI1EN;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a14      	ldr	r2, [pc, #80]	@ (80015e8 <SPI_Clock_Enable+0x64>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d105      	bne.n	80015a6 <SPI_Clock_Enable+0x22>
 800159a:	4b14      	ldr	r3, [pc, #80]	@ (80015ec <SPI_Clock_Enable+0x68>)
 800159c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800159e:	4a13      	ldr	r2, [pc, #76]	@ (80015ec <SPI_Clock_Enable+0x68>)
 80015a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015a4:	6453      	str	r3, [r2, #68]	@ 0x44
	if(config ->Port == SPI2)RCC -> APB1ENR |= RCC_APB1ENR_SPI2EN;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a11      	ldr	r2, [pc, #68]	@ (80015f0 <SPI_Clock_Enable+0x6c>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d105      	bne.n	80015bc <SPI_Clock_Enable+0x38>
 80015b0:	4b0e      	ldr	r3, [pc, #56]	@ (80015ec <SPI_Clock_Enable+0x68>)
 80015b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b4:	4a0d      	ldr	r2, [pc, #52]	@ (80015ec <SPI_Clock_Enable+0x68>)
 80015b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015ba:	6413      	str	r3, [r2, #64]	@ 0x40
	if(config ->Port == SPI3)RCC -> APB1ENR |= RCC_APB1ENR_SPI3EN;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a0c      	ldr	r2, [pc, #48]	@ (80015f4 <SPI_Clock_Enable+0x70>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d106      	bne.n	80015d4 <SPI_Clock_Enable+0x50>
 80015c6:	4b09      	ldr	r3, [pc, #36]	@ (80015ec <SPI_Clock_Enable+0x68>)
 80015c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ca:	4a08      	ldr	r2, [pc, #32]	@ (80015ec <SPI_Clock_Enable+0x68>)
 80015cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80015d2:	e001      	b.n	80015d8 <SPI_Clock_Enable+0x54>
	else
		retval = -1;
 80015d4:	23ff      	movs	r3, #255	@ 0xff
 80015d6:	73fb      	strb	r3, [r7, #15]
	return retval;
 80015d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3714      	adds	r7, #20
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr
 80015e8:	40013000 	.word	0x40013000
 80015ec:	40023800 	.word	0x40023800
 80015f0:	40003800 	.word	0x40003800
 80015f4:	40003c00 	.word	0x40003c00

080015f8 <SPI_Pin_Init>:
	return retval;
}


static void SPI_Pin_Init(SPI_Config *config)
{
 80015f8:	b590      	push	{r4, r7, lr}
 80015fa:	b087      	sub	sp, #28
 80015fc:	af04      	add	r7, sp, #16
 80015fe:	6078      	str	r0, [r7, #4]
	if(config -> Port == SPI1)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4aa2      	ldr	r2, [pc, #648]	@ (8001890 <SPI_Pin_Init+0x298>)
 8001606:	4293      	cmp	r3, r2
 8001608:	f040 816c 	bne.w	80018e4 <SPI_Pin_Init+0x2ec>
	{
		if((config->mode == SPI_Configurations.Mode.Full_Duplex_Master) || (config->mode == SPI_Configurations.Mode.Full_Duplex_Slave))
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	89db      	ldrh	r3, [r3, #14]
 8001610:	220b      	movs	r2, #11
 8001612:	4293      	cmp	r3, r2
 8001614:	d004      	beq.n	8001620 <SPI_Pin_Init+0x28>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	89db      	ldrh	r3, [r3, #14]
 800161a:	220c      	movs	r2, #12
 800161c:	4293      	cmp	r3, r2
 800161e:	d17d      	bne.n	800171c <SPI_Pin_Init+0x124>
		{
			if(config->clock_pin == SPI_Configurations.Pin._SPI1_.CLK1.PA5) GPIO_Pin_Init(GPIOA, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	791b      	ldrb	r3, [r3, #4]
 8001624:	220f      	movs	r2, #15
 8001626:	4293      	cmp	r3, r2
 8001628:	d10e      	bne.n	8001648 <SPI_Pin_Init+0x50>
 800162a:	2002      	movs	r0, #2
 800162c:	2400      	movs	r4, #0
 800162e:	2303      	movs	r3, #3
 8001630:	2200      	movs	r2, #0
 8001632:	2105      	movs	r1, #5
 8001634:	9102      	str	r1, [sp, #8]
 8001636:	9201      	str	r2, [sp, #4]
 8001638:	9300      	str	r3, [sp, #0]
 800163a:	4623      	mov	r3, r4
 800163c:	4602      	mov	r2, r0
 800163e:	2105      	movs	r1, #5
 8001640:	4894      	ldr	r0, [pc, #592]	@ (8001894 <SPI_Pin_Init+0x29c>)
 8001642:	f7ff fe1f 	bl	8001284 <GPIO_Pin_Init>
 8001646:	e012      	b.n	800166e <SPI_Pin_Init+0x76>
			else if(config->clock_pin == SPI_Configurations.Pin._SPI1_.CLK1.PB3) GPIO_Pin_Init(GPIOB, 3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	791b      	ldrb	r3, [r3, #4]
 800164c:	2221      	movs	r2, #33	@ 0x21
 800164e:	4293      	cmp	r3, r2
 8001650:	d10d      	bne.n	800166e <SPI_Pin_Init+0x76>
 8001652:	2002      	movs	r0, #2
 8001654:	2400      	movs	r4, #0
 8001656:	2303      	movs	r3, #3
 8001658:	2200      	movs	r2, #0
 800165a:	2105      	movs	r1, #5
 800165c:	9102      	str	r1, [sp, #8]
 800165e:	9201      	str	r2, [sp, #4]
 8001660:	9300      	str	r3, [sp, #0]
 8001662:	4623      	mov	r3, r4
 8001664:	4602      	mov	r2, r0
 8001666:	2103      	movs	r1, #3
 8001668:	488b      	ldr	r0, [pc, #556]	@ (8001898 <SPI_Pin_Init+0x2a0>)
 800166a:	f7ff fe0b 	bl	8001284 <GPIO_Pin_Init>

			if(config->miso_pin == SPI_Configurations.Pin._SPI1_.MISO1.PA6) GPIO_Pin_Init(GPIOA, 6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	799b      	ldrb	r3, [r3, #6]
 8001672:	2210      	movs	r2, #16
 8001674:	4293      	cmp	r3, r2
 8001676:	d10e      	bne.n	8001696 <SPI_Pin_Init+0x9e>
 8001678:	2002      	movs	r0, #2
 800167a:	2400      	movs	r4, #0
 800167c:	2303      	movs	r3, #3
 800167e:	2200      	movs	r2, #0
 8001680:	2105      	movs	r1, #5
 8001682:	9102      	str	r1, [sp, #8]
 8001684:	9201      	str	r2, [sp, #4]
 8001686:	9300      	str	r3, [sp, #0]
 8001688:	4623      	mov	r3, r4
 800168a:	4602      	mov	r2, r0
 800168c:	2106      	movs	r1, #6
 800168e:	4881      	ldr	r0, [pc, #516]	@ (8001894 <SPI_Pin_Init+0x29c>)
 8001690:	f7ff fdf8 	bl	8001284 <GPIO_Pin_Init>
 8001694:	e012      	b.n	80016bc <SPI_Pin_Init+0xc4>
			else if(config->miso_pin == SPI_Configurations.Pin._SPI1_.MISO1.PB4) GPIO_Pin_Init(GPIOB, 4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	799b      	ldrb	r3, [r3, #6]
 800169a:	2222      	movs	r2, #34	@ 0x22
 800169c:	4293      	cmp	r3, r2
 800169e:	d10d      	bne.n	80016bc <SPI_Pin_Init+0xc4>
 80016a0:	2002      	movs	r0, #2
 80016a2:	2400      	movs	r4, #0
 80016a4:	2303      	movs	r3, #3
 80016a6:	2200      	movs	r2, #0
 80016a8:	2105      	movs	r1, #5
 80016aa:	9102      	str	r1, [sp, #8]
 80016ac:	9201      	str	r2, [sp, #4]
 80016ae:	9300      	str	r3, [sp, #0]
 80016b0:	4623      	mov	r3, r4
 80016b2:	4602      	mov	r2, r0
 80016b4:	2104      	movs	r1, #4
 80016b6:	4878      	ldr	r0, [pc, #480]	@ (8001898 <SPI_Pin_Init+0x2a0>)
 80016b8:	f7ff fde4 	bl	8001284 <GPIO_Pin_Init>

			if(config->mosi_pin == SPI_Configurations.Pin._SPI1_.MOSI1.PA7) GPIO_Pin_Init(GPIOA, 7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	795b      	ldrb	r3, [r3, #5]
 80016c0:	2211      	movs	r2, #17
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d10e      	bne.n	80016e4 <SPI_Pin_Init+0xec>
 80016c6:	2002      	movs	r0, #2
 80016c8:	2400      	movs	r4, #0
 80016ca:	2303      	movs	r3, #3
 80016cc:	2200      	movs	r2, #0
 80016ce:	2105      	movs	r1, #5
 80016d0:	9102      	str	r1, [sp, #8]
 80016d2:	9201      	str	r2, [sp, #4]
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	4623      	mov	r3, r4
 80016d8:	4602      	mov	r2, r0
 80016da:	2107      	movs	r1, #7
 80016dc:	486d      	ldr	r0, [pc, #436]	@ (8001894 <SPI_Pin_Init+0x29c>)
 80016de:	f7ff fdd1 	bl	8001284 <GPIO_Pin_Init>
 80016e2:	e012      	b.n	800170a <SPI_Pin_Init+0x112>
			else if(config->mosi_pin == SPI_Configurations.Pin._SPI1_.MOSI1.PB5) GPIO_Pin_Init(GPIOB, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	795b      	ldrb	r3, [r3, #5]
 80016e8:	2223      	movs	r2, #35	@ 0x23
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d10d      	bne.n	800170a <SPI_Pin_Init+0x112>
 80016ee:	2002      	movs	r0, #2
 80016f0:	2400      	movs	r4, #0
 80016f2:	2303      	movs	r3, #3
 80016f4:	2200      	movs	r2, #0
 80016f6:	2105      	movs	r1, #5
 80016f8:	9102      	str	r1, [sp, #8]
 80016fa:	9201      	str	r2, [sp, #4]
 80016fc:	9300      	str	r3, [sp, #0]
 80016fe:	4623      	mov	r3, r4
 8001700:	4602      	mov	r2, r0
 8001702:	2105      	movs	r1, #5
 8001704:	4864      	ldr	r0, [pc, #400]	@ (8001898 <SPI_Pin_Init+0x2a0>)
 8001706:	f7ff fdbd 	bl	8001284 <GPIO_Pin_Init>

			config->Port -> CR1 &= ~SPI_CR1_BIDIMODE;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	e3b9      	b.n	8001e90 <SPI_Pin_Init+0x898>
		}
		else if((config->mode == SPI_Configurations.Mode.Half_Duplex_Master) || (config->mode == SPI_Configurations.Mode.TX_Only_Master) || (config->mode == SPI_Configurations.Mode.RX_Only_Slave))
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	89db      	ldrh	r3, [r3, #14]
 8001720:	220d      	movs	r2, #13
 8001722:	4293      	cmp	r3, r2
 8001724:	d009      	beq.n	800173a <SPI_Pin_Init+0x142>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	89db      	ldrh	r3, [r3, #14]
 800172a:	2211      	movs	r2, #17
 800172c:	4293      	cmp	r3, r2
 800172e:	d004      	beq.n	800173a <SPI_Pin_Init+0x142>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	89db      	ldrh	r3, [r3, #14]
 8001734:	2210      	movs	r2, #16
 8001736:	4293      	cmp	r3, r2
 8001738:	d15e      	bne.n	80017f8 <SPI_Pin_Init+0x200>
		{
			if(config->clock_pin == SPI_Configurations.Pin._SPI1_.CLK1.PA5) GPIO_Pin_Init(GPIOA, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	791b      	ldrb	r3, [r3, #4]
 800173e:	220f      	movs	r2, #15
 8001740:	4293      	cmp	r3, r2
 8001742:	d10e      	bne.n	8001762 <SPI_Pin_Init+0x16a>
 8001744:	2002      	movs	r0, #2
 8001746:	2400      	movs	r4, #0
 8001748:	2303      	movs	r3, #3
 800174a:	2200      	movs	r2, #0
 800174c:	2105      	movs	r1, #5
 800174e:	9102      	str	r1, [sp, #8]
 8001750:	9201      	str	r2, [sp, #4]
 8001752:	9300      	str	r3, [sp, #0]
 8001754:	4623      	mov	r3, r4
 8001756:	4602      	mov	r2, r0
 8001758:	2105      	movs	r1, #5
 800175a:	484e      	ldr	r0, [pc, #312]	@ (8001894 <SPI_Pin_Init+0x29c>)
 800175c:	f7ff fd92 	bl	8001284 <GPIO_Pin_Init>
 8001760:	e012      	b.n	8001788 <SPI_Pin_Init+0x190>
			else if(config->clock_pin == SPI_Configurations.Pin._SPI1_.CLK1.PB3) GPIO_Pin_Init(GPIOB, 3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	791b      	ldrb	r3, [r3, #4]
 8001766:	2221      	movs	r2, #33	@ 0x21
 8001768:	4293      	cmp	r3, r2
 800176a:	d10d      	bne.n	8001788 <SPI_Pin_Init+0x190>
 800176c:	2002      	movs	r0, #2
 800176e:	2400      	movs	r4, #0
 8001770:	2303      	movs	r3, #3
 8001772:	2200      	movs	r2, #0
 8001774:	2105      	movs	r1, #5
 8001776:	9102      	str	r1, [sp, #8]
 8001778:	9201      	str	r2, [sp, #4]
 800177a:	9300      	str	r3, [sp, #0]
 800177c:	4623      	mov	r3, r4
 800177e:	4602      	mov	r2, r0
 8001780:	2103      	movs	r1, #3
 8001782:	4845      	ldr	r0, [pc, #276]	@ (8001898 <SPI_Pin_Init+0x2a0>)
 8001784:	f7ff fd7e 	bl	8001284 <GPIO_Pin_Init>

			if(config->mosi_pin == SPI_Configurations.Pin._SPI1_.MOSI1.PA7) GPIO_Pin_Init(GPIOA, 7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	795b      	ldrb	r3, [r3, #5]
 800178c:	2211      	movs	r2, #17
 800178e:	4293      	cmp	r3, r2
 8001790:	d10e      	bne.n	80017b0 <SPI_Pin_Init+0x1b8>
 8001792:	2002      	movs	r0, #2
 8001794:	2400      	movs	r4, #0
 8001796:	2303      	movs	r3, #3
 8001798:	2200      	movs	r2, #0
 800179a:	2105      	movs	r1, #5
 800179c:	9102      	str	r1, [sp, #8]
 800179e:	9201      	str	r2, [sp, #4]
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	4623      	mov	r3, r4
 80017a4:	4602      	mov	r2, r0
 80017a6:	2107      	movs	r1, #7
 80017a8:	483a      	ldr	r0, [pc, #232]	@ (8001894 <SPI_Pin_Init+0x29c>)
 80017aa:	f7ff fd6b 	bl	8001284 <GPIO_Pin_Init>
 80017ae:	e012      	b.n	80017d6 <SPI_Pin_Init+0x1de>
			else if(config->mosi_pin == SPI_Configurations.Pin._SPI1_.MOSI1.PB5) GPIO_Pin_Init(GPIOB, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	795b      	ldrb	r3, [r3, #5]
 80017b4:	2223      	movs	r2, #35	@ 0x23
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d10d      	bne.n	80017d6 <SPI_Pin_Init+0x1de>
 80017ba:	2002      	movs	r0, #2
 80017bc:	2400      	movs	r4, #0
 80017be:	2303      	movs	r3, #3
 80017c0:	2200      	movs	r2, #0
 80017c2:	2105      	movs	r1, #5
 80017c4:	9102      	str	r1, [sp, #8]
 80017c6:	9201      	str	r2, [sp, #4]
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	4623      	mov	r3, r4
 80017cc:	4602      	mov	r2, r0
 80017ce:	2105      	movs	r1, #5
 80017d0:	4831      	ldr	r0, [pc, #196]	@ (8001898 <SPI_Pin_Init+0x2a0>)
 80017d2:	f7ff fd57 	bl	8001284 <GPIO_Pin_Init>

			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80017e4:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 |= SPI_CR1_BIDIOE;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	e34b      	b.n	8001e90 <SPI_Pin_Init+0x898>
		}
		else if((config->mode == SPI_Configurations.Mode.Half_Duplex_Slave) || (config->mode == SPI_Configurations.Mode.RX_Only_Master) || (config->mode == SPI_Configurations.Mode.TX_Only_Slave))
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	89db      	ldrh	r3, [r3, #14]
 80017fc:	220e      	movs	r2, #14
 80017fe:	4293      	cmp	r3, r2
 8001800:	d00a      	beq.n	8001818 <SPI_Pin_Init+0x220>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	89db      	ldrh	r3, [r3, #14]
 8001806:	220f      	movs	r2, #15
 8001808:	4293      	cmp	r3, r2
 800180a:	d005      	beq.n	8001818 <SPI_Pin_Init+0x220>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	89db      	ldrh	r3, [r3, #14]
 8001810:	2212      	movs	r2, #18
 8001812:	4293      	cmp	r3, r2
 8001814:	f040 833c 	bne.w	8001e90 <SPI_Pin_Init+0x898>
		{
			if(config->clock_pin == SPI_Configurations.Pin._SPI1_.CLK1.PA5) GPIO_Pin_Init(GPIOA, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	791b      	ldrb	r3, [r3, #4]
 800181c:	220f      	movs	r2, #15
 800181e:	4293      	cmp	r3, r2
 8001820:	d10e      	bne.n	8001840 <SPI_Pin_Init+0x248>
 8001822:	2002      	movs	r0, #2
 8001824:	2400      	movs	r4, #0
 8001826:	2303      	movs	r3, #3
 8001828:	2200      	movs	r2, #0
 800182a:	2105      	movs	r1, #5
 800182c:	9102      	str	r1, [sp, #8]
 800182e:	9201      	str	r2, [sp, #4]
 8001830:	9300      	str	r3, [sp, #0]
 8001832:	4623      	mov	r3, r4
 8001834:	4602      	mov	r2, r0
 8001836:	2105      	movs	r1, #5
 8001838:	4816      	ldr	r0, [pc, #88]	@ (8001894 <SPI_Pin_Init+0x29c>)
 800183a:	f7ff fd23 	bl	8001284 <GPIO_Pin_Init>
 800183e:	e012      	b.n	8001866 <SPI_Pin_Init+0x26e>
			else if(config->clock_pin == SPI_Configurations.Pin._SPI1_.CLK1.PB3) GPIO_Pin_Init(GPIOB, 3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	791b      	ldrb	r3, [r3, #4]
 8001844:	2221      	movs	r2, #33	@ 0x21
 8001846:	4293      	cmp	r3, r2
 8001848:	d10d      	bne.n	8001866 <SPI_Pin_Init+0x26e>
 800184a:	2002      	movs	r0, #2
 800184c:	2400      	movs	r4, #0
 800184e:	2303      	movs	r3, #3
 8001850:	2200      	movs	r2, #0
 8001852:	2105      	movs	r1, #5
 8001854:	9102      	str	r1, [sp, #8]
 8001856:	9201      	str	r2, [sp, #4]
 8001858:	9300      	str	r3, [sp, #0]
 800185a:	4623      	mov	r3, r4
 800185c:	4602      	mov	r2, r0
 800185e:	2103      	movs	r1, #3
 8001860:	480d      	ldr	r0, [pc, #52]	@ (8001898 <SPI_Pin_Init+0x2a0>)
 8001862:	f7ff fd0f 	bl	8001284 <GPIO_Pin_Init>

			if(config->miso_pin == SPI_Configurations.Pin._SPI1_.MISO1.PA6) GPIO_Pin_Init(GPIOA, 6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	799b      	ldrb	r3, [r3, #6]
 800186a:	2210      	movs	r2, #16
 800186c:	4293      	cmp	r3, r2
 800186e:	d115      	bne.n	800189c <SPI_Pin_Init+0x2a4>
 8001870:	2002      	movs	r0, #2
 8001872:	2400      	movs	r4, #0
 8001874:	2303      	movs	r3, #3
 8001876:	2200      	movs	r2, #0
 8001878:	2105      	movs	r1, #5
 800187a:	9102      	str	r1, [sp, #8]
 800187c:	9201      	str	r2, [sp, #4]
 800187e:	9300      	str	r3, [sp, #0]
 8001880:	4623      	mov	r3, r4
 8001882:	4602      	mov	r2, r0
 8001884:	2106      	movs	r1, #6
 8001886:	4803      	ldr	r0, [pc, #12]	@ (8001894 <SPI_Pin_Init+0x29c>)
 8001888:	f7ff fcfc 	bl	8001284 <GPIO_Pin_Init>
 800188c:	e019      	b.n	80018c2 <SPI_Pin_Init+0x2ca>
 800188e:	bf00      	nop
 8001890:	40013000 	.word	0x40013000
 8001894:	40020000 	.word	0x40020000
 8001898:	40020400 	.word	0x40020400
			else if(config->miso_pin == SPI_Configurations.Pin._SPI1_.MISO1.PB4) GPIO_Pin_Init(GPIOB, 4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	799b      	ldrb	r3, [r3, #6]
 80018a0:	2222      	movs	r2, #34	@ 0x22
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d10d      	bne.n	80018c2 <SPI_Pin_Init+0x2ca>
 80018a6:	2002      	movs	r0, #2
 80018a8:	2400      	movs	r4, #0
 80018aa:	2303      	movs	r3, #3
 80018ac:	2200      	movs	r2, #0
 80018ae:	2105      	movs	r1, #5
 80018b0:	9102      	str	r1, [sp, #8]
 80018b2:	9201      	str	r2, [sp, #4]
 80018b4:	9300      	str	r3, [sp, #0]
 80018b6:	4623      	mov	r3, r4
 80018b8:	4602      	mov	r2, r0
 80018ba:	2104      	movs	r1, #4
 80018bc:	489f      	ldr	r0, [pc, #636]	@ (8001b3c <SPI_Pin_Init+0x544>)
 80018be:	f7ff fce1 	bl	8001284 <GPIO_Pin_Init>

			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80018d0:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 &= ~SPI_CR1_BIDIOE;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80018e0:	601a      	str	r2, [r3, #0]

			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
			config->Port -> CR1 &= ~SPI_CR1_BIDIOE;
		}
	}
}
 80018e2:	e2d5      	b.n	8001e90 <SPI_Pin_Init+0x898>
	else if(config -> Port == SPI2)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a95      	ldr	r2, [pc, #596]	@ (8001b40 <SPI_Pin_Init+0x548>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	f040 8151 	bne.w	8001b92 <SPI_Pin_Init+0x59a>
		if((config->mode == SPI_Configurations.Mode.Full_Duplex_Master) || (config->mode == SPI_Configurations.Mode.Full_Duplex_Slave))
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	89db      	ldrh	r3, [r3, #14]
 80018f4:	220b      	movs	r2, #11
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d005      	beq.n	8001906 <SPI_Pin_Init+0x30e>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	89db      	ldrh	r3, [r3, #14]
 80018fe:	220c      	movs	r2, #12
 8001900:	4293      	cmp	r3, r2
 8001902:	f040 8084 	bne.w	8001a0e <SPI_Pin_Init+0x416>
			if(config->clock_pin == SPI_Configurations.Pin._SPI2_.CLK2.PB10) GPIO_Pin_Init(GPIOB, 10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	791b      	ldrb	r3, [r3, #4]
 800190a:	461a      	mov	r2, r3
 800190c:	2313      	movs	r3, #19
 800190e:	429a      	cmp	r2, r3
 8001910:	d10e      	bne.n	8001930 <SPI_Pin_Init+0x338>
 8001912:	2002      	movs	r0, #2
 8001914:	2400      	movs	r4, #0
 8001916:	2303      	movs	r3, #3
 8001918:	2200      	movs	r2, #0
 800191a:	2105      	movs	r1, #5
 800191c:	9102      	str	r1, [sp, #8]
 800191e:	9201      	str	r2, [sp, #4]
 8001920:	9300      	str	r3, [sp, #0]
 8001922:	4623      	mov	r3, r4
 8001924:	4602      	mov	r2, r0
 8001926:	210a      	movs	r1, #10
 8001928:	4884      	ldr	r0, [pc, #528]	@ (8001b3c <SPI_Pin_Init+0x544>)
 800192a:	f7ff fcab 	bl	8001284 <GPIO_Pin_Init>
 800192e:	e013      	b.n	8001958 <SPI_Pin_Init+0x360>
			else if(config->clock_pin == SPI_Configurations.Pin._SPI2_.CLK2.PB13) GPIO_Pin_Init(GPIOB, 13, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	791b      	ldrb	r3, [r3, #4]
 8001934:	461a      	mov	r2, r3
 8001936:	2317      	movs	r3, #23
 8001938:	429a      	cmp	r2, r3
 800193a:	d10d      	bne.n	8001958 <SPI_Pin_Init+0x360>
 800193c:	2002      	movs	r0, #2
 800193e:	2400      	movs	r4, #0
 8001940:	2303      	movs	r3, #3
 8001942:	2200      	movs	r2, #0
 8001944:	2105      	movs	r1, #5
 8001946:	9102      	str	r1, [sp, #8]
 8001948:	9201      	str	r2, [sp, #4]
 800194a:	9300      	str	r3, [sp, #0]
 800194c:	4623      	mov	r3, r4
 800194e:	4602      	mov	r2, r0
 8001950:	210d      	movs	r1, #13
 8001952:	487a      	ldr	r0, [pc, #488]	@ (8001b3c <SPI_Pin_Init+0x544>)
 8001954:	f7ff fc96 	bl	8001284 <GPIO_Pin_Init>
			if(config->miso_pin == SPI_Configurations.Pin._SPI2_.MISO2.PB14) GPIO_Pin_Init(GPIOB, 14, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	799b      	ldrb	r3, [r3, #6]
 800195c:	461a      	mov	r2, r3
 800195e:	231b      	movs	r3, #27
 8001960:	429a      	cmp	r2, r3
 8001962:	d10e      	bne.n	8001982 <SPI_Pin_Init+0x38a>
 8001964:	2002      	movs	r0, #2
 8001966:	2400      	movs	r4, #0
 8001968:	2303      	movs	r3, #3
 800196a:	2200      	movs	r2, #0
 800196c:	2105      	movs	r1, #5
 800196e:	9102      	str	r1, [sp, #8]
 8001970:	9201      	str	r2, [sp, #4]
 8001972:	9300      	str	r3, [sp, #0]
 8001974:	4623      	mov	r3, r4
 8001976:	4602      	mov	r2, r0
 8001978:	210e      	movs	r1, #14
 800197a:	4870      	ldr	r0, [pc, #448]	@ (8001b3c <SPI_Pin_Init+0x544>)
 800197c:	f7ff fc82 	bl	8001284 <GPIO_Pin_Init>
 8001980:	e013      	b.n	80019aa <SPI_Pin_Init+0x3b2>
			else if(config->miso_pin == SPI_Configurations.Pin._SPI2_.MISO2.PC2) GPIO_Pin_Init(GPIOC, 2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	799b      	ldrb	r3, [r3, #6]
 8001986:	461a      	mov	r2, r3
 8001988:	2320      	movs	r3, #32
 800198a:	429a      	cmp	r2, r3
 800198c:	d10d      	bne.n	80019aa <SPI_Pin_Init+0x3b2>
 800198e:	2002      	movs	r0, #2
 8001990:	2400      	movs	r4, #0
 8001992:	2303      	movs	r3, #3
 8001994:	2200      	movs	r2, #0
 8001996:	2105      	movs	r1, #5
 8001998:	9102      	str	r1, [sp, #8]
 800199a:	9201      	str	r2, [sp, #4]
 800199c:	9300      	str	r3, [sp, #0]
 800199e:	4623      	mov	r3, r4
 80019a0:	4602      	mov	r2, r0
 80019a2:	2102      	movs	r1, #2
 80019a4:	4867      	ldr	r0, [pc, #412]	@ (8001b44 <SPI_Pin_Init+0x54c>)
 80019a6:	f7ff fc6d 	bl	8001284 <GPIO_Pin_Init>
			if(config->mosi_pin == SPI_Configurations.Pin._SPI2_.MOSI2.PB15) GPIO_Pin_Init(GPIOB, 15, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	795b      	ldrb	r3, [r3, #5]
 80019ae:	461a      	mov	r2, r3
 80019b0:	231d      	movs	r3, #29
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d10e      	bne.n	80019d4 <SPI_Pin_Init+0x3dc>
 80019b6:	2002      	movs	r0, #2
 80019b8:	2400      	movs	r4, #0
 80019ba:	2303      	movs	r3, #3
 80019bc:	2200      	movs	r2, #0
 80019be:	2105      	movs	r1, #5
 80019c0:	9102      	str	r1, [sp, #8]
 80019c2:	9201      	str	r2, [sp, #4]
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	4623      	mov	r3, r4
 80019c8:	4602      	mov	r2, r0
 80019ca:	210f      	movs	r1, #15
 80019cc:	485b      	ldr	r0, [pc, #364]	@ (8001b3c <SPI_Pin_Init+0x544>)
 80019ce:	f7ff fc59 	bl	8001284 <GPIO_Pin_Init>
 80019d2:	e013      	b.n	80019fc <SPI_Pin_Init+0x404>
			else if(config->mosi_pin == SPI_Configurations.Pin._SPI2_.MOSI2.PC3) GPIO_Pin_Init(GPIOC, 3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	795b      	ldrb	r3, [r3, #5]
 80019d8:	461a      	mov	r2, r3
 80019da:	2311      	movs	r3, #17
 80019dc:	429a      	cmp	r2, r3
 80019de:	d10d      	bne.n	80019fc <SPI_Pin_Init+0x404>
 80019e0:	2002      	movs	r0, #2
 80019e2:	2400      	movs	r4, #0
 80019e4:	2303      	movs	r3, #3
 80019e6:	2200      	movs	r2, #0
 80019e8:	2105      	movs	r1, #5
 80019ea:	9102      	str	r1, [sp, #8]
 80019ec:	9201      	str	r2, [sp, #4]
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	4623      	mov	r3, r4
 80019f2:	4602      	mov	r2, r0
 80019f4:	2103      	movs	r1, #3
 80019f6:	4853      	ldr	r0, [pc, #332]	@ (8001b44 <SPI_Pin_Init+0x54c>)
 80019f8:	f7ff fc44 	bl	8001284 <GPIO_Pin_Init>
			config->Port -> CR1 &= ~SPI_CR1_BIDIMODE;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	e240      	b.n	8001e90 <SPI_Pin_Init+0x898>
		else if((config->mode == SPI_Configurations.Mode.Half_Duplex_Master) || (config->mode == SPI_Configurations.Mode.TX_Only_Master) || (config->mode == SPI_Configurations.Mode.RX_Only_Slave))
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	89db      	ldrh	r3, [r3, #14]
 8001a12:	220d      	movs	r2, #13
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d009      	beq.n	8001a2c <SPI_Pin_Init+0x434>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	89db      	ldrh	r3, [r3, #14]
 8001a1c:	2211      	movs	r2, #17
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d004      	beq.n	8001a2c <SPI_Pin_Init+0x434>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	89db      	ldrh	r3, [r3, #14]
 8001a26:	2210      	movs	r2, #16
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d139      	bne.n	8001aa0 <SPI_Pin_Init+0x4a8>
			if(config->clock_pin == SPI_Configurations.Pin._SPI2_.CLK2.PB10) GPIO_Pin_Init(GPIOB, 10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	791b      	ldrb	r3, [r3, #4]
 8001a30:	461a      	mov	r2, r3
 8001a32:	2313      	movs	r3, #19
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d10e      	bne.n	8001a56 <SPI_Pin_Init+0x45e>
 8001a38:	2002      	movs	r0, #2
 8001a3a:	2400      	movs	r4, #0
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	2200      	movs	r2, #0
 8001a40:	2105      	movs	r1, #5
 8001a42:	9102      	str	r1, [sp, #8]
 8001a44:	9201      	str	r2, [sp, #4]
 8001a46:	9300      	str	r3, [sp, #0]
 8001a48:	4623      	mov	r3, r4
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	210a      	movs	r1, #10
 8001a4e:	483b      	ldr	r0, [pc, #236]	@ (8001b3c <SPI_Pin_Init+0x544>)
 8001a50:	f7ff fc18 	bl	8001284 <GPIO_Pin_Init>
 8001a54:	e013      	b.n	8001a7e <SPI_Pin_Init+0x486>
			else if(config->clock_pin == SPI_Configurations.Pin._SPI2_.CLK2.PB13) GPIO_Pin_Init(GPIOB, 13, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	791b      	ldrb	r3, [r3, #4]
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	2317      	movs	r3, #23
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d10d      	bne.n	8001a7e <SPI_Pin_Init+0x486>
 8001a62:	2002      	movs	r0, #2
 8001a64:	2400      	movs	r4, #0
 8001a66:	2303      	movs	r3, #3
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2105      	movs	r1, #5
 8001a6c:	9102      	str	r1, [sp, #8]
 8001a6e:	9201      	str	r2, [sp, #4]
 8001a70:	9300      	str	r3, [sp, #0]
 8001a72:	4623      	mov	r3, r4
 8001a74:	4602      	mov	r2, r0
 8001a76:	210d      	movs	r1, #13
 8001a78:	4830      	ldr	r0, [pc, #192]	@ (8001b3c <SPI_Pin_Init+0x544>)
 8001a7a:	f7ff fc03 	bl	8001284 <GPIO_Pin_Init>
			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001a8c:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 |= SPI_CR1_BIDIOE;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	e1f7      	b.n	8001e90 <SPI_Pin_Init+0x898>
		else if((config->mode == SPI_Configurations.Mode.Half_Duplex_Slave) || (config->mode == SPI_Configurations.Mode.RX_Only_Master) || (config->mode == SPI_Configurations.Mode.TX_Only_Slave))
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	89db      	ldrh	r3, [r3, #14]
 8001aa4:	220e      	movs	r2, #14
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d00a      	beq.n	8001ac0 <SPI_Pin_Init+0x4c8>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	89db      	ldrh	r3, [r3, #14]
 8001aae:	220f      	movs	r2, #15
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d005      	beq.n	8001ac0 <SPI_Pin_Init+0x4c8>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	89db      	ldrh	r3, [r3, #14]
 8001ab8:	2212      	movs	r2, #18
 8001aba:	4293      	cmp	r3, r2
 8001abc:	f040 81e8 	bne.w	8001e90 <SPI_Pin_Init+0x898>
			if(config->clock_pin == SPI_Configurations.Pin._SPI2_.CLK2.PB10) GPIO_Pin_Init(GPIOB, 10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	791b      	ldrb	r3, [r3, #4]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	2313      	movs	r3, #19
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d10e      	bne.n	8001aea <SPI_Pin_Init+0x4f2>
 8001acc:	2002      	movs	r0, #2
 8001ace:	2400      	movs	r4, #0
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2105      	movs	r1, #5
 8001ad6:	9102      	str	r1, [sp, #8]
 8001ad8:	9201      	str	r2, [sp, #4]
 8001ada:	9300      	str	r3, [sp, #0]
 8001adc:	4623      	mov	r3, r4
 8001ade:	4602      	mov	r2, r0
 8001ae0:	210a      	movs	r1, #10
 8001ae2:	4816      	ldr	r0, [pc, #88]	@ (8001b3c <SPI_Pin_Init+0x544>)
 8001ae4:	f7ff fbce 	bl	8001284 <GPIO_Pin_Init>
 8001ae8:	e013      	b.n	8001b12 <SPI_Pin_Init+0x51a>
			else if(config->clock_pin == SPI_Configurations.Pin._SPI2_.CLK2.PB13) GPIO_Pin_Init(GPIOB, 13, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	791b      	ldrb	r3, [r3, #4]
 8001aee:	461a      	mov	r2, r3
 8001af0:	2317      	movs	r3, #23
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d10d      	bne.n	8001b12 <SPI_Pin_Init+0x51a>
 8001af6:	2002      	movs	r0, #2
 8001af8:	2400      	movs	r4, #0
 8001afa:	2303      	movs	r3, #3
 8001afc:	2200      	movs	r2, #0
 8001afe:	2105      	movs	r1, #5
 8001b00:	9102      	str	r1, [sp, #8]
 8001b02:	9201      	str	r2, [sp, #4]
 8001b04:	9300      	str	r3, [sp, #0]
 8001b06:	4623      	mov	r3, r4
 8001b08:	4602      	mov	r2, r0
 8001b0a:	210d      	movs	r1, #13
 8001b0c:	480b      	ldr	r0, [pc, #44]	@ (8001b3c <SPI_Pin_Init+0x544>)
 8001b0e:	f7ff fbb9 	bl	8001284 <GPIO_Pin_Init>
			if(config->miso_pin == SPI_Configurations.Pin._SPI2_.MISO2.PB14) GPIO_Pin_Init(GPIOB, 14, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	799b      	ldrb	r3, [r3, #6]
 8001b16:	461a      	mov	r2, r3
 8001b18:	231b      	movs	r3, #27
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d114      	bne.n	8001b48 <SPI_Pin_Init+0x550>
 8001b1e:	2002      	movs	r0, #2
 8001b20:	2400      	movs	r4, #0
 8001b22:	2303      	movs	r3, #3
 8001b24:	2200      	movs	r2, #0
 8001b26:	2105      	movs	r1, #5
 8001b28:	9102      	str	r1, [sp, #8]
 8001b2a:	9201      	str	r2, [sp, #4]
 8001b2c:	9300      	str	r3, [sp, #0]
 8001b2e:	4623      	mov	r3, r4
 8001b30:	4602      	mov	r2, r0
 8001b32:	210e      	movs	r1, #14
 8001b34:	4801      	ldr	r0, [pc, #4]	@ (8001b3c <SPI_Pin_Init+0x544>)
 8001b36:	f7ff fba5 	bl	8001284 <GPIO_Pin_Init>
 8001b3a:	e019      	b.n	8001b70 <SPI_Pin_Init+0x578>
 8001b3c:	40020400 	.word	0x40020400
 8001b40:	40003800 	.word	0x40003800
 8001b44:	40020800 	.word	0x40020800
			else if(config->miso_pin == SPI_Configurations.Pin._SPI2_.MISO2.PC2) GPIO_Pin_Init(GPIOC, 2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	799b      	ldrb	r3, [r3, #6]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	2320      	movs	r3, #32
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d10d      	bne.n	8001b70 <SPI_Pin_Init+0x578>
 8001b54:	2002      	movs	r0, #2
 8001b56:	2400      	movs	r4, #0
 8001b58:	2303      	movs	r3, #3
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2105      	movs	r1, #5
 8001b5e:	9102      	str	r1, [sp, #8]
 8001b60:	9201      	str	r2, [sp, #4]
 8001b62:	9300      	str	r3, [sp, #0]
 8001b64:	4623      	mov	r3, r4
 8001b66:	4602      	mov	r2, r0
 8001b68:	2102      	movs	r1, #2
 8001b6a:	489f      	ldr	r0, [pc, #636]	@ (8001de8 <SPI_Pin_Init+0x7f0>)
 8001b6c:	f7ff fb8a 	bl	8001284 <GPIO_Pin_Init>
			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001b7e:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 &= ~SPI_CR1_BIDIOE;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001b8e:	601a      	str	r2, [r3, #0]
}
 8001b90:	e17e      	b.n	8001e90 <SPI_Pin_Init+0x898>
	else if(config -> Port == SPI3)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a95      	ldr	r2, [pc, #596]	@ (8001dec <SPI_Pin_Init+0x7f4>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	f040 8179 	bne.w	8001e90 <SPI_Pin_Init+0x898>
		if((config->mode == SPI_Configurations.Mode.Full_Duplex_Master) || (config->mode == SPI_Configurations.Mode.Full_Duplex_Slave))
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	89db      	ldrh	r3, [r3, #14]
 8001ba2:	220b      	movs	r2, #11
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d005      	beq.n	8001bb4 <SPI_Pin_Init+0x5bc>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	89db      	ldrh	r3, [r3, #14]
 8001bac:	220c      	movs	r2, #12
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	f040 8084 	bne.w	8001cbc <SPI_Pin_Init+0x6c4>
			if(config->clock_pin == SPI_Configurations.Pin._SPI3_.CLK3.PB3) GPIO_Pin_Init(GPIOB, 3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	791b      	ldrb	r3, [r3, #4]
 8001bb8:	461a      	mov	r2, r3
 8001bba:	2317      	movs	r3, #23
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d10e      	bne.n	8001bde <SPI_Pin_Init+0x5e6>
 8001bc0:	2002      	movs	r0, #2
 8001bc2:	2400      	movs	r4, #0
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	2106      	movs	r1, #6
 8001bca:	9102      	str	r1, [sp, #8]
 8001bcc:	9201      	str	r2, [sp, #4]
 8001bce:	9300      	str	r3, [sp, #0]
 8001bd0:	4623      	mov	r3, r4
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	2103      	movs	r1, #3
 8001bd6:	4886      	ldr	r0, [pc, #536]	@ (8001df0 <SPI_Pin_Init+0x7f8>)
 8001bd8:	f7ff fb54 	bl	8001284 <GPIO_Pin_Init>
 8001bdc:	e013      	b.n	8001c06 <SPI_Pin_Init+0x60e>
			else if(config->clock_pin == SPI_Configurations.Pin._SPI3_.CLK3.PC10) GPIO_Pin_Init(GPIOC, 10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	791b      	ldrb	r3, [r3, #4]
 8001be2:	461a      	mov	r2, r3
 8001be4:	2325      	movs	r3, #37	@ 0x25
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d10d      	bne.n	8001c06 <SPI_Pin_Init+0x60e>
 8001bea:	2002      	movs	r0, #2
 8001bec:	2400      	movs	r4, #0
 8001bee:	2303      	movs	r3, #3
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2106      	movs	r1, #6
 8001bf4:	9102      	str	r1, [sp, #8]
 8001bf6:	9201      	str	r2, [sp, #4]
 8001bf8:	9300      	str	r3, [sp, #0]
 8001bfa:	4623      	mov	r3, r4
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	210a      	movs	r1, #10
 8001c00:	4879      	ldr	r0, [pc, #484]	@ (8001de8 <SPI_Pin_Init+0x7f0>)
 8001c02:	f7ff fb3f 	bl	8001284 <GPIO_Pin_Init>
			if(config->miso_pin == SPI_Configurations.Pin._SPI3_.MISO3.PB4) GPIO_Pin_Init(GPIOB, 4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	799b      	ldrb	r3, [r3, #6]
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	2318      	movs	r3, #24
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d10e      	bne.n	8001c30 <SPI_Pin_Init+0x638>
 8001c12:	2002      	movs	r0, #2
 8001c14:	2400      	movs	r4, #0
 8001c16:	2303      	movs	r3, #3
 8001c18:	2200      	movs	r2, #0
 8001c1a:	2106      	movs	r1, #6
 8001c1c:	9102      	str	r1, [sp, #8]
 8001c1e:	9201      	str	r2, [sp, #4]
 8001c20:	9300      	str	r3, [sp, #0]
 8001c22:	4623      	mov	r3, r4
 8001c24:	4602      	mov	r2, r0
 8001c26:	2104      	movs	r1, #4
 8001c28:	4871      	ldr	r0, [pc, #452]	@ (8001df0 <SPI_Pin_Init+0x7f8>)
 8001c2a:	f7ff fb2b 	bl	8001284 <GPIO_Pin_Init>
 8001c2e:	e013      	b.n	8001c58 <SPI_Pin_Init+0x660>
			else if(config->miso_pin == SPI_Configurations.Pin._SPI3_.MISO3.PC11) GPIO_Pin_Init(GPIOC,11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	799b      	ldrb	r3, [r3, #6]
 8001c34:	461a      	mov	r2, r3
 8001c36:	2327      	movs	r3, #39	@ 0x27
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d10d      	bne.n	8001c58 <SPI_Pin_Init+0x660>
 8001c3c:	2002      	movs	r0, #2
 8001c3e:	2400      	movs	r4, #0
 8001c40:	2303      	movs	r3, #3
 8001c42:	2200      	movs	r2, #0
 8001c44:	2106      	movs	r1, #6
 8001c46:	9102      	str	r1, [sp, #8]
 8001c48:	9201      	str	r2, [sp, #4]
 8001c4a:	9300      	str	r3, [sp, #0]
 8001c4c:	4623      	mov	r3, r4
 8001c4e:	4602      	mov	r2, r0
 8001c50:	210b      	movs	r1, #11
 8001c52:	4865      	ldr	r0, [pc, #404]	@ (8001de8 <SPI_Pin_Init+0x7f0>)
 8001c54:	f7ff fb16 	bl	8001284 <GPIO_Pin_Init>
			if(config->mosi_pin == SPI_Configurations.Pin._SPI3_.MOSI3.PB5) GPIO_Pin_Init(GPIOB, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	795b      	ldrb	r3, [r3, #5]
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	2319      	movs	r3, #25
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d10e      	bne.n	8001c82 <SPI_Pin_Init+0x68a>
 8001c64:	2002      	movs	r0, #2
 8001c66:	2400      	movs	r4, #0
 8001c68:	2303      	movs	r3, #3
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	2106      	movs	r1, #6
 8001c6e:	9102      	str	r1, [sp, #8]
 8001c70:	9201      	str	r2, [sp, #4]
 8001c72:	9300      	str	r3, [sp, #0]
 8001c74:	4623      	mov	r3, r4
 8001c76:	4602      	mov	r2, r0
 8001c78:	2105      	movs	r1, #5
 8001c7a:	485d      	ldr	r0, [pc, #372]	@ (8001df0 <SPI_Pin_Init+0x7f8>)
 8001c7c:	f7ff fb02 	bl	8001284 <GPIO_Pin_Init>
 8001c80:	e013      	b.n	8001caa <SPI_Pin_Init+0x6b2>
			else if(config->mosi_pin == SPI_Configurations.Pin._SPI3_.MOSI3.PC12) GPIO_Pin_Init(GPIOC, 12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	795b      	ldrb	r3, [r3, #5]
 8001c86:	461a      	mov	r2, r3
 8001c88:	2327      	movs	r3, #39	@ 0x27
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d10d      	bne.n	8001caa <SPI_Pin_Init+0x6b2>
 8001c8e:	2002      	movs	r0, #2
 8001c90:	2400      	movs	r4, #0
 8001c92:	2303      	movs	r3, #3
 8001c94:	2200      	movs	r2, #0
 8001c96:	2106      	movs	r1, #6
 8001c98:	9102      	str	r1, [sp, #8]
 8001c9a:	9201      	str	r2, [sp, #4]
 8001c9c:	9300      	str	r3, [sp, #0]
 8001c9e:	4623      	mov	r3, r4
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	210c      	movs	r1, #12
 8001ca4:	4850      	ldr	r0, [pc, #320]	@ (8001de8 <SPI_Pin_Init+0x7f0>)
 8001ca6:	f7ff faed 	bl	8001284 <GPIO_Pin_Init>
			config->Port -> CR1 &= ~SPI_CR1_BIDIMODE;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001cb8:	601a      	str	r2, [r3, #0]
 8001cba:	e0e9      	b.n	8001e90 <SPI_Pin_Init+0x898>
		else if((config->mode == SPI_Configurations.Mode.Half_Duplex_Master) || (config->mode == SPI_Configurations.Mode.TX_Only_Master) || (config->mode == SPI_Configurations.Mode.RX_Only_Slave))
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	89db      	ldrh	r3, [r3, #14]
 8001cc0:	220d      	movs	r2, #13
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d009      	beq.n	8001cda <SPI_Pin_Init+0x6e2>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	89db      	ldrh	r3, [r3, #14]
 8001cca:	2211      	movs	r2, #17
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d004      	beq.n	8001cda <SPI_Pin_Init+0x6e2>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	89db      	ldrh	r3, [r3, #14]
 8001cd4:	2210      	movs	r2, #16
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d162      	bne.n	8001da0 <SPI_Pin_Init+0x7a8>
			if(config->clock_pin == SPI_Configurations.Pin._SPI3_.CLK3.PB3) GPIO_Pin_Init(GPIOB, 3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	791b      	ldrb	r3, [r3, #4]
 8001cde:	461a      	mov	r2, r3
 8001ce0:	2317      	movs	r3, #23
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d10e      	bne.n	8001d04 <SPI_Pin_Init+0x70c>
 8001ce6:	2002      	movs	r0, #2
 8001ce8:	2400      	movs	r4, #0
 8001cea:	2303      	movs	r3, #3
 8001cec:	2200      	movs	r2, #0
 8001cee:	2106      	movs	r1, #6
 8001cf0:	9102      	str	r1, [sp, #8]
 8001cf2:	9201      	str	r2, [sp, #4]
 8001cf4:	9300      	str	r3, [sp, #0]
 8001cf6:	4623      	mov	r3, r4
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	2103      	movs	r1, #3
 8001cfc:	483c      	ldr	r0, [pc, #240]	@ (8001df0 <SPI_Pin_Init+0x7f8>)
 8001cfe:	f7ff fac1 	bl	8001284 <GPIO_Pin_Init>
 8001d02:	e013      	b.n	8001d2c <SPI_Pin_Init+0x734>
			else if(config->clock_pin == SPI_Configurations.Pin._SPI3_.CLK3.PC10) GPIO_Pin_Init(GPIOC, 10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	791b      	ldrb	r3, [r3, #4]
 8001d08:	461a      	mov	r2, r3
 8001d0a:	2325      	movs	r3, #37	@ 0x25
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d10d      	bne.n	8001d2c <SPI_Pin_Init+0x734>
 8001d10:	2002      	movs	r0, #2
 8001d12:	2400      	movs	r4, #0
 8001d14:	2303      	movs	r3, #3
 8001d16:	2200      	movs	r2, #0
 8001d18:	2106      	movs	r1, #6
 8001d1a:	9102      	str	r1, [sp, #8]
 8001d1c:	9201      	str	r2, [sp, #4]
 8001d1e:	9300      	str	r3, [sp, #0]
 8001d20:	4623      	mov	r3, r4
 8001d22:	4602      	mov	r2, r0
 8001d24:	210a      	movs	r1, #10
 8001d26:	4830      	ldr	r0, [pc, #192]	@ (8001de8 <SPI_Pin_Init+0x7f0>)
 8001d28:	f7ff faac 	bl	8001284 <GPIO_Pin_Init>
			if(config->miso_pin == SPI_Configurations.Pin._SPI3_.MISO3.PB4) GPIO_Pin_Init(GPIOB, 4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	799b      	ldrb	r3, [r3, #6]
 8001d30:	461a      	mov	r2, r3
 8001d32:	2318      	movs	r3, #24
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d10e      	bne.n	8001d56 <SPI_Pin_Init+0x75e>
 8001d38:	2002      	movs	r0, #2
 8001d3a:	2400      	movs	r4, #0
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	2200      	movs	r2, #0
 8001d40:	2106      	movs	r1, #6
 8001d42:	9102      	str	r1, [sp, #8]
 8001d44:	9201      	str	r2, [sp, #4]
 8001d46:	9300      	str	r3, [sp, #0]
 8001d48:	4623      	mov	r3, r4
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	2104      	movs	r1, #4
 8001d4e:	4828      	ldr	r0, [pc, #160]	@ (8001df0 <SPI_Pin_Init+0x7f8>)
 8001d50:	f7ff fa98 	bl	8001284 <GPIO_Pin_Init>
 8001d54:	e013      	b.n	8001d7e <SPI_Pin_Init+0x786>
			else if(config->miso_pin == SPI_Configurations.Pin._SPI3_.MISO3.PC11) GPIO_Pin_Init(GPIOC,11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	799b      	ldrb	r3, [r3, #6]
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	2327      	movs	r3, #39	@ 0x27
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d10d      	bne.n	8001d7e <SPI_Pin_Init+0x786>
 8001d62:	2002      	movs	r0, #2
 8001d64:	2400      	movs	r4, #0
 8001d66:	2303      	movs	r3, #3
 8001d68:	2200      	movs	r2, #0
 8001d6a:	2106      	movs	r1, #6
 8001d6c:	9102      	str	r1, [sp, #8]
 8001d6e:	9201      	str	r2, [sp, #4]
 8001d70:	9300      	str	r3, [sp, #0]
 8001d72:	4623      	mov	r3, r4
 8001d74:	4602      	mov	r2, r0
 8001d76:	210b      	movs	r1, #11
 8001d78:	481b      	ldr	r0, [pc, #108]	@ (8001de8 <SPI_Pin_Init+0x7f0>)
 8001d7a:	f7ff fa83 	bl	8001284 <GPIO_Pin_Init>
			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001d8c:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 |= SPI_CR1_BIDIOE;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	e077      	b.n	8001e90 <SPI_Pin_Init+0x898>
		else if((config->mode == SPI_Configurations.Mode.Half_Duplex_Slave) || (config->mode == SPI_Configurations.Mode.RX_Only_Master) || (config->mode == SPI_Configurations.Mode.TX_Only_Slave))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	89db      	ldrh	r3, [r3, #14]
 8001da4:	220e      	movs	r2, #14
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d009      	beq.n	8001dbe <SPI_Pin_Init+0x7c6>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	89db      	ldrh	r3, [r3, #14]
 8001dae:	220f      	movs	r2, #15
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d004      	beq.n	8001dbe <SPI_Pin_Init+0x7c6>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	89db      	ldrh	r3, [r3, #14]
 8001db8:	2212      	movs	r2, #18
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d168      	bne.n	8001e90 <SPI_Pin_Init+0x898>
			if(config->clock_pin == SPI_Configurations.Pin._SPI3_.CLK3.PB3) GPIO_Pin_Init(GPIOB, 3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	791b      	ldrb	r3, [r3, #4]
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	2317      	movs	r3, #23
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d114      	bne.n	8001df4 <SPI_Pin_Init+0x7fc>
 8001dca:	2002      	movs	r0, #2
 8001dcc:	2400      	movs	r4, #0
 8001dce:	2303      	movs	r3, #3
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	2106      	movs	r1, #6
 8001dd4:	9102      	str	r1, [sp, #8]
 8001dd6:	9201      	str	r2, [sp, #4]
 8001dd8:	9300      	str	r3, [sp, #0]
 8001dda:	4623      	mov	r3, r4
 8001ddc:	4602      	mov	r2, r0
 8001dde:	2103      	movs	r1, #3
 8001de0:	4803      	ldr	r0, [pc, #12]	@ (8001df0 <SPI_Pin_Init+0x7f8>)
 8001de2:	f7ff fa4f 	bl	8001284 <GPIO_Pin_Init>
 8001de6:	e019      	b.n	8001e1c <SPI_Pin_Init+0x824>
 8001de8:	40020800 	.word	0x40020800
 8001dec:	40003c00 	.word	0x40003c00
 8001df0:	40020400 	.word	0x40020400
			else if(config->clock_pin == SPI_Configurations.Pin._SPI3_.CLK3.PC10) GPIO_Pin_Init(GPIOC, 10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	791b      	ldrb	r3, [r3, #4]
 8001df8:	461a      	mov	r2, r3
 8001dfa:	2325      	movs	r3, #37	@ 0x25
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d10d      	bne.n	8001e1c <SPI_Pin_Init+0x824>
 8001e00:	2002      	movs	r0, #2
 8001e02:	2400      	movs	r4, #0
 8001e04:	2303      	movs	r3, #3
 8001e06:	2200      	movs	r2, #0
 8001e08:	2106      	movs	r1, #6
 8001e0a:	9102      	str	r1, [sp, #8]
 8001e0c:	9201      	str	r2, [sp, #4]
 8001e0e:	9300      	str	r3, [sp, #0]
 8001e10:	4623      	mov	r3, r4
 8001e12:	4602      	mov	r2, r0
 8001e14:	210a      	movs	r1, #10
 8001e16:	4820      	ldr	r0, [pc, #128]	@ (8001e98 <SPI_Pin_Init+0x8a0>)
 8001e18:	f7ff fa34 	bl	8001284 <GPIO_Pin_Init>
			if(config->mosi_pin == SPI_Configurations.Pin._SPI3_.MOSI3.PB5) GPIO_Pin_Init(GPIOB, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	795b      	ldrb	r3, [r3, #5]
 8001e20:	461a      	mov	r2, r3
 8001e22:	2319      	movs	r3, #25
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d10e      	bne.n	8001e46 <SPI_Pin_Init+0x84e>
 8001e28:	2002      	movs	r0, #2
 8001e2a:	2400      	movs	r4, #0
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	2200      	movs	r2, #0
 8001e30:	2106      	movs	r1, #6
 8001e32:	9102      	str	r1, [sp, #8]
 8001e34:	9201      	str	r2, [sp, #4]
 8001e36:	9300      	str	r3, [sp, #0]
 8001e38:	4623      	mov	r3, r4
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	2105      	movs	r1, #5
 8001e3e:	4817      	ldr	r0, [pc, #92]	@ (8001e9c <SPI_Pin_Init+0x8a4>)
 8001e40:	f7ff fa20 	bl	8001284 <GPIO_Pin_Init>
 8001e44:	e013      	b.n	8001e6e <SPI_Pin_Init+0x876>
			else if(config->mosi_pin == SPI_Configurations.Pin._SPI3_.MOSI3.PC12) GPIO_Pin_Init(GPIOC, 12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	795b      	ldrb	r3, [r3, #5]
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	2327      	movs	r3, #39	@ 0x27
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d10d      	bne.n	8001e6e <SPI_Pin_Init+0x876>
 8001e52:	2002      	movs	r0, #2
 8001e54:	2400      	movs	r4, #0
 8001e56:	2303      	movs	r3, #3
 8001e58:	2200      	movs	r2, #0
 8001e5a:	2106      	movs	r1, #6
 8001e5c:	9102      	str	r1, [sp, #8]
 8001e5e:	9201      	str	r2, [sp, #4]
 8001e60:	9300      	str	r3, [sp, #0]
 8001e62:	4623      	mov	r3, r4
 8001e64:	4602      	mov	r2, r0
 8001e66:	210c      	movs	r1, #12
 8001e68:	480b      	ldr	r0, [pc, #44]	@ (8001e98 <SPI_Pin_Init+0x8a0>)
 8001e6a:	f7ff fa0b 	bl	8001284 <GPIO_Pin_Init>
			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e7c:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 &= ~SPI_CR1_BIDIOE;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001e8c:	601a      	str	r2, [r3, #0]
}
 8001e8e:	e7ff      	b.n	8001e90 <SPI_Pin_Init+0x898>
 8001e90:	bf00      	nop
 8001e92:	370c      	adds	r7, #12
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd90      	pop	{r4, r7, pc}
 8001e98:	40020800 	.word	0x40020800
 8001e9c:	40020400 	.word	0x40020400

08001ea0 <SPI_Init>:


int8_t SPI_Init(SPI_Config *config)
{
 8001ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ea2:	b087      	sub	sp, #28
 8001ea4:	af04      	add	r7, sp, #16
 8001ea6:	6078      	str	r0, [r7, #4]
	if(config->type == SPI_Configurations.Type.Master){
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	8b1b      	ldrh	r3, [r3, #24]
 8001eac:	2232      	movs	r2, #50	@ 0x32
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d110      	bne.n	8001ed4 <SPI_Init+0x34>
		GPIO_Pin_Init(config->NSS_Port, config->NSS_Pin, GPIO_Configuration.Mode.General_Purpose_Output, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.Pull_Up, GPIO_Configuration.Alternate_Functions.None);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6898      	ldr	r0, [r3, #8]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	7b19      	ldrb	r1, [r3, #12]
 8001eba:	2501      	movs	r5, #1
 8001ebc:	2600      	movs	r6, #0
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	2400      	movs	r4, #0
 8001ec4:	9402      	str	r4, [sp, #8]
 8001ec6:	9201      	str	r2, [sp, #4]
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	4633      	mov	r3, r6
 8001ecc:	462a      	mov	r2, r5
 8001ece:	f7ff f9d9 	bl	8001284 <GPIO_Pin_Init>
 8001ed2:	e014      	b.n	8001efe <SPI_Init+0x5e>
	}
	else if(config->type == SPI_Configurations.Type.Slave){
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	8b1b      	ldrh	r3, [r3, #24]
 8001ed8:	2233      	movs	r2, #51	@ 0x33
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d10f      	bne.n	8001efe <SPI_Init+0x5e>
		GPIO_Pin_Init(config->NSS_Port, config->NSS_Pin, GPIO_Configuration.Mode.Input, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.Pull_Up, GPIO_Configuration.Alternate_Functions.None);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6898      	ldr	r0, [r3, #8]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	7b19      	ldrb	r1, [r3, #12]
 8001ee6:	2500      	movs	r5, #0
 8001ee8:	2600      	movs	r6, #0
 8001eea:	2303      	movs	r3, #3
 8001eec:	2201      	movs	r2, #1
 8001eee:	2400      	movs	r4, #0
 8001ef0:	9402      	str	r4, [sp, #8]
 8001ef2:	9201      	str	r2, [sp, #4]
 8001ef4:	9300      	str	r3, [sp, #0]
 8001ef6:	4633      	mov	r3, r6
 8001ef8:	462a      	mov	r2, r5
 8001efa:	f7ff f9c3 	bl	8001284 <GPIO_Pin_Init>
	}

	SPI_Clock_Enable(config);
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f7ff fb40 	bl	8001584 <SPI_Clock_Enable>
	SPI_Pin_Init(config);
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f7ff fb77 	bl	80015f8 <SPI_Pin_Init>

	config -> Port -> CR1 &= ~SPI_CR1_SPE;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001f18:	601a      	str	r2, [r3, #0]

	if((config -> Port == SPI1) || (config -> Port == SPI2) || (config -> Port == SPI3))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a8e      	ldr	r2, [pc, #568]	@ (8002158 <SPI_Init+0x2b8>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d00a      	beq.n	8001f3a <SPI_Init+0x9a>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a8c      	ldr	r2, [pc, #560]	@ (800215c <SPI_Init+0x2bc>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d005      	beq.n	8001f3a <SPI_Init+0x9a>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a8b      	ldr	r2, [pc, #556]	@ (8002160 <SPI_Init+0x2c0>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	f040 81f8 	bne.w	800232a <SPI_Init+0x48a>
	{
		     if(config -> clock_phase == SPI_Configurations.Clock_Phase.Low_0) config-> Port -> CR1 &= ~SPI_CR1_CPHA;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	8b9b      	ldrh	r3, [r3, #28]
 8001f3e:	2217      	movs	r2, #23
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d108      	bne.n	8001f56 <SPI_Init+0xb6>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f022 0201 	bic.w	r2, r2, #1
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	e010      	b.n	8001f78 <SPI_Init+0xd8>
		else if(config -> clock_phase == SPI_Configurations.Clock_Phase.High_1) config-> Port -> CR1 |= SPI_CR1_CPHA;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	8b9b      	ldrh	r3, [r3, #28]
 8001f5a:	2216      	movs	r2, #22
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d108      	bne.n	8001f72 <SPI_Init+0xd2>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f042 0201 	orr.w	r2, r2, #1
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	e002      	b.n	8001f78 <SPI_Init+0xd8>
		else {return -1;}
 8001f72:	f04f 33ff 	mov.w	r3, #4294967295
 8001f76:	e1da      	b.n	800232e <SPI_Init+0x48e>

		     if(config -> clock_polarity == SPI_Configurations.Clock_Polarity.Low_0) config-> Port -> CR1 &= ~SPI_CR1_CPOL;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	8b5b      	ldrh	r3, [r3, #26]
 8001f7c:	2221      	movs	r2, #33	@ 0x21
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d108      	bne.n	8001f94 <SPI_Init+0xf4>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f022 0202 	bic.w	r2, r2, #2
 8001f90:	601a      	str	r2, [r3, #0]
 8001f92:	e010      	b.n	8001fb6 <SPI_Init+0x116>
		else if(config -> clock_polarity == SPI_Configurations.Clock_Polarity.High_1) config-> Port -> CR1 |= SPI_CR1_CPOL;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	8b5b      	ldrh	r3, [r3, #26]
 8001f98:	2220      	movs	r2, #32
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d108      	bne.n	8001fb0 <SPI_Init+0x110>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f042 0202 	orr.w	r2, r2, #2
 8001fac:	601a      	str	r2, [r3, #0]
 8001fae:	e002      	b.n	8001fb6 <SPI_Init+0x116>
		else {return -1;}
 8001fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb4:	e1bb      	b.n	800232e <SPI_Init+0x48e>

		     if(config -> crc == SPI_Configurations.CRC_Enable.Disable) config -> Port -> CR1 &= ~SPI_CR1_CRCEN;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	8a1b      	ldrh	r3, [r3, #16]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d108      	bne.n	8001fd2 <SPI_Init+0x132>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	e010      	b.n	8001ff4 <SPI_Init+0x154>
		else if(config -> crc == SPI_Configurations.CRC_Enable.Enable) config -> Port -> CR1 |=  SPI_CR1_CRCEN;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	8a1b      	ldrh	r3, [r3, #16]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d108      	bne.n	8001fee <SPI_Init+0x14e>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001fea:	601a      	str	r2, [r3, #0]
 8001fec:	e002      	b.n	8001ff4 <SPI_Init+0x154>
		else {return -1;}
 8001fee:	f04f 33ff 	mov.w	r3, #4294967295
 8001ff2:	e19c      	b.n	800232e <SPI_Init+0x48e>

		     if(config -> data_format == SPI_Configurations.Data_Format.Bit8) config -> Port -> CR1 &= ~SPI_CR1_DFF;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	8a5b      	ldrh	r3, [r3, #18]
 8001ff8:	220b      	movs	r2, #11
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d108      	bne.n	8002010 <SPI_Init+0x170>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800200c:	601a      	str	r2, [r3, #0]
 800200e:	e010      	b.n	8002032 <SPI_Init+0x192>
		else if(config -> data_format == SPI_Configurations.Data_Format.Bit16) config -> Port -> CR1 |=  SPI_CR1_DFF;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	8a5b      	ldrh	r3, [r3, #18]
 8002014:	220c      	movs	r2, #12
 8002016:	4293      	cmp	r3, r2
 8002018:	d108      	bne.n	800202c <SPI_Init+0x18c>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	e002      	b.n	8002032 <SPI_Init+0x192>
		else {return -1;}
 800202c:	f04f 33ff 	mov.w	r3, #4294967295
 8002030:	e17d      	b.n	800232e <SPI_Init+0x48e>

		     if(config -> frame_format == SPI_Configurations.Frame_Format.LSB_First) config -> Port -> CR1 |= SPI_CR1_LSBFIRST;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	8a9b      	ldrh	r3, [r3, #20]
 8002036:	2218      	movs	r2, #24
 8002038:	4293      	cmp	r3, r2
 800203a:	d108      	bne.n	800204e <SPI_Init+0x1ae>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	e010      	b.n	8002070 <SPI_Init+0x1d0>
		else if(config -> frame_format == SPI_Configurations.Frame_Format.MSB_First) config -> Port -> CR1 &= ~SPI_CR1_LSBFIRST;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	8a9b      	ldrh	r3, [r3, #20]
 8002052:	2217      	movs	r2, #23
 8002054:	4293      	cmp	r3, r2
 8002056:	d108      	bne.n	800206a <SPI_Init+0x1ca>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	e002      	b.n	8002070 <SPI_Init+0x1d0>
		else {return -1;}
 800206a:	f04f 33ff 	mov.w	r3, #4294967295
 800206e:	e15e      	b.n	800232e <SPI_Init+0x48e>

		     if(config->prescaler == SPI_Configurations.Prescaler.CLK_div_2) config -> Port -> CR1 &=   ~SPI_CR1_BR;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	8adb      	ldrh	r3, [r3, #22]
 8002074:	2228      	movs	r2, #40	@ 0x28
 8002076:	4293      	cmp	r3, r2
 8002078:	d108      	bne.n	800208c <SPI_Init+0x1ec>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 8002088:	601a      	str	r2, [r3, #0]
 800208a:	e06b      	b.n	8002164 <SPI_Init+0x2c4>
		else if(config->prescaler == SPI_Configurations.Prescaler.CLK_div_4) config -> Port -> CR1 |=    SPI_CR1_BR_0;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	8adb      	ldrh	r3, [r3, #22]
 8002090:	2229      	movs	r2, #41	@ 0x29
 8002092:	4293      	cmp	r3, r2
 8002094:	d108      	bne.n	80020a8 <SPI_Init+0x208>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f042 0208 	orr.w	r2, r2, #8
 80020a4:	601a      	str	r2, [r3, #0]
 80020a6:	e05d      	b.n	8002164 <SPI_Init+0x2c4>
		else if(config->prescaler == SPI_Configurations.Prescaler.CLK_div_8) config -> Port -> CR1 |=    SPI_CR1_BR_1;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	8adb      	ldrh	r3, [r3, #22]
 80020ac:	222a      	movs	r2, #42	@ 0x2a
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d108      	bne.n	80020c4 <SPI_Init+0x224>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f042 0210 	orr.w	r2, r2, #16
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	e04f      	b.n	8002164 <SPI_Init+0x2c4>
		else if(config->prescaler == SPI_Configurations.Prescaler.CLK_div_16) config -> Port -> CR1 |=   SPI_CR1_BR_0 | SPI_CR1_BR_1;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	8adb      	ldrh	r3, [r3, #22]
 80020c8:	222b      	movs	r2, #43	@ 0x2b
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d108      	bne.n	80020e0 <SPI_Init+0x240>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f042 0218 	orr.w	r2, r2, #24
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	e041      	b.n	8002164 <SPI_Init+0x2c4>
		else if(config->prescaler == SPI_Configurations.Prescaler.CLK_div_32) config -> Port -> CR1 |=   SPI_CR1_BR_2;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	8adb      	ldrh	r3, [r3, #22]
 80020e4:	222c      	movs	r2, #44	@ 0x2c
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d108      	bne.n	80020fc <SPI_Init+0x25c>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f042 0220 	orr.w	r2, r2, #32
 80020f8:	601a      	str	r2, [r3, #0]
 80020fa:	e033      	b.n	8002164 <SPI_Init+0x2c4>
		else if(config->prescaler == SPI_Configurations.Prescaler.CLK_div_64) config -> Port -> CR1 |=   SPI_CR1_BR_2 | SPI_CR1_BR_0;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	8adb      	ldrh	r3, [r3, #22]
 8002100:	222d      	movs	r2, #45	@ 0x2d
 8002102:	4293      	cmp	r3, r2
 8002104:	d108      	bne.n	8002118 <SPI_Init+0x278>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 8002114:	601a      	str	r2, [r3, #0]
 8002116:	e025      	b.n	8002164 <SPI_Init+0x2c4>
		else if(config->prescaler == SPI_Configurations.Prescaler.CLK_div_128) config -> Port -> CR1 |=  SPI_CR1_BR_2 | SPI_CR1_BR_1;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	8adb      	ldrh	r3, [r3, #22]
 800211c:	222e      	movs	r2, #46	@ 0x2e
 800211e:	4293      	cmp	r3, r2
 8002120:	d108      	bne.n	8002134 <SPI_Init+0x294>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8002130:	601a      	str	r2, [r3, #0]
 8002132:	e017      	b.n	8002164 <SPI_Init+0x2c4>
		else if(config->prescaler == SPI_Configurations.Prescaler.CLK_div_256) config -> Port -> CR1 |=  SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	8adb      	ldrh	r3, [r3, #22]
 8002138:	222f      	movs	r2, #47	@ 0x2f
 800213a:	4293      	cmp	r3, r2
 800213c:	d108      	bne.n	8002150 <SPI_Init+0x2b0>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 800214c:	601a      	str	r2, [r3, #0]
 800214e:	e009      	b.n	8002164 <SPI_Init+0x2c4>
		else {return -1;}
 8002150:	f04f 33ff 	mov.w	r3, #4294967295
 8002154:	e0eb      	b.n	800232e <SPI_Init+0x48e>
 8002156:	bf00      	nop
 8002158:	40013000 	.word	0x40013000
 800215c:	40003800 	.word	0x40003800
 8002160:	40003c00 	.word	0x40003c00

		     if(config->type == SPI_Configurations.Type.Master) config -> Port -> CR1 |= SPI_CR1_MSTR;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	8b1b      	ldrh	r3, [r3, #24]
 8002168:	2232      	movs	r2, #50	@ 0x32
 800216a:	4293      	cmp	r3, r2
 800216c:	d108      	bne.n	8002180 <SPI_Init+0x2e0>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f042 0204 	orr.w	r2, r2, #4
 800217c:	601a      	str	r2, [r3, #0]
 800217e:	e010      	b.n	80021a2 <SPI_Init+0x302>
		else if(config->type == SPI_Configurations.Type.Slave) config -> Port -> CR1 &= ~SPI_CR1_MSTR;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	8b1b      	ldrh	r3, [r3, #24]
 8002184:	2233      	movs	r2, #51	@ 0x33
 8002186:	4293      	cmp	r3, r2
 8002188:	d108      	bne.n	800219c <SPI_Init+0x2fc>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f022 0204 	bic.w	r2, r2, #4
 8002198:	601a      	str	r2, [r3, #0]
 800219a:	e002      	b.n	80021a2 <SPI_Init+0x302>
		else {return -1;}
 800219c:	f04f 33ff 	mov.w	r3, #4294967295
 80021a0:	e0c5      	b.n	800232e <SPI_Init+0x48e>

		     if(config->interrupt == SPI_Configurations.Interrupts.Disable) config -> Port ->  CR2 &= ~(SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	8bdb      	ldrh	r3, [r3, #30]
 80021a6:	2246      	movs	r2, #70	@ 0x46
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d108      	bne.n	80021be <SPI_Init+0x31e>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	685a      	ldr	r2, [r3, #4]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80021ba:	605a      	str	r2, [r3, #4]
 80021bc:	e02c      	b.n	8002218 <SPI_Init+0x378>
		else if(config->interrupt == SPI_Configurations.Interrupts.Tx_Buffer_Empty) config -> Port ->  CR2 |= SPI_CR2_TXEIE;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	8bdb      	ldrh	r3, [r3, #30]
 80021c2:	2249      	movs	r2, #73	@ 0x49
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d108      	bne.n	80021da <SPI_Init+0x33a>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	685a      	ldr	r2, [r3, #4]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80021d6:	605a      	str	r2, [r3, #4]
 80021d8:	e01e      	b.n	8002218 <SPI_Init+0x378>
		else if(config->interrupt == SPI_Configurations.Interrupts.RX_Buffer_not_Empty) config -> Port ->  CR2 |= SPI_CR2_RXNEIE ;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	8bdb      	ldrh	r3, [r3, #30]
 80021de:	2248      	movs	r2, #72	@ 0x48
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d108      	bne.n	80021f6 <SPI_Init+0x356>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	685a      	ldr	r2, [r3, #4]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80021f2:	605a      	str	r2, [r3, #4]
 80021f4:	e010      	b.n	8002218 <SPI_Init+0x378>
		else if(config->interrupt == SPI_Configurations.Interrupts.Error) config -> Port ->  CR2 |=  SPI_CR2_ERRIE;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	8bdb      	ldrh	r3, [r3, #30]
 80021fa:	2247      	movs	r2, #71	@ 0x47
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d108      	bne.n	8002212 <SPI_Init+0x372>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	685a      	ldr	r2, [r3, #4]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f042 0220 	orr.w	r2, r2, #32
 800220e:	605a      	str	r2, [r3, #4]
 8002210:	e002      	b.n	8002218 <SPI_Init+0x378>
		else { return -1;}
 8002212:	f04f 33ff 	mov.w	r3, #4294967295
 8002216:	e08a      	b.n	800232e <SPI_Init+0x48e>

		if(config -> dma == SPI_Configurations.DMA_Type.RX_DMA_Disable){
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	8c1b      	ldrh	r3, [r3, #32]
 800221c:	2240      	movs	r2, #64	@ 0x40
 800221e:	4293      	cmp	r3, r2
 8002220:	d108      	bne.n	8002234 <SPI_Init+0x394>
		    config -> Port -> CR2 &= ~SPI_CR2_RXDMAEN;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	685a      	ldr	r2, [r3, #4]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f022 0201 	bic.w	r2, r2, #1
 8002230:	605a      	str	r2, [r3, #4]
 8002232:	e02f      	b.n	8002294 <SPI_Init+0x3f4>
		 }
		else if(config -> dma == SPI_Configurations.DMA_Type.RX_DMA_Enable)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	8c1b      	ldrh	r3, [r3, #32]
 8002238:	223f      	movs	r2, #63	@ 0x3f
 800223a:	4293      	cmp	r3, r2
 800223c:	d12a      	bne.n	8002294 <SPI_Init+0x3f4>
		{
			config -> Port -> CR2 |=  SPI_CR2_RXDMAEN;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	685a      	ldr	r2, [r3, #4]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f042 0201 	orr.w	r2, r2, #1
 800224c:	605a      	str	r2, [r3, #4]
			config -> Port -> CR2 |=  SPI_CR2_TXDMAEN;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	685a      	ldr	r2, [r3, #4]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f042 0202 	orr.w	r2, r2, #2
 800225c:	605a      	str	r2, [r3, #4]
			if(config -> Port == SPI1){
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a35      	ldr	r2, [pc, #212]	@ (8002338 <SPI_Init+0x498>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d102      	bne.n	800226e <SPI_Init+0x3ce>
				xDMA1_RX_Init();
 8002268:	f7ff f90c 	bl	8001484 <xDMA1_RX_Init>
 800226c:	e012      	b.n	8002294 <SPI_Init+0x3f4>
			}
			else if(config -> Port == SPI2){
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a32      	ldr	r2, [pc, #200]	@ (800233c <SPI_Init+0x49c>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d102      	bne.n	800227e <SPI_Init+0x3de>
				xDMA2_RX_Init();
 8002278:	f7ff f930 	bl	80014dc <xDMA2_RX_Init>
 800227c:	e00a      	b.n	8002294 <SPI_Init+0x3f4>
			}
			else if(config -> Port == SPI3){
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a2f      	ldr	r2, [pc, #188]	@ (8002340 <SPI_Init+0x4a0>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d102      	bne.n	800228e <SPI_Init+0x3ee>
				xDMA3_RX_Init();
 8002288:	f7ff f954 	bl	8001534 <xDMA3_RX_Init>
 800228c:	e002      	b.n	8002294 <SPI_Init+0x3f4>
			}
			else {return -1;}
 800228e:	f04f 33ff 	mov.w	r3, #4294967295
 8002292:	e04c      	b.n	800232e <SPI_Init+0x48e>
		}

		if(config -> dma == SPI_Configurations.DMA_Type.TX_DMA_Disable){
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	8c1b      	ldrh	r3, [r3, #32]
 8002298:	223e      	movs	r2, #62	@ 0x3e
 800229a:	4293      	cmp	r3, r2
 800229c:	d108      	bne.n	80022b0 <SPI_Init+0x410>
			config -> Port -> CR2 &= ~SPI_CR2_TXDMAEN;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	685a      	ldr	r2, [r3, #4]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f022 0202 	bic.w	r2, r2, #2
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	e02a      	b.n	8002306 <SPI_Init+0x466>
		}
		else if(config -> dma == SPI_Configurations.DMA_Type.TX_DMA_Enable){
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	8c1b      	ldrh	r3, [r3, #32]
 80022b4:	223d      	movs	r2, #61	@ 0x3d
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d122      	bne.n	8002300 <SPI_Init+0x460>
			config -> Port -> CR2 |=  SPI_CR2_TXDMAEN;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	685a      	ldr	r2, [r3, #4]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f042 0202 	orr.w	r2, r2, #2
 80022c8:	605a      	str	r2, [r3, #4]
			if(config -> Port == SPI1){
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a1a      	ldr	r2, [pc, #104]	@ (8002338 <SPI_Init+0x498>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d102      	bne.n	80022da <SPI_Init+0x43a>
				xDMA1_TX_Init();
 80022d4:	f7ff f852 	bl	800137c <xDMA1_TX_Init>
 80022d8:	e015      	b.n	8002306 <SPI_Init+0x466>
			}
			else if(config -> Port == SPI2){
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a17      	ldr	r2, [pc, #92]	@ (800233c <SPI_Init+0x49c>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d102      	bne.n	80022ea <SPI_Init+0x44a>
				xDMA2_TX_Init();
 80022e4:	f7ff f876 	bl	80013d4 <xDMA2_TX_Init>
 80022e8:	e00d      	b.n	8002306 <SPI_Init+0x466>
			}
			else if(config -> Port == SPI3){
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a14      	ldr	r2, [pc, #80]	@ (8002340 <SPI_Init+0x4a0>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d102      	bne.n	80022fa <SPI_Init+0x45a>
				xDMA3_TX_Init();
 80022f4:	f7ff f89a 	bl	800142c <xDMA3_TX_Init>
 80022f8:	e005      	b.n	8002306 <SPI_Init+0x466>
			}
			else {return -1;}
 80022fa:	f04f 33ff 	mov.w	r3, #4294967295
 80022fe:	e016      	b.n	800232e <SPI_Init+0x48e>
		}
		else {return -1;}
 8002300:	f04f 33ff 	mov.w	r3, #4294967295
 8002304:	e013      	b.n	800232e <SPI_Init+0x48e>

		config -> Port -> CR1 &= ~SPI_CR1_SSM ;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002314:	601a      	str	r2, [r3, #0]
		config -> Port -> CR2 |=  SPI_CR2_SSOE ;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	685a      	ldr	r2, [r3, #4]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f042 0204 	orr.w	r2, r2, #4
 8002324:	605a      	str	r2, [r3, #4]
	else
	{
		return -1;
	}

	return 1;
 8002326:	2301      	movs	r3, #1
 8002328:	e001      	b.n	800232e <SPI_Init+0x48e>
		return -1;
 800232a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800232e:	4618      	mov	r0, r3
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002336:	bf00      	nop
 8002338:	40013000 	.word	0x40013000
 800233c:	40003800 	.word	0x40003800
 8002340:	40003c00 	.word	0x40003c00

08002344 <SPI_Enable>:

void SPI_Enable(SPI_Config *config)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
	config->Port -> CR1 |= SPI_CR1_SPE;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800235a:	601a      	str	r2, [r3, #0]
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <SPI_TRX_Byte>:
	if(config ->Port == SPI3)RCC -> APB1RSTR |= RCC_APB1RSTR_SPI3RST;
}


uint16_t SPI_TRX_Byte(SPI_Config *config,uint16_t tx_data)
{
 8002368:	b480      	push	{r7}
 800236a:	b085      	sub	sp, #20
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	460b      	mov	r3, r1
 8002372:	807b      	strh	r3, [r7, #2]
	volatile uint16_t temp = 0;
 8002374:	2300      	movs	r3, #0
 8002376:	81fb      	strh	r3, [r7, #14]
	while (!(config->Port->SR & SPI_SR_TXE));
 8002378:	bf00      	nop
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f003 0302 	and.w	r3, r3, #2
 8002384:	2b00      	cmp	r3, #0
 8002386:	d0f8      	beq.n	800237a <SPI_TRX_Byte+0x12>
	config->Port -> DR = tx_data;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	887a      	ldrh	r2, [r7, #2]
 800238e:	60da      	str	r2, [r3, #12]
	while (!(config->Port->SR & SPI_SR_RXNE));
 8002390:	bf00      	nop
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f003 0301 	and.w	r3, r3, #1
 800239c:	2b00      	cmp	r3, #0
 800239e:	d0f8      	beq.n	8002392 <SPI_TRX_Byte+0x2a>
	temp = config->Port -> DR;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	81fb      	strh	r3, [r7, #14]
	while (!(config->Port->SR & SPI_SR_TXE));
 80023aa:	bf00      	nop
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d0f8      	beq.n	80023ac <SPI_TRX_Byte+0x44>
	while (config->Port->SR & SPI_SR_BSY);
 80023ba:	bf00      	nop
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d1f8      	bne.n	80023bc <SPI_TRX_Byte+0x54>
	return temp;
 80023ca:	89fb      	ldrh	r3, [r7, #14]
 80023cc:	b29b      	uxth	r3, r3
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3714      	adds	r7, #20
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
	...

080023dc <SPI_TRX_Buffer>:


int8_t SPI_TRX_Buffer(SPI_Config *config, uint16_t *tx_buffer,uint16_t *rx_buffer, uint16_t tx_length, uint16_t rx_length)
{
 80023dc:	b590      	push	{r4, r7, lr}
 80023de:	b087      	sub	sp, #28
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	60b9      	str	r1, [r7, #8]
 80023e6:	607a      	str	r2, [r7, #4]
 80023e8:	807b      	strh	r3, [r7, #2]
	if((config->dma & SPI_Configurations.DMA_Type.RX_DMA_Enable) || (config->dma & SPI_Configurations.DMA_Type.TX_DMA_Enable))
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	8c1b      	ldrh	r3, [r3, #32]
 80023ee:	461a      	mov	r2, r3
 80023f0:	233f      	movs	r3, #63	@ 0x3f
 80023f2:	4013      	ands	r3, r2
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d107      	bne.n	8002408 <SPI_TRX_Buffer+0x2c>
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	8c1b      	ldrh	r3, [r3, #32]
 80023fc:	461a      	mov	r2, r3
 80023fe:	233d      	movs	r3, #61	@ 0x3d
 8002400:	4013      	ands	r3, r2
 8002402:	2b00      	cmp	r3, #0
 8002404:	f000 8160 	beq.w	80026c8 <SPI_TRX_Buffer+0x2ec>
	{
		if(config->Port == SPI1)
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a8e      	ldr	r2, [pc, #568]	@ (8002648 <SPI_TRX_Buffer+0x26c>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d173      	bne.n	80024fa <SPI_TRX_Buffer+0x11e>
		{
			xDMA1_TX.memory_address = (uint32_t)&tx_buffer[0];
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	4a8d      	ldr	r2, [pc, #564]	@ (800264c <SPI_TRX_Buffer+0x270>)
 8002416:	6313      	str	r3, [r2, #48]	@ 0x30
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA1_TX.memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	8a5b      	ldrh	r3, [r3, #18]
 800241c:	220b      	movs	r2, #11
 800241e:	4293      	cmp	r3, r2
 8002420:	d103      	bne.n	800242a <SPI_TRX_Buffer+0x4e>
 8002422:	2200      	movs	r2, #0
 8002424:	4b89      	ldr	r3, [pc, #548]	@ (800264c <SPI_TRX_Buffer+0x270>)
 8002426:	629a      	str	r2, [r3, #40]	@ 0x28
 8002428:	e007      	b.n	800243a <SPI_TRX_Buffer+0x5e>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA1_TX.memory_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	8a5b      	ldrh	r3, [r3, #18]
 800242e:	220c      	movs	r2, #12
 8002430:	4293      	cmp	r3, r2
 8002432:	d102      	bne.n	800243a <SPI_TRX_Buffer+0x5e>
 8002434:	2200      	movs	r2, #0
 8002436:	4b85      	ldr	r3, [pc, #532]	@ (800264c <SPI_TRX_Buffer+0x270>)
 8002438:	629a      	str	r2, [r3, #40]	@ 0x28

			xDMA1_TX.peripheral_address = (uint32_t)&config->Port->DR;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	330c      	adds	r3, #12
 8002440:	461a      	mov	r2, r3
 8002442:	4b82      	ldr	r3, [pc, #520]	@ (800264c <SPI_TRX_Buffer+0x270>)
 8002444:	62da      	str	r2, [r3, #44]	@ 0x2c
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA1_TX.peripheral_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	8a5b      	ldrh	r3, [r3, #18]
 800244a:	220b      	movs	r2, #11
 800244c:	4293      	cmp	r3, r2
 800244e:	d103      	bne.n	8002458 <SPI_TRX_Buffer+0x7c>
 8002450:	2200      	movs	r2, #0
 8002452:	4b7e      	ldr	r3, [pc, #504]	@ (800264c <SPI_TRX_Buffer+0x270>)
 8002454:	625a      	str	r2, [r3, #36]	@ 0x24
 8002456:	e007      	b.n	8002468 <SPI_TRX_Buffer+0x8c>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA1_TX.peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	8a5b      	ldrh	r3, [r3, #18]
 800245c:	220c      	movs	r2, #12
 800245e:	4293      	cmp	r3, r2
 8002460:	d102      	bne.n	8002468 <SPI_TRX_Buffer+0x8c>
 8002462:	2200      	movs	r2, #0
 8002464:	4b79      	ldr	r3, [pc, #484]	@ (800264c <SPI_TRX_Buffer+0x270>)
 8002466:	625a      	str	r2, [r3, #36]	@ 0x24
			xDMA1_TX.buffer_length = tx_length;
 8002468:	4a78      	ldr	r2, [pc, #480]	@ (800264c <SPI_TRX_Buffer+0x270>)
 800246a:	887b      	ldrh	r3, [r7, #2]
 800246c:	8693      	strh	r3, [r2, #52]	@ 0x34

			xDMA1_RX.memory_address = (uint32_t)&rx_buffer[0];
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4a77      	ldr	r2, [pc, #476]	@ (8002650 <SPI_TRX_Buffer+0x274>)
 8002472:	6313      	str	r3, [r2, #48]	@ 0x30
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA1_TX.memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	8a5b      	ldrh	r3, [r3, #18]
 8002478:	220b      	movs	r2, #11
 800247a:	4293      	cmp	r3, r2
 800247c:	d103      	bne.n	8002486 <SPI_TRX_Buffer+0xaa>
 800247e:	2200      	movs	r2, #0
 8002480:	4b72      	ldr	r3, [pc, #456]	@ (800264c <SPI_TRX_Buffer+0x270>)
 8002482:	629a      	str	r2, [r3, #40]	@ 0x28
 8002484:	e007      	b.n	8002496 <SPI_TRX_Buffer+0xba>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA1_TX.memory_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	8a5b      	ldrh	r3, [r3, #18]
 800248a:	220c      	movs	r2, #12
 800248c:	4293      	cmp	r3, r2
 800248e:	d102      	bne.n	8002496 <SPI_TRX_Buffer+0xba>
 8002490:	2200      	movs	r2, #0
 8002492:	4b6e      	ldr	r3, [pc, #440]	@ (800264c <SPI_TRX_Buffer+0x270>)
 8002494:	629a      	str	r2, [r3, #40]	@ 0x28

			xDMA1_RX.peripheral_address = (uint32_t)&config->Port->DR;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	330c      	adds	r3, #12
 800249c:	461a      	mov	r2, r3
 800249e:	4b6c      	ldr	r3, [pc, #432]	@ (8002650 <SPI_TRX_Buffer+0x274>)
 80024a0:	62da      	str	r2, [r3, #44]	@ 0x2c
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA1_TX.peripheral_data_size = DMA_Configuration.Memory_Data_Size.byte;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	8a5b      	ldrh	r3, [r3, #18]
 80024a6:	220b      	movs	r2, #11
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d103      	bne.n	80024b4 <SPI_TRX_Buffer+0xd8>
 80024ac:	2200      	movs	r2, #0
 80024ae:	4b67      	ldr	r3, [pc, #412]	@ (800264c <SPI_TRX_Buffer+0x270>)
 80024b0:	625a      	str	r2, [r3, #36]	@ 0x24
 80024b2:	e007      	b.n	80024c4 <SPI_TRX_Buffer+0xe8>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA1_TX.peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	8a5b      	ldrh	r3, [r3, #18]
 80024b8:	220c      	movs	r2, #12
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d102      	bne.n	80024c4 <SPI_TRX_Buffer+0xe8>
 80024be:	2200      	movs	r2, #0
 80024c0:	4b62      	ldr	r3, [pc, #392]	@ (800264c <SPI_TRX_Buffer+0x270>)
 80024c2:	625a      	str	r2, [r3, #36]	@ 0x24
			xDMA1_RX.buffer_length = rx_length;
 80024c4:	4a62      	ldr	r2, [pc, #392]	@ (8002650 <SPI_TRX_Buffer+0x274>)
 80024c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80024c8:	8693      	strh	r3, [r2, #52]	@ 0x34

			DMA_Set_Target(&xDMA1_TX);
 80024ca:	4860      	ldr	r0, [pc, #384]	@ (800264c <SPI_TRX_Buffer+0x270>)
 80024cc:	f7fe fdae 	bl	800102c <DMA_Set_Target>
			DMA_Set_Target(&xDMA1_RX);
 80024d0:	485f      	ldr	r0, [pc, #380]	@ (8002650 <SPI_TRX_Buffer+0x274>)
 80024d2:	f7fe fdab 	bl	800102c <DMA_Set_Target>
			DMA_Set_Trigger(&xDMA1_TX);
 80024d6:	485d      	ldr	r0, [pc, #372]	@ (800264c <SPI_TRX_Buffer+0x270>)
 80024d8:	f7fe fdc2 	bl	8001060 <DMA_Set_Trigger>
			DMA_Set_Trigger(&xDMA1_RX);
 80024dc:	485c      	ldr	r0, [pc, #368]	@ (8002650 <SPI_TRX_Buffer+0x274>)
 80024de:	f7fe fdbf 	bl	8001060 <DMA_Set_Trigger>

			while((DMA2_Stream3_Flag.Transfer_Complete_Flag == false)){}
 80024e2:	bf00      	nop
 80024e4:	4b5b      	ldr	r3, [pc, #364]	@ (8002654 <SPI_TRX_Buffer+0x278>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	f083 0301 	eor.w	r3, r3, #1
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1f8      	bne.n	80024e4 <SPI_TRX_Buffer+0x108>
			DMA2_Stream3_Flag.Transfer_Complete_Flag = false;
 80024f2:	4b58      	ldr	r3, [pc, #352]	@ (8002654 <SPI_TRX_Buffer+0x278>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	701a      	strb	r2, [r3, #0]
		if(config->Port == SPI1)
 80024f8:	e0fe      	b.n	80026f8 <SPI_TRX_Buffer+0x31c>
//			while((DMA2_Stream0_Flag.Transfer_Complete_Flag == false)){}
//			DMA2_Stream0_Flag.Transfer_Complete_Flag = false;

		}
		else if(config->Port == SPI2)
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a56      	ldr	r2, [pc, #344]	@ (8002658 <SPI_TRX_Buffer+0x27c>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d162      	bne.n	80025ca <SPI_TRX_Buffer+0x1ee>
		{
			xDMA2_TX.memory_address = (uint32_t)&tx_buffer[0];
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	4a55      	ldr	r2, [pc, #340]	@ (800265c <SPI_TRX_Buffer+0x280>)
 8002508:	6313      	str	r3, [r2, #48]	@ 0x30
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA2_TX.memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	8a5b      	ldrh	r3, [r3, #18]
 800250e:	220b      	movs	r2, #11
 8002510:	4293      	cmp	r3, r2
 8002512:	d103      	bne.n	800251c <SPI_TRX_Buffer+0x140>
 8002514:	2200      	movs	r2, #0
 8002516:	4b51      	ldr	r3, [pc, #324]	@ (800265c <SPI_TRX_Buffer+0x280>)
 8002518:	629a      	str	r2, [r3, #40]	@ 0x28
 800251a:	e007      	b.n	800252c <SPI_TRX_Buffer+0x150>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA2_TX.memory_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	8a5b      	ldrh	r3, [r3, #18]
 8002520:	220c      	movs	r2, #12
 8002522:	4293      	cmp	r3, r2
 8002524:	d102      	bne.n	800252c <SPI_TRX_Buffer+0x150>
 8002526:	2200      	movs	r2, #0
 8002528:	4b4c      	ldr	r3, [pc, #304]	@ (800265c <SPI_TRX_Buffer+0x280>)
 800252a:	629a      	str	r2, [r3, #40]	@ 0x28

			xDMA2_TX.peripheral_address = (uint32_t)&config->Port->DR;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	330c      	adds	r3, #12
 8002532:	461a      	mov	r2, r3
 8002534:	4b49      	ldr	r3, [pc, #292]	@ (800265c <SPI_TRX_Buffer+0x280>)
 8002536:	62da      	str	r2, [r3, #44]	@ 0x2c
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA2_TX.peripheral_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	8a5b      	ldrh	r3, [r3, #18]
 800253c:	220b      	movs	r2, #11
 800253e:	4293      	cmp	r3, r2
 8002540:	d103      	bne.n	800254a <SPI_TRX_Buffer+0x16e>
 8002542:	2200      	movs	r2, #0
 8002544:	4b45      	ldr	r3, [pc, #276]	@ (800265c <SPI_TRX_Buffer+0x280>)
 8002546:	625a      	str	r2, [r3, #36]	@ 0x24
 8002548:	e007      	b.n	800255a <SPI_TRX_Buffer+0x17e>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA2_TX.peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	8a5b      	ldrh	r3, [r3, #18]
 800254e:	220c      	movs	r2, #12
 8002550:	4293      	cmp	r3, r2
 8002552:	d102      	bne.n	800255a <SPI_TRX_Buffer+0x17e>
 8002554:	2200      	movs	r2, #0
 8002556:	4b41      	ldr	r3, [pc, #260]	@ (800265c <SPI_TRX_Buffer+0x280>)
 8002558:	625a      	str	r2, [r3, #36]	@ 0x24
			xDMA2_RX.buffer_length = tx_length;
 800255a:	4a41      	ldr	r2, [pc, #260]	@ (8002660 <SPI_TRX_Buffer+0x284>)
 800255c:	887b      	ldrh	r3, [r7, #2]
 800255e:	8693      	strh	r3, [r2, #52]	@ 0x34

			xDMA2_RX.memory_address = (uint32_t)&rx_buffer[0];
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4a3f      	ldr	r2, [pc, #252]	@ (8002660 <SPI_TRX_Buffer+0x284>)
 8002564:	6313      	str	r3, [r2, #48]	@ 0x30
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA2_TX.memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	8a5b      	ldrh	r3, [r3, #18]
 800256a:	220b      	movs	r2, #11
 800256c:	4293      	cmp	r3, r2
 800256e:	d103      	bne.n	8002578 <SPI_TRX_Buffer+0x19c>
 8002570:	2200      	movs	r2, #0
 8002572:	4b3a      	ldr	r3, [pc, #232]	@ (800265c <SPI_TRX_Buffer+0x280>)
 8002574:	629a      	str	r2, [r3, #40]	@ 0x28
 8002576:	e007      	b.n	8002588 <SPI_TRX_Buffer+0x1ac>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA2_TX.memory_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	8a5b      	ldrh	r3, [r3, #18]
 800257c:	220c      	movs	r2, #12
 800257e:	4293      	cmp	r3, r2
 8002580:	d102      	bne.n	8002588 <SPI_TRX_Buffer+0x1ac>
 8002582:	2200      	movs	r2, #0
 8002584:	4b35      	ldr	r3, [pc, #212]	@ (800265c <SPI_TRX_Buffer+0x280>)
 8002586:	629a      	str	r2, [r3, #40]	@ 0x28

			xDMA2_RX.peripheral_address = (uint32_t)&config->Port->DR;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	330c      	adds	r3, #12
 800258e:	461a      	mov	r2, r3
 8002590:	4b33      	ldr	r3, [pc, #204]	@ (8002660 <SPI_TRX_Buffer+0x284>)
 8002592:	62da      	str	r2, [r3, #44]	@ 0x2c
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA2_TX.peripheral_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	8a5b      	ldrh	r3, [r3, #18]
 8002598:	220b      	movs	r2, #11
 800259a:	4293      	cmp	r3, r2
 800259c:	d103      	bne.n	80025a6 <SPI_TRX_Buffer+0x1ca>
 800259e:	2200      	movs	r2, #0
 80025a0:	4b2e      	ldr	r3, [pc, #184]	@ (800265c <SPI_TRX_Buffer+0x280>)
 80025a2:	625a      	str	r2, [r3, #36]	@ 0x24
 80025a4:	e007      	b.n	80025b6 <SPI_TRX_Buffer+0x1da>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA2_TX.peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	8a5b      	ldrh	r3, [r3, #18]
 80025aa:	220c      	movs	r2, #12
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d102      	bne.n	80025b6 <SPI_TRX_Buffer+0x1da>
 80025b0:	2200      	movs	r2, #0
 80025b2:	4b2a      	ldr	r3, [pc, #168]	@ (800265c <SPI_TRX_Buffer+0x280>)
 80025b4:	625a      	str	r2, [r3, #36]	@ 0x24
			xDMA2_RX.buffer_length = rx_length;
 80025b6:	4a2a      	ldr	r2, [pc, #168]	@ (8002660 <SPI_TRX_Buffer+0x284>)
 80025b8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80025ba:	8693      	strh	r3, [r2, #52]	@ 0x34

			DMA_Set_Target(&xDMA2_TX);
 80025bc:	4827      	ldr	r0, [pc, #156]	@ (800265c <SPI_TRX_Buffer+0x280>)
 80025be:	f7fe fd35 	bl	800102c <DMA_Set_Target>
//			DMA_Set_Target(&xDMA2_RX);
			DMA_Set_Trigger(&xDMA2_TX);
 80025c2:	4826      	ldr	r0, [pc, #152]	@ (800265c <SPI_TRX_Buffer+0x280>)
 80025c4:	f7fe fd4c 	bl	8001060 <DMA_Set_Trigger>
		if(config->Port == SPI1)
 80025c8:	e096      	b.n	80026f8 <SPI_TRX_Buffer+0x31c>
//			DMA_Set_Trigger(&xDMA2_RX);

		}
		else if(config->Port == SPI3)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a25      	ldr	r2, [pc, #148]	@ (8002664 <SPI_TRX_Buffer+0x288>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d176      	bne.n	80026c2 <SPI_TRX_Buffer+0x2e6>
		{
			xDMA3_TX.memory_address = (uint32_t)&tx_buffer[0];
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	4a24      	ldr	r2, [pc, #144]	@ (8002668 <SPI_TRX_Buffer+0x28c>)
 80025d8:	6313      	str	r3, [r2, #48]	@ 0x30
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA3_TX.memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	8a5b      	ldrh	r3, [r3, #18]
 80025de:	220b      	movs	r2, #11
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d103      	bne.n	80025ec <SPI_TRX_Buffer+0x210>
 80025e4:	2200      	movs	r2, #0
 80025e6:	4b20      	ldr	r3, [pc, #128]	@ (8002668 <SPI_TRX_Buffer+0x28c>)
 80025e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80025ea:	e007      	b.n	80025fc <SPI_TRX_Buffer+0x220>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA3_TX.memory_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	8a5b      	ldrh	r3, [r3, #18]
 80025f0:	220c      	movs	r2, #12
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d102      	bne.n	80025fc <SPI_TRX_Buffer+0x220>
 80025f6:	2200      	movs	r2, #0
 80025f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002668 <SPI_TRX_Buffer+0x28c>)
 80025fa:	629a      	str	r2, [r3, #40]	@ 0x28

			xDMA3_TX.peripheral_address = (uint32_t)&config->Port->DR;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	330c      	adds	r3, #12
 8002602:	461a      	mov	r2, r3
 8002604:	4b18      	ldr	r3, [pc, #96]	@ (8002668 <SPI_TRX_Buffer+0x28c>)
 8002606:	62da      	str	r2, [r3, #44]	@ 0x2c
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA3_TX.peripheral_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	8a5b      	ldrh	r3, [r3, #18]
 800260c:	220b      	movs	r2, #11
 800260e:	4293      	cmp	r3, r2
 8002610:	d103      	bne.n	800261a <SPI_TRX_Buffer+0x23e>
 8002612:	2200      	movs	r2, #0
 8002614:	4b14      	ldr	r3, [pc, #80]	@ (8002668 <SPI_TRX_Buffer+0x28c>)
 8002616:	625a      	str	r2, [r3, #36]	@ 0x24
 8002618:	e007      	b.n	800262a <SPI_TRX_Buffer+0x24e>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA3_TX.peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	8a5b      	ldrh	r3, [r3, #18]
 800261e:	220c      	movs	r2, #12
 8002620:	4293      	cmp	r3, r2
 8002622:	d102      	bne.n	800262a <SPI_TRX_Buffer+0x24e>
 8002624:	2200      	movs	r2, #0
 8002626:	4b10      	ldr	r3, [pc, #64]	@ (8002668 <SPI_TRX_Buffer+0x28c>)
 8002628:	625a      	str	r2, [r3, #36]	@ 0x24
			xDMA3_RX.buffer_length = tx_length;
 800262a:	4a10      	ldr	r2, [pc, #64]	@ (800266c <SPI_TRX_Buffer+0x290>)
 800262c:	887b      	ldrh	r3, [r7, #2]
 800262e:	8693      	strh	r3, [r2, #52]	@ 0x34

			xDMA3_RX.memory_address = (uint32_t)&rx_buffer[0];
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4a0e      	ldr	r2, [pc, #56]	@ (800266c <SPI_TRX_Buffer+0x290>)
 8002634:	6313      	str	r3, [r2, #48]	@ 0x30
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA3_TX.memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	8a5b      	ldrh	r3, [r3, #18]
 800263a:	220b      	movs	r2, #11
 800263c:	4293      	cmp	r3, r2
 800263e:	d117      	bne.n	8002670 <SPI_TRX_Buffer+0x294>
 8002640:	2200      	movs	r2, #0
 8002642:	4b09      	ldr	r3, [pc, #36]	@ (8002668 <SPI_TRX_Buffer+0x28c>)
 8002644:	629a      	str	r2, [r3, #40]	@ 0x28
 8002646:	e01b      	b.n	8002680 <SPI_TRX_Buffer+0x2a4>
 8002648:	40013000 	.word	0x40013000
 800264c:	200000a0 	.word	0x200000a0
 8002650:	200000d8 	.word	0x200000d8
 8002654:	20000078 	.word	0x20000078
 8002658:	40003800 	.word	0x40003800
 800265c:	20000110 	.word	0x20000110
 8002660:	20000148 	.word	0x20000148
 8002664:	40003c00 	.word	0x40003c00
 8002668:	20000180 	.word	0x20000180
 800266c:	200001b8 	.word	0x200001b8
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA3_TX.memory_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	8a5b      	ldrh	r3, [r3, #18]
 8002674:	220c      	movs	r2, #12
 8002676:	4293      	cmp	r3, r2
 8002678:	d102      	bne.n	8002680 <SPI_TRX_Buffer+0x2a4>
 800267a:	2200      	movs	r2, #0
 800267c:	4b21      	ldr	r3, [pc, #132]	@ (8002704 <SPI_TRX_Buffer+0x328>)
 800267e:	629a      	str	r2, [r3, #40]	@ 0x28

			xDMA3_RX.peripheral_address = (uint32_t)&config->Port->DR;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	330c      	adds	r3, #12
 8002686:	461a      	mov	r2, r3
 8002688:	4b1f      	ldr	r3, [pc, #124]	@ (8002708 <SPI_TRX_Buffer+0x32c>)
 800268a:	62da      	str	r2, [r3, #44]	@ 0x2c
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA3_TX.peripheral_data_size = DMA_Configuration.Memory_Data_Size.byte;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	8a5b      	ldrh	r3, [r3, #18]
 8002690:	220b      	movs	r2, #11
 8002692:	4293      	cmp	r3, r2
 8002694:	d103      	bne.n	800269e <SPI_TRX_Buffer+0x2c2>
 8002696:	2200      	movs	r2, #0
 8002698:	4b1a      	ldr	r3, [pc, #104]	@ (8002704 <SPI_TRX_Buffer+0x328>)
 800269a:	625a      	str	r2, [r3, #36]	@ 0x24
 800269c:	e007      	b.n	80026ae <SPI_TRX_Buffer+0x2d2>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA3_TX.peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	8a5b      	ldrh	r3, [r3, #18]
 80026a2:	220c      	movs	r2, #12
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d102      	bne.n	80026ae <SPI_TRX_Buffer+0x2d2>
 80026a8:	2200      	movs	r2, #0
 80026aa:	4b16      	ldr	r3, [pc, #88]	@ (8002704 <SPI_TRX_Buffer+0x328>)
 80026ac:	625a      	str	r2, [r3, #36]	@ 0x24
			xDMA3_RX.buffer_length = rx_length;
 80026ae:	4a16      	ldr	r2, [pc, #88]	@ (8002708 <SPI_TRX_Buffer+0x32c>)
 80026b0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80026b2:	8693      	strh	r3, [r2, #52]	@ 0x34

			DMA_Set_Target(&xDMA3_TX);
 80026b4:	4813      	ldr	r0, [pc, #76]	@ (8002704 <SPI_TRX_Buffer+0x328>)
 80026b6:	f7fe fcb9 	bl	800102c <DMA_Set_Target>
//			DMA_Set_Target(&xDMA3_RX);
			DMA_Set_Trigger(&xDMA3_TX);
 80026ba:	4812      	ldr	r0, [pc, #72]	@ (8002704 <SPI_TRX_Buffer+0x328>)
 80026bc:	f7fe fcd0 	bl	8001060 <DMA_Set_Trigger>
		if(config->Port == SPI1)
 80026c0:	e01a      	b.n	80026f8 <SPI_TRX_Buffer+0x31c>
//			DMA_Set_Trigger(&xDMA3_RX);

		}
		else
		{
			return -1;
 80026c2:	f04f 33ff 	mov.w	r3, #4294967295
 80026c6:	e018      	b.n	80026fa <SPI_TRX_Buffer+0x31e>
		}
	}
	else
	{
		for(uint16_t i = 0; i < tx_length; i++)
 80026c8:	2300      	movs	r3, #0
 80026ca:	82fb      	strh	r3, [r7, #22]
 80026cc:	e010      	b.n	80026f0 <SPI_TRX_Buffer+0x314>
		{
			rx_buffer[i] = SPI_TRX_Byte(config,tx_buffer[i]);
 80026ce:	8afb      	ldrh	r3, [r7, #22]
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	68ba      	ldr	r2, [r7, #8]
 80026d4:	4413      	add	r3, r2
 80026d6:	8819      	ldrh	r1, [r3, #0]
 80026d8:	8afb      	ldrh	r3, [r7, #22]
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	18d4      	adds	r4, r2, r3
 80026e0:	68f8      	ldr	r0, [r7, #12]
 80026e2:	f7ff fe41 	bl	8002368 <SPI_TRX_Byte>
 80026e6:	4603      	mov	r3, r0
 80026e8:	8023      	strh	r3, [r4, #0]
		for(uint16_t i = 0; i < tx_length; i++)
 80026ea:	8afb      	ldrh	r3, [r7, #22]
 80026ec:	3301      	adds	r3, #1
 80026ee:	82fb      	strh	r3, [r7, #22]
 80026f0:	8afa      	ldrh	r2, [r7, #22]
 80026f2:	887b      	ldrh	r3, [r7, #2]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d3ea      	bcc.n	80026ce <SPI_TRX_Buffer+0x2f2>
		}
	}

	return 1;
 80026f8:	2301      	movs	r3, #1
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	371c      	adds	r7, #28
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd90      	pop	{r4, r7, pc}
 8002702:	bf00      	nop
 8002704:	20000180 	.word	0x20000180
 8002708:	200001b8 	.word	0x200001b8

0800270c <SPI_NSS_High>:


void SPI_NSS_High(SPI_Config *config)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
	GPIO_Pin_High(config->NSS_Port, config->NSS_Pin);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689a      	ldr	r2, [r3, #8]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	7b1b      	ldrb	r3, [r3, #12]
 800271c:	4619      	mov	r1, r3
 800271e:	4610      	mov	r0, r2
 8002720:	f7fe fe19 	bl	8001356 <GPIO_Pin_High>
}
 8002724:	bf00      	nop
 8002726:	3708      	adds	r7, #8
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <SPI_NSS_Low>:
	else if(config -> data_format == SPI_Configurations.Data_Format.Bit16) config -> Port -> CR1 |=  SPI_CR1_DFF;
	SPI_Enable(config);
}

void SPI_NSS_Low(SPI_Config *config)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
	GPIO_Pin_Low(config->NSS_Port, config->NSS_Pin);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	689a      	ldr	r2, [r3, #8]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	7b1b      	ldrb	r3, [r3, #12]
 800273c:	4619      	mov	r1, r3
 800273e:	4610      	mov	r0, r2
 8002740:	f7fe fdf4 	bl	800132c <GPIO_Pin_Low>
}
 8002744:	bf00      	nop
 8002746:	3708      	adds	r7, #8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	4603      	mov	r3, r0
 8002754:	6039      	str	r1, [r7, #0]
 8002756:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800275c:	2b00      	cmp	r3, #0
 800275e:	db0a      	blt.n	8002776 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	b2da      	uxtb	r2, r3
 8002764:	490c      	ldr	r1, [pc, #48]	@ (8002798 <__NVIC_SetPriority+0x4c>)
 8002766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276a:	0112      	lsls	r2, r2, #4
 800276c:	b2d2      	uxtb	r2, r2
 800276e:	440b      	add	r3, r1
 8002770:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002774:	e00a      	b.n	800278c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	b2da      	uxtb	r2, r3
 800277a:	4908      	ldr	r1, [pc, #32]	@ (800279c <__NVIC_SetPriority+0x50>)
 800277c:	79fb      	ldrb	r3, [r7, #7]
 800277e:	f003 030f 	and.w	r3, r3, #15
 8002782:	3b04      	subs	r3, #4
 8002784:	0112      	lsls	r2, r2, #4
 8002786:	b2d2      	uxtb	r2, r2
 8002788:	440b      	add	r3, r1
 800278a:	761a      	strb	r2, [r3, #24]
}
 800278c:	bf00      	nop
 800278e:	370c      	adds	r7, #12
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr
 8002798:	e000e100 	.word	0xe000e100
 800279c:	e000ed00 	.word	0xe000ed00

080027a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	3b01      	subs	r3, #1
 80027ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027b0:	d301      	bcc.n	80027b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027b2:	2301      	movs	r3, #1
 80027b4:	e00f      	b.n	80027d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027b6:	4a0a      	ldr	r2, [pc, #40]	@ (80027e0 <SysTick_Config+0x40>)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	3b01      	subs	r3, #1
 80027bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027be:	210f      	movs	r1, #15
 80027c0:	f04f 30ff 	mov.w	r0, #4294967295
 80027c4:	f7ff ffc2 	bl	800274c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027c8:	4b05      	ldr	r3, [pc, #20]	@ (80027e0 <SysTick_Config+0x40>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ce:	4b04      	ldr	r3, [pc, #16]	@ (80027e0 <SysTick_Config+0x40>)
 80027d0:	2207      	movs	r2, #7
 80027d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3708      	adds	r7, #8
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	e000e010 	.word	0xe000e010

080027e4 <MCU_Clock_Setup>:
{
	return (SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
}

__STATIC_INLINE void MCU_Clock_Setup(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
//	uint8_t pll_m = 4;
//	uint8_t pll_n = 168; //192
//	uint8_t pll_p = 0;
//	uint8_t pll_q = 7;

	uint8_t pll_m = 8;
 80027ea:	2308      	movs	r3, #8
 80027ec:	71fb      	strb	r3, [r7, #7]
	uint16_t pll_n = 336; //192
 80027ee:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80027f2:	80bb      	strh	r3, [r7, #4]
	uint8_t pll_p = 0;
 80027f4:	2300      	movs	r3, #0
 80027f6:	70fb      	strb	r3, [r7, #3]
	uint8_t pll_q = 7;
 80027f8:	2307      	movs	r3, #7
 80027fa:	70bb      	strb	r3, [r7, #2]

	RCC->PLLCFGR = 0x00000000;
 80027fc:	4b3c      	ldr	r3, [pc, #240]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 80027fe:	2200      	movs	r2, #0
 8002800:	605a      	str	r2, [r3, #4]
	RCC -> CR |= RCC_CR_HSEON;
 8002802:	4b3b      	ldr	r3, [pc, #236]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a3a      	ldr	r2, [pc, #232]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 8002808:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800280c:	6013      	str	r3, [r2, #0]
	while(!(RCC -> CR & RCC_CR_HSERDY)){}
 800280e:	bf00      	nop
 8002810:	4b37      	ldr	r3, [pc, #220]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d0f9      	beq.n	8002810 <MCU_Clock_Setup+0x2c>
	RCC -> APB1ENR |= RCC_APB1ENR_PWREN;
 800281c:	4b34      	ldr	r3, [pc, #208]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 800281e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002820:	4a33      	ldr	r2, [pc, #204]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 8002822:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002826:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR ->CR |= PWR_CR_VOS;
 8002828:	4b32      	ldr	r3, [pc, #200]	@ (80028f4 <MCU_Clock_Setup+0x110>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a31      	ldr	r2, [pc, #196]	@ (80028f4 <MCU_Clock_Setup+0x110>)
 800282e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002832:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS;
 8002834:	4b30      	ldr	r3, [pc, #192]	@ (80028f8 <MCU_Clock_Setup+0x114>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a2f      	ldr	r2, [pc, #188]	@ (80028f8 <MCU_Clock_Setup+0x114>)
 800283a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800283e:	f043 0305 	orr.w	r3, r3, #5
 8002842:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR |= (pll_q << 24) | (pll_p << 16) | (pll_n << 6) | (pll_m << 0);
 8002844:	4b2a      	ldr	r3, [pc, #168]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	78ba      	ldrb	r2, [r7, #2]
 800284a:	0611      	lsls	r1, r2, #24
 800284c:	78fa      	ldrb	r2, [r7, #3]
 800284e:	0412      	lsls	r2, r2, #16
 8002850:	4311      	orrs	r1, r2
 8002852:	88ba      	ldrh	r2, [r7, #4]
 8002854:	0192      	lsls	r2, r2, #6
 8002856:	4311      	orrs	r1, r2
 8002858:	79fa      	ldrb	r2, [r7, #7]
 800285a:	430a      	orrs	r2, r1
 800285c:	4611      	mov	r1, r2
 800285e:	4a24      	ldr	r2, [pc, #144]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 8002860:	430b      	orrs	r3, r1
 8002862:	6053      	str	r3, [r2, #4]
	RCC ->PLLCFGR |= 1 << 22;
 8002864:	4b22      	ldr	r3, [pc, #136]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	4a21      	ldr	r2, [pc, #132]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 800286a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800286e:	6053      	str	r3, [r2, #4]
	RCC -> CFGR |= RCC_CFGR_HPRE_DIV1;
 8002870:	4b1f      	ldr	r3, [pc, #124]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 8002872:	4a1f      	ldr	r2, [pc, #124]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV4;
 8002878:	4b1d      	ldr	r3, [pc, #116]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	4a1c      	ldr	r2, [pc, #112]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 800287e:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8002882:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV2;
 8002884:	4b1a      	ldr	r3, [pc, #104]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	4a19      	ldr	r2, [pc, #100]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 800288a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800288e:	6093      	str	r3, [r2, #8]




	RCC -> CR |= RCC_CR_PLLON;
 8002890:	4b17      	ldr	r3, [pc, #92]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a16      	ldr	r2, [pc, #88]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 8002896:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800289a:	6013      	str	r3, [r2, #0]



	while(!(RCC->CR & RCC_CR_PLLRDY)){}
 800289c:	bf00      	nop
 800289e:	4b14      	ldr	r3, [pc, #80]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d0f9      	beq.n	800289e <MCU_Clock_Setup+0xba>
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 80028aa:	4b11      	ldr	r3, [pc, #68]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	4a10      	ldr	r2, [pc, #64]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 80028b0:	f043 0302 	orr.w	r3, r3, #2
 80028b4:	6093      	str	r3, [r2, #8]
	while((RCC -> CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 80028b6:	bf00      	nop
 80028b8:	4b0d      	ldr	r3, [pc, #52]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f003 0308 	and.w	r3, r3, #8
 80028c0:	2b08      	cmp	r3, #8
 80028c2:	d1f9      	bne.n	80028b8 <MCU_Clock_Setup+0xd4>
	SystemCoreClockUpdate();
 80028c4:	f000 f926 	bl	8002b14 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock/168);
 80028c8:	4b0c      	ldr	r3, [pc, #48]	@ (80028fc <MCU_Clock_Setup+0x118>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	08db      	lsrs	r3, r3, #3
 80028ce:	4a0c      	ldr	r2, [pc, #48]	@ (8002900 <MCU_Clock_Setup+0x11c>)
 80028d0:	fba2 2303 	umull	r2, r3, r2, r3
 80028d4:	085b      	lsrs	r3, r3, #1
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff ff62 	bl	80027a0 <SysTick_Config>
	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80028dc:	4b04      	ldr	r3, [pc, #16]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 80028de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e0:	4a03      	ldr	r2, [pc, #12]	@ (80028f0 <MCU_Clock_Setup+0x10c>)
 80028e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028e6:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80028e8:	bf00      	nop
 80028ea:	3708      	adds	r7, #8
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	40023800 	.word	0x40023800
 80028f4:	40007000 	.word	0x40007000
 80028f8:	40023c00 	.word	0x40023c00
 80028fc:	20000000 	.word	0x20000000
 8002900:	18618619 	.word	0x18618619

08002904 <Delay_Config>:
}



__STATIC_INLINE uint32_t Delay_Config(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0

	SysTick->CTRL = 0;
 8002908:	4b09      	ldr	r3, [pc, #36]	@ (8002930 <Delay_Config+0x2c>)
 800290a:	2200      	movs	r2, #0
 800290c:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0x00FFFFFF;
 800290e:	4b08      	ldr	r3, [pc, #32]	@ (8002930 <Delay_Config+0x2c>)
 8002910:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8002914:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 8002916:	4b06      	ldr	r3, [pc, #24]	@ (8002930 <Delay_Config+0x2c>)
 8002918:	2200      	movs	r2, #0
 800291a:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 800291c:	4b04      	ldr	r3, [pc, #16]	@ (8002930 <Delay_Config+0x2c>)
 800291e:	2205      	movs	r2, #5
 8002920:	601a      	str	r2, [r3, #0]
	return (0UL);                                                     /* Function successful */
 8002922:	2300      	movs	r3, #0
}
 8002924:	4618      	mov	r0, r3
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	e000e010 	.word	0xe000e010

08002934 <Delay_ms>:
	while((SysTick->CTRL & 0x00010000) == 0);
	return (0UL);                                                     /* Function successful */
}

__STATIC_INLINE uint32_t Delay_ms(float ms)
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	ed87 0a01 	vstr	s0, [r7, #4]
	unsigned long x =0x29040 * (ms);
 800293e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002942:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002988 <Delay_ms+0x54>
 8002946:	ee67 7a87 	vmul.f32	s15, s15, s14
 800294a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800294e:	ee17 3a90 	vmov	r3, s15
 8002952:	60fb      	str	r3, [r7, #12]
	SysTick->LOAD =  x ;
 8002954:	4a0d      	ldr	r2, [pc, #52]	@ (800298c <Delay_ms+0x58>)
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6053      	str	r3, [r2, #4]
	SysTick->VAL = 0;
 800295a:	4b0c      	ldr	r3, [pc, #48]	@ (800298c <Delay_ms+0x58>)
 800295c:	2200      	movs	r2, #0
 800295e:	609a      	str	r2, [r3, #8]
	SysTick->CTRL |= 1;
 8002960:	4b0a      	ldr	r3, [pc, #40]	@ (800298c <Delay_ms+0x58>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a09      	ldr	r2, [pc, #36]	@ (800298c <Delay_ms+0x58>)
 8002966:	f043 0301 	orr.w	r3, r3, #1
 800296a:	6013      	str	r3, [r2, #0]
	while((SysTick->CTRL & 0x00010000) == 0);
 800296c:	bf00      	nop
 800296e:	4b07      	ldr	r3, [pc, #28]	@ (800298c <Delay_ms+0x58>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d0f9      	beq.n	800296e <Delay_ms+0x3a>
	return (0UL);                                                     /* Function successful */
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	3714      	adds	r7, #20
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr
 8002988:	48241000 	.word	0x48241000
 800298c:	e000e010 	.word	0xe000e010

08002990 <Delay_s>:


__STATIC_INLINE uint32_t Delay_s(unsigned long s)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
	s = s * 1000;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800299e:	fb02 f303 	mul.w	r3, r2, r3
 80029a2:	607b      	str	r3, [r7, #4]
	for (; s>0; s--)
 80029a4:	e006      	b.n	80029b4 <Delay_s+0x24>
	{
		Delay_ms(1);
 80029a6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80029aa:	f7ff ffc3 	bl	8002934 <Delay_ms>
	for (; s>0; s--)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	3b01      	subs	r3, #1
 80029b2:	607b      	str	r3, [r7, #4]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d1f5      	bne.n	80029a6 <Delay_s+0x16>
	}
	return (0UL);
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3708      	adds	r7, #8
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <main>:
#include "SPI.h"

SPI_Config x;

int main(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	f5ad 3de1 	sub.w	sp, sp, #115200	@ 0x1c200
 80029ca:	b084      	sub	sp, #16
 80029cc:	af02      	add	r7, sp, #8
	MCU_Clock_Setup();
 80029ce:	f7ff ff09 	bl	80027e4 <MCU_Clock_Setup>
	Delay_Config();
 80029d2:	f7ff ff97 	bl	8002904 <Delay_Config>




	x.NSS_Pin = 3;
 80029d6:	4b43      	ldr	r3, [pc, #268]	@ (8002ae4 <main+0x120>)
 80029d8:	2203      	movs	r2, #3
 80029da:	731a      	strb	r2, [r3, #12]
	x.NSS_Port = GPIOA;
 80029dc:	4b41      	ldr	r3, [pc, #260]	@ (8002ae4 <main+0x120>)
 80029de:	4a42      	ldr	r2, [pc, #264]	@ (8002ae8 <main+0x124>)
 80029e0:	609a      	str	r2, [r3, #8]
	x.Port = SPI1;
 80029e2:	4b40      	ldr	r3, [pc, #256]	@ (8002ae4 <main+0x120>)
 80029e4:	4a41      	ldr	r2, [pc, #260]	@ (8002aec <main+0x128>)
 80029e6:	601a      	str	r2, [r3, #0]
	x.clock_phase = SPI_Configurations.Clock_Phase.Low_0;
 80029e8:	2317      	movs	r3, #23
 80029ea:	461a      	mov	r2, r3
 80029ec:	4b3d      	ldr	r3, [pc, #244]	@ (8002ae4 <main+0x120>)
 80029ee:	839a      	strh	r2, [r3, #28]
	x.clock_polarity = SPI_Configurations.Clock_Polarity.Low_0;
 80029f0:	2321      	movs	r3, #33	@ 0x21
 80029f2:	461a      	mov	r2, r3
 80029f4:	4b3b      	ldr	r3, [pc, #236]	@ (8002ae4 <main+0x120>)
 80029f6:	835a      	strh	r2, [r3, #26]
	x.clock_pin = SPI_Configurations.Pin._SPI1_.CLK1.PA5;
 80029f8:	220f      	movs	r2, #15
 80029fa:	4b3a      	ldr	r3, [pc, #232]	@ (8002ae4 <main+0x120>)
 80029fc:	711a      	strb	r2, [r3, #4]
	x.crc = SPI_Configurations.CRC_Enable.Disable;
 80029fe:	2300      	movs	r3, #0
 8002a00:	461a      	mov	r2, r3
 8002a02:	4b38      	ldr	r3, [pc, #224]	@ (8002ae4 <main+0x120>)
 8002a04:	821a      	strh	r2, [r3, #16]
	x.data_format = SPI_Configurations.Data_Format.Bit8;
 8002a06:	230b      	movs	r3, #11
 8002a08:	461a      	mov	r2, r3
 8002a0a:	4b36      	ldr	r3, [pc, #216]	@ (8002ae4 <main+0x120>)
 8002a0c:	825a      	strh	r2, [r3, #18]
	x.dma = SPI_Configurations.DMA_Type.TX_DMA_Enable;
 8002a0e:	233d      	movs	r3, #61	@ 0x3d
 8002a10:	461a      	mov	r2, r3
 8002a12:	4b34      	ldr	r3, [pc, #208]	@ (8002ae4 <main+0x120>)
 8002a14:	841a      	strh	r2, [r3, #32]
	x.frame_format = SPI_Configurations.Frame_Format.MSB_First;
 8002a16:	2317      	movs	r3, #23
 8002a18:	461a      	mov	r2, r3
 8002a1a:	4b32      	ldr	r3, [pc, #200]	@ (8002ae4 <main+0x120>)
 8002a1c:	829a      	strh	r2, [r3, #20]
	x.interrupt = SPI_Configurations.Interrupts.Disable;
 8002a1e:	2346      	movs	r3, #70	@ 0x46
 8002a20:	461a      	mov	r2, r3
 8002a22:	4b30      	ldr	r3, [pc, #192]	@ (8002ae4 <main+0x120>)
 8002a24:	83da      	strh	r2, [r3, #30]
	x.miso_pin = SPI_Configurations.Pin._SPI1_.MISO1.PA6;
 8002a26:	2210      	movs	r2, #16
 8002a28:	4b2e      	ldr	r3, [pc, #184]	@ (8002ae4 <main+0x120>)
 8002a2a:	719a      	strb	r2, [r3, #6]
	x.mode = SPI_Configurations.Mode.Full_Duplex_Master;
 8002a2c:	230b      	movs	r3, #11
 8002a2e:	461a      	mov	r2, r3
 8002a30:	4b2c      	ldr	r3, [pc, #176]	@ (8002ae4 <main+0x120>)
 8002a32:	81da      	strh	r2, [r3, #14]
	x.mosi_pin = SPI_Configurations.Pin._SPI1_.MOSI1.PA7;
 8002a34:	2211      	movs	r2, #17
 8002a36:	4b2b      	ldr	r3, [pc, #172]	@ (8002ae4 <main+0x120>)
 8002a38:	715a      	strb	r2, [r3, #5]
	x.prescaler = SPI_Configurations.Prescaler.CLK_div_32;
 8002a3a:	232c      	movs	r3, #44	@ 0x2c
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	4b29      	ldr	r3, [pc, #164]	@ (8002ae4 <main+0x120>)
 8002a40:	82da      	strh	r2, [r3, #22]
	x.type = SPI_Configurations.Type.Master;
 8002a42:	2332      	movs	r3, #50	@ 0x32
 8002a44:	461a      	mov	r2, r3
 8002a46:	4b27      	ldr	r3, [pc, #156]	@ (8002ae4 <main+0x120>)
 8002a48:	831a      	strh	r2, [r3, #24]
	SPI_Init(&x);
 8002a4a:	4826      	ldr	r0, [pc, #152]	@ (8002ae4 <main+0x120>)
 8002a4c:	f7ff fa28 	bl	8001ea0 <SPI_Init>
	SPI_Enable(&x);
 8002a50:	4824      	ldr	r0, [pc, #144]	@ (8002ae4 <main+0x120>)
 8002a52:	f7ff fc77 	bl	8002344 <SPI_Enable>

	uint8_t tx_buffer[240*240];
	for(int i = 0; i < 240*240; i++)
 8002a56:	2300      	movs	r3, #0
 8002a58:	f507 32e1 	add.w	r2, r7, #115200	@ 0x1c200
 8002a5c:	f102 0204 	add.w	r2, r2, #4
 8002a60:	6013      	str	r3, [r2, #0]
 8002a62:	e018      	b.n	8002a96 <main+0xd2>
	{
		tx_buffer[i] = 0x01;
 8002a64:	f507 4362 	add.w	r3, r7, #57856	@ 0xe200
 8002a68:	f103 0308 	add.w	r3, r3, #8
 8002a6c:	f5a3 7282 	sub.w	r2, r3, #260	@ 0x104
 8002a70:	f507 33e1 	add.w	r3, r7, #115200	@ 0x1c200
 8002a74:	f103 0304 	add.w	r3, r3, #4
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4413      	add	r3, r2
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 240*240; i++)
 8002a80:	f507 33e1 	add.w	r3, r7, #115200	@ 0x1c200
 8002a84:	f103 0304 	add.w	r3, r3, #4
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	f507 32e1 	add.w	r2, r7, #115200	@ 0x1c200
 8002a90:	f102 0204 	add.w	r2, r2, #4
 8002a94:	6013      	str	r3, [r2, #0]
 8002a96:	f507 33e1 	add.w	r3, r7, #115200	@ 0x1c200
 8002a9a:	f103 0304 	add.w	r3, r3, #4
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 8002aa4:	dbde      	blt.n	8002a64 <main+0xa0>
	}

	uint8_t rx_buffer[240*240];

	Delay_s(1);
 8002aa6:	2001      	movs	r0, #1
 8002aa8:	f7ff ff72 	bl	8002990 <Delay_s>
//	SPI_NSS_High(&x);

	for(;;)
	{

		SPI_NSS_Low(&x);
 8002aac:	480d      	ldr	r0, [pc, #52]	@ (8002ae4 <main+0x120>)
 8002aae:	f7ff fe3d 	bl	800272c <SPI_NSS_Low>
		SPI_TRX_Buffer(&x, &tx_buffer, &rx_buffer, 240*240, 240*240);
 8002ab2:	f107 0208 	add.w	r2, r7, #8
 8002ab6:	3a04      	subs	r2, #4
 8002ab8:	f507 4161 	add.w	r1, r7, #57600	@ 0xe100
 8002abc:	f101 0108 	add.w	r1, r1, #8
 8002ac0:	3904      	subs	r1, #4
 8002ac2:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8002ac6:	9300      	str	r3, [sp, #0]
 8002ac8:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8002acc:	4805      	ldr	r0, [pc, #20]	@ (8002ae4 <main+0x120>)
 8002ace:	f7ff fc85 	bl	80023dc <SPI_TRX_Buffer>
		SPI_NSS_High(&x);
 8002ad2:	4804      	ldr	r0, [pc, #16]	@ (8002ae4 <main+0x120>)
 8002ad4:	f7ff fe1a 	bl	800270c <SPI_NSS_High>
		Delay_s(1);
 8002ad8:	2001      	movs	r0, #1
 8002ada:	f7ff ff59 	bl	8002990 <Delay_s>
		SPI_NSS_Low(&x);
 8002ade:	bf00      	nop
 8002ae0:	e7e4      	b.n	8002aac <main+0xe8>
 8002ae2:	bf00      	nop
 8002ae4:	200001f0 	.word	0x200001f0
 8002ae8:	40020000 	.word	0x40020000
 8002aec:	40013000 	.word	0x40013000

08002af0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002af4:	4b06      	ldr	r3, [pc, #24]	@ (8002b10 <SystemInit+0x20>)
 8002af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002afa:	4a05      	ldr	r2, [pc, #20]	@ (8002b10 <SystemInit+0x20>)
 8002afc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b04:	bf00      	nop
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	e000ed00 	.word	0xe000ed00

08002b14 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b087      	sub	sp, #28
 8002b18:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	613b      	str	r3, [r7, #16]
 8002b1e:	2300      	movs	r3, #0
 8002b20:	617b      	str	r3, [r7, #20]
 8002b22:	2302      	movs	r3, #2
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	2300      	movs	r3, #0
 8002b28:	60bb      	str	r3, [r7, #8]
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002b2e:	4b34      	ldr	r3, [pc, #208]	@ (8002c00 <SystemCoreClockUpdate+0xec>)
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f003 030c 	and.w	r3, r3, #12
 8002b36:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	2b08      	cmp	r3, #8
 8002b3c:	d011      	beq.n	8002b62 <SystemCoreClockUpdate+0x4e>
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	2b08      	cmp	r3, #8
 8002b42:	d844      	bhi.n	8002bce <SystemCoreClockUpdate+0xba>
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d003      	beq.n	8002b52 <SystemCoreClockUpdate+0x3e>
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	2b04      	cmp	r3, #4
 8002b4e:	d004      	beq.n	8002b5a <SystemCoreClockUpdate+0x46>
 8002b50:	e03d      	b.n	8002bce <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8002b52:	4b2c      	ldr	r3, [pc, #176]	@ (8002c04 <SystemCoreClockUpdate+0xf0>)
 8002b54:	4a2c      	ldr	r2, [pc, #176]	@ (8002c08 <SystemCoreClockUpdate+0xf4>)
 8002b56:	601a      	str	r2, [r3, #0]
      break;
 8002b58:	e03d      	b.n	8002bd6 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8002b5a:	4b2a      	ldr	r3, [pc, #168]	@ (8002c04 <SystemCoreClockUpdate+0xf0>)
 8002b5c:	4a2b      	ldr	r2, [pc, #172]	@ (8002c0c <SystemCoreClockUpdate+0xf8>)
 8002b5e:	601a      	str	r2, [r3, #0]
      break;
 8002b60:	e039      	b.n	8002bd6 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8002b62:	4b27      	ldr	r3, [pc, #156]	@ (8002c00 <SystemCoreClockUpdate+0xec>)
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	0d9b      	lsrs	r3, r3, #22
 8002b68:	f003 0301 	and.w	r3, r3, #1
 8002b6c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b6e:	4b24      	ldr	r3, [pc, #144]	@ (8002c00 <SystemCoreClockUpdate+0xec>)
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b76:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d00c      	beq.n	8002b98 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8002b7e:	4a23      	ldr	r2, [pc, #140]	@ (8002c0c <SystemCoreClockUpdate+0xf8>)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b86:	4a1e      	ldr	r2, [pc, #120]	@ (8002c00 <SystemCoreClockUpdate+0xec>)
 8002b88:	6852      	ldr	r2, [r2, #4]
 8002b8a:	0992      	lsrs	r2, r2, #6
 8002b8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b90:	fb02 f303 	mul.w	r3, r2, r3
 8002b94:	617b      	str	r3, [r7, #20]
 8002b96:	e00b      	b.n	8002bb0 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8002b98:	4a1b      	ldr	r2, [pc, #108]	@ (8002c08 <SystemCoreClockUpdate+0xf4>)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ba0:	4a17      	ldr	r2, [pc, #92]	@ (8002c00 <SystemCoreClockUpdate+0xec>)
 8002ba2:	6852      	ldr	r2, [r2, #4]
 8002ba4:	0992      	lsrs	r2, r2, #6
 8002ba6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002baa:	fb02 f303 	mul.w	r3, r2, r3
 8002bae:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8002bb0:	4b13      	ldr	r3, [pc, #76]	@ (8002c00 <SystemCoreClockUpdate+0xec>)
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	0c1b      	lsrs	r3, r3, #16
 8002bb6:	f003 0303 	and.w	r3, r3, #3
 8002bba:	3301      	adds	r3, #1
 8002bbc:	005b      	lsls	r3, r3, #1
 8002bbe:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8002bc0:	697a      	ldr	r2, [r7, #20]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc8:	4a0e      	ldr	r2, [pc, #56]	@ (8002c04 <SystemCoreClockUpdate+0xf0>)
 8002bca:	6013      	str	r3, [r2, #0]
      break;
 8002bcc:	e003      	b.n	8002bd6 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8002bce:	4b0d      	ldr	r3, [pc, #52]	@ (8002c04 <SystemCoreClockUpdate+0xf0>)
 8002bd0:	4a0d      	ldr	r2, [pc, #52]	@ (8002c08 <SystemCoreClockUpdate+0xf4>)
 8002bd2:	601a      	str	r2, [r3, #0]
      break;
 8002bd4:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002c00 <SystemCoreClockUpdate+0xec>)
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	091b      	lsrs	r3, r3, #4
 8002bdc:	f003 030f 	and.w	r3, r3, #15
 8002be0:	4a0b      	ldr	r2, [pc, #44]	@ (8002c10 <SystemCoreClockUpdate+0xfc>)
 8002be2:	5cd3      	ldrb	r3, [r2, r3]
 8002be4:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8002be6:	4b07      	ldr	r3, [pc, #28]	@ (8002c04 <SystemCoreClockUpdate+0xf0>)
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	fa22 f303 	lsr.w	r3, r2, r3
 8002bf0:	4a04      	ldr	r2, [pc, #16]	@ (8002c04 <SystemCoreClockUpdate+0xf0>)
 8002bf2:	6013      	str	r3, [r2, #0]
}
 8002bf4:	bf00      	nop
 8002bf6:	371c      	adds	r7, #28
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr
 8002c00:	40023800 	.word	0x40023800
 8002c04:	20000000 	.word	0x20000000
 8002c08:	00f42400 	.word	0x00f42400
 8002c0c:	017d7840 	.word	0x017d7840
 8002c10:	080030cc 	.word	0x080030cc

08002c14 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002c14:	480d      	ldr	r0, [pc, #52]	@ (8002c4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002c16:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002c18:	f7ff ff6a 	bl	8002af0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c1c:	480c      	ldr	r0, [pc, #48]	@ (8002c50 <LoopForever+0x6>)
  ldr r1, =_edata
 8002c1e:	490d      	ldr	r1, [pc, #52]	@ (8002c54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002c20:	4a0d      	ldr	r2, [pc, #52]	@ (8002c58 <LoopForever+0xe>)
  movs r3, #0
 8002c22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c24:	e002      	b.n	8002c2c <LoopCopyDataInit>

08002c26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c2a:	3304      	adds	r3, #4

08002c2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c30:	d3f9      	bcc.n	8002c26 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c32:	4a0a      	ldr	r2, [pc, #40]	@ (8002c5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c34:	4c0a      	ldr	r4, [pc, #40]	@ (8002c60 <LoopForever+0x16>)
  movs r3, #0
 8002c36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c38:	e001      	b.n	8002c3e <LoopFillZerobss>

08002c3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c3c:	3204      	adds	r2, #4

08002c3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c40:	d3fb      	bcc.n	8002c3a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002c42:	f000 f811 	bl	8002c68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002c46:	f7ff febd 	bl	80029c4 <main>

08002c4a <LoopForever>:

LoopForever:
  b LoopForever
 8002c4a:	e7fe      	b.n	8002c4a <LoopForever>
  ldr   r0, =_estack
 8002c4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c54:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8002c58:	080030e4 	.word	0x080030e4
  ldr r2, =_sbss
 8002c5c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8002c60:	20000214 	.word	0x20000214

08002c64 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c64:	e7fe      	b.n	8002c64 <ADC_IRQHandler>
	...

08002c68 <__libc_init_array>:
 8002c68:	b570      	push	{r4, r5, r6, lr}
 8002c6a:	4d0d      	ldr	r5, [pc, #52]	@ (8002ca0 <__libc_init_array+0x38>)
 8002c6c:	4c0d      	ldr	r4, [pc, #52]	@ (8002ca4 <__libc_init_array+0x3c>)
 8002c6e:	1b64      	subs	r4, r4, r5
 8002c70:	10a4      	asrs	r4, r4, #2
 8002c72:	2600      	movs	r6, #0
 8002c74:	42a6      	cmp	r6, r4
 8002c76:	d109      	bne.n	8002c8c <__libc_init_array+0x24>
 8002c78:	4d0b      	ldr	r5, [pc, #44]	@ (8002ca8 <__libc_init_array+0x40>)
 8002c7a:	4c0c      	ldr	r4, [pc, #48]	@ (8002cac <__libc_init_array+0x44>)
 8002c7c:	f000 f818 	bl	8002cb0 <_init>
 8002c80:	1b64      	subs	r4, r4, r5
 8002c82:	10a4      	asrs	r4, r4, #2
 8002c84:	2600      	movs	r6, #0
 8002c86:	42a6      	cmp	r6, r4
 8002c88:	d105      	bne.n	8002c96 <__libc_init_array+0x2e>
 8002c8a:	bd70      	pop	{r4, r5, r6, pc}
 8002c8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c90:	4798      	blx	r3
 8002c92:	3601      	adds	r6, #1
 8002c94:	e7ee      	b.n	8002c74 <__libc_init_array+0xc>
 8002c96:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c9a:	4798      	blx	r3
 8002c9c:	3601      	adds	r6, #1
 8002c9e:	e7f2      	b.n	8002c86 <__libc_init_array+0x1e>
 8002ca0:	080030dc 	.word	0x080030dc
 8002ca4:	080030dc 	.word	0x080030dc
 8002ca8:	080030dc 	.word	0x080030dc
 8002cac:	080030e0 	.word	0x080030e0

08002cb0 <_init>:
 8002cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cb2:	bf00      	nop
 8002cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cb6:	bc08      	pop	{r3}
 8002cb8:	469e      	mov	lr, r3
 8002cba:	4770      	bx	lr

08002cbc <_fini>:
 8002cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cbe:	bf00      	nop
 8002cc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cc2:	bc08      	pop	{r3}
 8002cc4:	469e      	mov	lr, r3
 8002cc6:	4770      	bx	lr
