/*
 * Copyright (c) 2023 Chen Xingyu <hi@xingrz.me>
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef __HI3861_SOC_PMU_CMU_CTL_H__
#define __HI3861_SOC_PMU_CMU_CTL_H__

#define PMU_CMU_CTL_GP_REG0_OFFSET                        (0x010)
#define PMU_CMU_CTL_GP_REG1_OFFSET                        (0x014)
#define PMU_CMU_CTL_GP_REG2_OFFSET                        (0x018)
#define PMU_CMU_CTL_GP_REG3_OFFSET                        (0x01C)
#define PMU_CMU_CTL_UDSLEEP_BUTTON_CTRL_OFFSET            (0x020)
#define PMU_CMU_CTL_UDSLEEP_BUTTON_RPT_OFFSET             (0x024)
#define PMU_CMU_CTL_UDSLEEP_BUTTON_INT_EN_OFFSET          (0x028)
#define PMU_CMU_CTL_FUSE_L_OFFSET                         (0x040)
#define PMU_CMU_CTL_FUSE_H_OFFSET                         (0x044)
#define PMU_CMU_CTL_FUSE_L_MAN_OFFSET                     (0x050)
#define PMU_CMU_CTL_FUSE_H_MAN_OFFSET                     (0x054)
#define PMU_CMU_CTL_FUSE_L_SEL_OFFSET                     (0x058)
#define PMU_CMU_CTL_FUSE_H_SEL_OFFSET                     (0x05C)
#define PMU_CMU_CTL_AON_PERP_CLKSEL_W_OFFSET              (0x090)
#define PMU_CMU_CTL_PMU_MAN_CLR_0_OFFSET                  (0x104)
#define PMU_CMU_CTL_PMU_DBG_1_OFFSET                      (0x130)
#define PMU_CMU_CTL_PMU_DBG_SEL_1_OFFSET                  (0x134)
#define PMU_CMU_CTL_PMU_MAN_SEL_2                         (0x14C)
#define PMU_CMU_CTL_SYSLDO_CFG_0_OFFSET                   (0x200)
#define PMU_CMU_CTL_CLDO_CFG_0_OFFSET                     (0x208)
#define PMU_CMU_CTL_CLDO_CFG_1_OFFSET                     (0x20C)
#define PMU_CMU_CTL_VSET_AUTO_OFFSET                      (0x210)
#define PMU_CMU_CTL_VBATD_CFG_OFFSET                      (0x214)
#define PMU_CMU_CTL_PHYLDO_CFG_0_OFFSET                   (0x218)
#define PMU_CMU_CTL_PHYLDO_CFG_1_OFFSET                   (0x21C)
#define PMU_CMU_CTL_RFLDO1_CFG_0_OFFSET                   (0x220)
#define PMU_CMU_CTL_RFLDO1_CFG_1_OFFSET                   (0x224)
#define PMU_CMU_CTL_RFLDO2_CFG_0_OFFSET                   (0x228)
#define PMU_CMU_CTL_RFLDO2_CFG_1_OFFSET                   (0x22C)
#define PMU_CMU_CTL_RFLDO3_CFG_0_OFFSET                   (0x230)
#define PMU_CMU_CTL_RFLDO3_CFG_1_OFFSET                   (0x234)
#define PMU_CMU_CTL_RFLDO4_CFG_0_OFFSET                   (0x238)
#define PMU_CMU_CTL_RFLDO4_CFG_1_OFFSET                   (0x23c)
#define PMU_CMU_CTL_RFLDO5_CFG_0_OFFSET                   (0x240)
#define PMU_CMU_CTL_RFLDO5_CFG_1_OFFSET                   (0x244)
#define PMU_CMU_CTL_RFLDO6_CFG_0_OFFSET                   (0x248)
#define PMU_CMU_CTL_RFLDO6_CFG_1_OFFSET                   (0x24c)
#define PMU_CMU_CTL_EN_XLDO_CFG_0_OFFSET                  (0x250)
#define PMU_CMU_CTL_EN_XLDO_CFG_1_OFFSET                  (0x254)
#define PMU_CMU_CTL_EN_XLDO_CFG_2_OFFSET                  (0x258)
#define PMU_CMU_CTL_FLASHLDO_CFG_0_OFFSET                 (0x25c)
#define PMU_CMU_CTL_FLASHLDO_CFG_1_OFFSET                 (0x260)
#define PMU_CMU_CTL_PMU_MISC_CFG_0_OFFSET                 (0x270)
#define PMU_CMU_CTL_PMU_MISC_CFG_1_OFFSET                 (0x274)
#define PMU_CMU_CTL_PMU_MISC_CFG_2_OFFSET                 (0x278)
#define PMU_CMU_CTL_PMU_MISC_CFG_3_OFFSET                 (0x27c)
#define PMU_CMU_CTL_BUCK_VSET_OFFSET                      (0x280)
#define PMU_CMU_CTL_BUCK_CFG_0_OFFSET                     (0x284)
#define PMU_CMU_CTL_BUCK_CFG_1_OFFSET                     (0x288)
#define PMU_CMU_CTL_BUCK_CFG_2_OFFSET                     (0x28c)
#define PMU_CMU_CTL_BUCK_CFG_3_OFFSET                     (0x290)
#define PMU_CMU_CTL_VBAT_TH_CFG_OFFSET                    (0x294)
#define PMU_CMU_CTL_PMU_STATUS_RAW_OFFSET                 (0x300)
#define PMU_CMU_CTL_PMU_STATUS_GRM_STICK_CLR_OFFSET       (0x328)
#define PMU_CMU_CTL_PMU_STATUS_GRM_TIME_OFFSET            (0x330)
#define PMU_CMU_CTL_PMU_STATUS_GRM_TIME1_OFFSET           (0x334)
#define PMU_CMU_CTL_PMU_STATUS_GRM_INT_EN_OFFSET          (0x344)
#define PMU_CMU_CTL_GATE_TSENSOR_VDDIO_OFFSET             (0x350)
#define PMU_CMU_CTL_BUCK_SLEEP3_OFFSET                    (0x364)
#define PMU_CMU_CTL_CMU_DBG_SEL_OFFSET                    (0x414)
#define PMU_CMU_CTL_CLK_480M_GT_OFFSET                    (0x420)
#define PMU_CMU_CTL_CLK_192M_GT_OFFSET                    (0x42C)
#define PMU_CMU_CTL_CLK_960M_GT_OFFSET                    (0x430)
#define PMU_CMU_CTL_REFDIV_OFFSET                         (0x500)
#define PMU_CMU_CTL_FBDIV_OFFSET                          (0x504)
#define PMU_CMU_CTL_FRAC_L_OFFSET                         (0x508)
#define PMU_CMU_CTL_FRAC_H_OFFSET                         (0x50C)
#define PMU_CMU_CTL_CMU_MISC_PD_OFFSET                    (0x514)
#define PMU_CMU_CTL_CMU_CLK_SEL_OFFSET                    (0x518)
#define PMU_CMU_CTL_CMU_STATUS_RAW_OFFSET                 (0x600)
#define PMU_CMU_CTL_SYS_STATUS_OFFSET                     (0x804)
#define PMU_CMU_CTL_WKUP_TIME_WLAN_EN_FLASH_OFFSET        (0x810)
#define PMU_CMU_CTL_WKUP_TIME_WLAN_EN_PMU_REF2_OFFSET     (0x814)
#define PMU_CMU_CTL_WKUP_TIME_WLAN_EN_PMU_OFFSET          (0x818)
#define PMU_CMU_CTL_WKUP_TIME_WLAN_CMU_XLDO_EN_OFFSET     (0x81C)
#define PMU_CMU_CTL_WKUP_TIME_WLAN_BUCK_EN_OFFSET         (0x820)
#define PMU_CMU_CTL_WKUP_TIME_WLAN_EN_CLDO_OFFSET         (0x824)
#define PMU_CMU_CTL_WKUP_TIME_WLAN_EN_RFLDO4_OFFSET       (0x828)
#define PMU_CMU_CTL_WKUP_TIME_WLAN_SDIO_SUB_PWR_EN_OFFSET (0x838)
#define PMU_CMU_CTL_WKUP_TIME_WLAN_XO2PLL_BUF_PD_OFFSET   (0x83C)
#define PMU_CMU_CTL_WKUP_TIME_WLAN_CMU_ISO_EN_OFFSET      (0x840)
#define PMU_CMU_CTL_WKUP_TIME_WLAN_XLDO_VCO_GT_OFFSET     (0x844)
#define PMU_CMU_CTL_WKUP_TIME_WLAN_TCXO2DBB_GT_OFFSET     (0x848)
#define PMU_CMU_CTL_WKUP_TIME_WLAN_CLK_TCXO_EN_OFFSET     (0x84C)
#define PMU_CMU_CTL_WKUP_TIME_WLAN_PD_OFFSET              (0x854)
#define PMU_CMU_CTL_WKUP_TIME_WLAN_CLK_FON_OFFSET         (0x858)
#define PMU_CMU_CTL_WKUP_TIME_WLAN_RST_RELEASE_OFFSET     (0x85C)
#define PMU_CMU_CTL_WLAN_STA0_ALLOW_TO_SLEEP_OFFSET       (0x900)
#define PMU_CMU_CTL_WLAN_STA1_ALLOW_TO_SLEEP_OFFSET       (0x904)
#define PMU_CMU_CTL_WLAN_AP0_ALLOW_TO_SLEEP_OFFSET        (0x908)
#define PMU_CMU_CTL_WLAN_PF_ALLOW_TO_SLEEP_OFFSET         (0x90C)
#define PMU_CMU_CTL_WLAN_HOST_ALLOW_TO_SLEEP_OFFSET       (0x910)
#define PMU_CMU_CTL_WLAN_SLP_EVT_EN_OFFSET                (0x920)
#define PMU_CMU_CTL_WLAN_SLP_EVT_CLR_OFFSET               (0x924)
#define PMU_CMU_CTL_WLAN_SLP_INT_CLR_OFFSET               (0x934)
#define PMU_CMU_CTL_WLAN_WKUP_EVT_EN_OFFSET               (0x940)
#define PMU_CMU_CTL_WLAN_WKUP_EVT_CLR_OFFSET              (0x944)
#define PMU_CMU_CTL_WLAN_WKUP_EVT_STS_OFFSET              (0x948)
#define PMU_CMU_CTL_WLAN_WKUP_INT_EN_OFFSET               (0x950)
#define PMU_CMU_CTL_WLAN_WKUP_INT_CLR_OFFSET              (0x954)
#define PMU_CMU_CTL_WLAN_WKUP_INT_STS_OFFSET              (0x958)
#define PMU_CMU_CTL_DEBUG_GLB_SIGNAL_SEL_2_OFFSET         (0xF24)

#endif /* __HI3861_SOC_PMU_CMU_CTL_H__ */
