library std;
use std.standard.all;

library ieee;
use ieee.std_logic_1164.all;


entity ALU is 
	port( alu_A,alu_B : in std_logic_vector(15 downto 0);
		   operation : in std_logic_vector(1 downto 0);
		   cout, zout: out std_logic;
		   alu_C : out std_logic_vector(15 downto 0));
end entity;


architecture ALU_arc of ALU is

	signal temp1,temp2,temp3,temp4: std_logic_vector(15 downto 0); --temporary value storers
	signal carry1, carry2, carry3 : std_logic -- storing the carry here

	component adder_sixteen is
		port(a,b: in std_logic_vector(15 downto 0);
			  cin : in std_logic;
		     sum: out std_logic_vector(15 downto 0); 
		     cout: out std_logic);
	end component;

	component nand_sixteen is
		port(a,b: in std_logic_vector(15 downto 0);
		     cout: out std_logic;
		     result: out std_logic_vector(15 downto 0));
	end component;
	
	component xor_sixteen is
		port(a,b: in std_logic_vector(15 downto 0);
		     cout: out std_logic;
		     result: out std_logic_vector(15 downto 0));
	end component;

begin

	Adder_Inst: adder_sixteen 
		port map (a => alu_A, b => alu_B, cin => '0', sum => temp1, cout => carry1);
		
	Nand_Inst: nand_sixteeen 
		port map (a => alu_A, b => alu_B, cout => carry2, N => temp2);
		
	Xor_Inst: xor_sixteen 
		port map (a => alu_A, b => alu_B, cout => carry3, X => temp3);

	process (op_type, t1, t2, t3, t4, car1, car2)
	begin
	
		if (operation = "00") then
			temp4 <= temp1; -- NAND
			cout <= carry1;

		elsif (op_type = "01") then
			temp4 <= temp2; -- ADD
			cout <= carry2;
			
		elsif (op_type = "10") then
			temp4 <= temp3; -- XOR
			cout <= carry3;
			
	   end if;
		
		zout <= not (t4(0) or t4(1) or t4(2) or t4(3) or t4(4) or t4(5) or t4(6) or t4(7) or t4(8) or t4(9) or t4(10) or t4(11) or t4(12) or t4(13) or t4(14) or t4(15));
		alu_C <= temp4;
		
	end process;

end arch;