// Seed: 3706739188
module module_0 (
    output wand id_0,
    output wire id_1,
    input wor id_2,
    output wire id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri id_6,
    output tri id_7,
    output uwire id_8,
    output uwire id_9,
    input wire id_10,
    input tri1 id_11,
    input tri1 id_12,
    input tri1 id_13,
    output tri id_14,
    output tri0 id_15,
    output supply0 id_16
);
  wire id_18, id_19;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    output logic id_4,
    output supply1 id_5
    , id_15,
    input wand id_6,
    input supply0 id_7,
    input wand id_8,
    input uwire id_9,
    output logic id_10,
    input tri0 id_11,
    output supply1 id_12,
    input wand id_13
);
  initial begin
    id_10 <= 1;
    if (1 !== 1) id_4 <= 1;
  end
  module_0(
      id_5,
      id_12,
      id_11,
      id_5,
      id_9,
      id_2,
      id_12,
      id_5,
      id_5,
      id_12,
      id_9,
      id_7,
      id_7,
      id_8,
      id_12,
      id_5,
      id_5
  );
endmodule
