

================================================================
== Vivado HLS Report for 'A_IO_L3_in'
================================================================
* Date:           Sun Mar 22 14:27:26 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42| 0.210 us | 0.210 us |   42|   42|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       40|       40|        10|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      211|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      174|    -|
|Register             |        0|      -|      296|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      296|      417|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_580_p2               |     +    |      0|  0|   6|           1|           4|
    |add_ln11_fu_467_p2                 |     +    |      0|  0|   3|           1|           2|
    |add_ln17_fu_527_p2                 |     +    |      0|  0|   4|           3|           3|
    |add_ln321_fu_569_p2                |     +    |      0|  0|  29|          29|          29|
    |add_ln6_1_fu_269_p2                |     +    |      0|  0|   3|           1|           2|
    |add_ln6_fu_263_p2                  |     +    |      0|  0|   6|           1|           6|
    |add_ln7_fu_608_p2                  |     +    |      0|  0|   6|           1|           6|
    |add_ln8_1_fu_594_p2                |     +    |      0|  0|   6|           1|           5|
    |add_ln8_fu_409_p2                  |     +    |      0|  0|   3|           1|           2|
    |c4_fu_574_p2                       |     +    |      0|  0|   3|           1|           2|
    |and_ln11_fu_453_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln7_1_fu_325_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln7_2_fu_337_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln7_fu_313_p2                  |    and   |      0|  0|   2|           1|           1|
    |and_ln8_1_fu_403_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln8_2_fu_543_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln8_fu_397_p2                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter8  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter9  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_319_p2                |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln13_fu_307_p2                |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln6_fu_257_p2                 |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln7_fu_275_p2                 |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln8_fu_331_p2                 |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |or_ln11_1_fu_421_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln11_fu_415_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln17_1_fu_479_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln17_fu_473_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln8_1_fu_391_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln8_fu_351_p2                   |    or    |      0|  0|   2|           1|           1|
    |select_ln11_1_fu_439_p3            |  select  |      0|  0|   3|           1|           3|
    |select_ln11_2_fu_515_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln11_3_fu_549_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln11_4_fu_586_p3            |  select  |      0|  0|   4|           1|           1|
    |select_ln11_fu_427_p3              |  select  |      0|  0|   2|           1|           1|
    |select_ln17_1_fu_507_p3            |  select  |      0|  0|   3|           1|           3|
    |select_ln17_fu_485_p3              |  select  |      0|  0|   2|           1|           1|
    |select_ln6_fu_343_p3               |  select  |      0|  0|   2|           1|           2|
    |select_ln7_1_fu_614_p3             |  select  |      0|  0|   6|           1|           1|
    |select_ln7_fu_293_p3               |  select  |      0|  0|   3|           1|           3|
    |select_ln8_1_fu_377_p3             |  select  |      0|  0|   3|           1|           3|
    |select_ln8_2_fu_459_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln8_3_fu_600_p3             |  select  |      0|  0|   5|           1|           1|
    |select_ln8_fu_357_p3               |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |xor_ln11_fu_447_p2                 |    xor   |      0|  0|   2|           2|           1|
    |xor_ln7_fu_301_p2                  |    xor   |      0|  0|   2|           1|           2|
    |xor_ln8_1_fu_533_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln8_fu_385_p2                  |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 211|         104|         137|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |A_V_blk_n_AR                     |   9|          2|    1|          2|
    |A_V_blk_n_R                      |   9|          2|    1|          2|
    |A_V_offset_blk_n                 |   9|          2|    1|          2|
    |ap_NS_fsm                        |  21|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9          |   9|          2|    1|          2|
    |ap_phi_mux_c0_0_i_phi_fu_152_p4  |   9|          2|    2|          4|
    |c0_0_i_reg_148                   |   9|          2|    2|          4|
    |c2_0_i_reg_181                   |   9|          2|    2|          4|
    |c3_0_i_reg_203                   |   9|          2|    2|          4|
    |c4_0_i_reg_214                   |   9|          2|    2|          4|
    |fifo_A_local_out_V_V_blk_n       |   9|          2|    1|          2|
    |indvar_flatten17_i_reg_170       |   9|          2|    5|         10|
    |indvar_flatten47_i_reg_159       |   9|          2|    6|         12|
    |indvar_flatten85_i_reg_137       |   9|          2|    6|         12|
    |indvar_flatten_i_reg_192         |   9|          2|    4|          8|
    |real_start                       |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 174|         38|   40|         82|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+-----+----+-----+-----------+
    |            Name            |  FF | LUT| Bits| Const Bits|
    +----------------------------+-----+----+-----+-----------+
    |add_ln321_reg_661           |   29|   0|   29|          0|
    |ap_CS_fsm                   |    3|   0|    3|          0|
    |ap_done_reg                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9     |    1|   0|    1|          0|
    |c0_0_i_reg_148              |    2|   0|    2|          0|
    |c2_0_i_reg_181              |    2|   0|    2|          0|
    |c3_0_i_reg_203              |    2|   0|    2|          0|
    |c4_0_i_reg_214              |    2|   0|    2|          0|
    |fifo_data_V_reg_692         |  128|   0|  128|          0|
    |icmp_ln6_reg_637            |    1|   0|    1|          0|
    |indvar_flatten17_i_reg_170  |    5|   0|    5|          0|
    |indvar_flatten47_i_reg_159  |    6|   0|    6|          0|
    |indvar_flatten85_i_reg_137  |    6|   0|    6|          0|
    |indvar_flatten_i_reg_192    |    4|   0|    4|          0|
    |select_ln6_reg_646          |    2|   0|    2|          0|
    |start_once_reg              |    1|   0|    1|          0|
    |zext_ln6_reg_632            |   28|   0|   29|          1|
    |icmp_ln6_reg_637            |   64|  32|    1|          0|
    +----------------------------+-----+----+-----+-----------+
    |Total                       |  296|  32|  234|          1|
    +----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|start_out                    | out |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|start_write                  | out |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|m_axi_A_V_AWVALID            | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWREADY            |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWADDR             | out |   32|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWID               | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWLEN              | out |   32|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWSIZE             | out |    3|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWBURST            | out |    2|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWLOCK             | out |    2|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWCACHE            | out |    4|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWPROT             | out |    3|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWQOS              | out |    4|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWREGION           | out |    4|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWUSER             | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_WVALID             | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_WREADY             |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_WDATA              | out |  128|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_WSTRB              | out |   16|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_WLAST              | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_WID                | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_WUSER              | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARVALID            | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARREADY            |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARADDR             | out |   32|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARID               | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARLEN              | out |   32|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARSIZE             | out |    3|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARBURST            | out |    2|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARLOCK             | out |    2|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARCACHE            | out |    4|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARPROT             | out |    3|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARQOS              | out |    4|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARREGION           | out |    4|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARUSER             | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_RVALID             |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_RREADY             | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_RDATA              |  in |  128|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_RLAST              |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_RID                |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_RUSER              |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_RRESP              |  in |    2|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_BVALID             |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_BREADY             | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_BRESP              |  in |    2|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_BID                |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_BUSER              |  in |    1|    m_axi   |          A_V         |    pointer   |
|A_V_offset_dout              |  in |   32|   ap_fifo  |      A_V_offset      |    pointer   |
|A_V_offset_empty_n           |  in |    1|   ap_fifo  |      A_V_offset      |    pointer   |
|A_V_offset_read              | out |    1|   ap_fifo  |      A_V_offset      |    pointer   |
|fifo_A_local_out_V_V_din     | out |  128|   ap_fifo  | fifo_A_local_out_V_V |    pointer   |
|fifo_A_local_out_V_V_full_n  |  in |    1|   ap_fifo  | fifo_A_local_out_V_V |    pointer   |
|fifo_A_local_out_V_V_write   | out |    1|   ap_fifo  | fifo_A_local_out_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

