Release 12.1 - xst M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\" "C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx9csg324-2
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\hdl\system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\hdl\system.vhd" Line 3059: <iobuf> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mb_plb>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <lmb_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <USB_UART>.
    Set property "BOX_TYPE = user_black_box" for instance <LEDs_4Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <DIP_Switch_4Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <SPI_FLASH>.
    Set property "BOX_TYPE = user_black_box" for instance <MCB3_LPDDR>.
    Set property "BOX_TYPE = user_black_box" for instance <Ethernet_MAC>.
    Set property "BOX_TYPE = user_black_box" for instance <CDCE913_I2C>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mdm_0>.
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_0>.
    Set property "BOX_TYPE = user_black_box" for instance <GPIO_KEYPAD>.
    Set property "BOX_TYPE = user_black_box" for instance <simon_periferico_0>.
    Set property "BOX_TYPE = user_black_box" for instance <GPIO_DISPLAY>.
    Set property "buffer_type = IBUF" for signal <fpga_0_Ethernet_MAC_PHY_tx_clk_pin>.
    Set property "buffer_type = IBUF" for signal <fpga_0_Ethernet_MAC_PHY_rx_clk_pin>.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_Instruction> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_PC> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_Reg_Addr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_MSR_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_PID_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_New_Reg_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_Exception_Kind> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_Data_Address> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_Data_Write_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_Data_Byte_Enable> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL0_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL1_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL2_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL3_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL4_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL5_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL6_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL7_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL8_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL9_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL10_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL11_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL12_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL13_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL14_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL15_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <ICACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <DCACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_Valid_Instr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_Reg_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_Exception_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_Jump_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_Delay_Slot> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_Data_Access> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_Data_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_Data_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_DCache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_DCache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_DCache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_DCache_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_ICache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_ICache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_ICache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_OF_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_EX_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_MEM_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <Trace_Jump_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL0_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL0_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL0_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL0_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL0_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL1_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL1_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL1_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL1_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL1_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL2_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL2_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL2_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL2_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL2_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL3_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL3_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL3_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL3_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL3_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL4_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL4_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL4_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL4_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL4_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL5_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL5_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL5_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL5_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL5_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL6_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL6_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL6_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL6_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL6_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL7_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL7_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL7_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL7_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL7_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL8_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL8_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL8_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL8_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL8_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL9_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL9_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL9_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL9_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL9_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL10_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL10_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL10_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL10_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL10_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL11_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL11_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL11_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL11_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL11_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL12_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL12_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL12_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL12_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL12_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL13_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL13_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL13_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL13_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL13_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL14_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL14_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL14_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL14_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL14_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL15_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL15_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL15_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL15_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <FSL15_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <ICACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <ICACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <ICACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <ICACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <ICACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <DCACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <DCACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <DCACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <DCACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3304: Output port <DCACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <MPLB_Rst> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_dcrDBus> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_SMRdErr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_SMWrErr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_SMBusy> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_SrdDBus> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_SrdWdAddr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_Sssize> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_Rst> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_dcrAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_SaddrAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_SrdBTerm> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_SrdComp> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_SrdDAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_Srearbitrate> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_Swait> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_SwrBTerm> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_SwrComp> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <PLB_SwrDAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3609: Output port <Bus_Error_Det> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3816: Output port <Interrupt> of the instance <USB_UART> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3865: Output port <GPIO_IO_T> of the instance <LEDs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3865: Output port <GPIO2_IO_O> of the instance <LEDs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3865: Output port <GPIO2_IO_T> of the instance <LEDs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3865: Output port <IP2INTC_Irpt> of the instance <LEDs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3918: Output port <GPIO_IO_O> of the instance <DIP_Switch_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3918: Output port <GPIO_IO_T> of the instance <DIP_Switch_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3918: Output port <GPIO2_IO_O> of the instance <DIP_Switch_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3918: Output port <GPIO2_IO_T> of the instance <DIP_Switch_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3918: Output port <IP2INTC_Irpt> of the instance <DIP_Switch_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 3971: Output port <IP2INTC_Irpt> of the instance <SPI_FLASH> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL0_S_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL0_B_S_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA0_TX_D> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA0_TX_Rem> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL0_Sl_SSize> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL0_Sl_rdDBus> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL0_Sl_rdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL0_Sl_MBusy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL0_Sl_MRdErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL0_Sl_MWrErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL0_Sl_MIRQ> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM0_RdFIFO_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM0_RdFIFO_RdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM0_RdFIFO_Latency> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC0_MCMIReadData> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC0_Rd_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB0_wr_count> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB0_rd_data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB0_rd_count> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL1_S_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL1_B_S_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB1_Sl_SSize> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB1_Sl_rdDBus> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB1_Sl_rdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB1_Sl_MBusy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB1_Sl_MRdErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB1_Sl_MWrErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB1_Sl_MIRQ> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA1_TX_D> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA1_TX_Rem> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL1_Sl_SSize> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL1_Sl_rdDBus> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL1_Sl_rdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL1_Sl_MBusy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL1_Sl_MRdErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL1_Sl_MWrErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL1_Sl_MIRQ> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM1_RdFIFO_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM1_RdFIFO_RdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM1_RdFIFO_Latency> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC1_MCMIReadData> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC1_Rd_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB1_wr_count> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB1_rd_data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB1_rd_count> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL2_S_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL2_B_S_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB2_Sl_SSize> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB2_Sl_rdDBus> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB2_Sl_rdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB2_Sl_MBusy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB2_Sl_MRdErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB2_Sl_MWrErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB2_Sl_MIRQ> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA2_TX_D> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA2_TX_Rem> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL2_Sl_SSize> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL2_Sl_rdDBus> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL2_Sl_rdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL2_Sl_MBusy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL2_Sl_MRdErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL2_Sl_MWrErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL2_Sl_MIRQ> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM2_RdFIFO_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM2_RdFIFO_RdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM2_RdFIFO_Latency> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC2_MCMIReadData> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC2_Rd_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB2_wr_count> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB2_rd_data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB2_rd_count> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL3_S_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL3_B_S_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB3_Sl_SSize> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB3_Sl_rdDBus> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB3_Sl_rdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB3_Sl_MBusy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB3_Sl_MRdErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB3_Sl_MWrErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB3_Sl_MIRQ> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA3_TX_D> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA3_TX_Rem> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL3_Sl_SSize> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL3_Sl_rdDBus> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL3_Sl_rdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL3_Sl_MBusy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL3_Sl_MRdErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL3_Sl_MWrErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL3_Sl_MIRQ> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM3_RdFIFO_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM3_RdFIFO_RdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM3_RdFIFO_Latency> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC3_MCMIReadData> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC3_Rd_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB3_wr_count> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB3_rd_data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB3_rd_count> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL4_S_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL4_B_S_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB4_Sl_SSize> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB4_Sl_rdDBus> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB4_Sl_rdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB4_Sl_MBusy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB4_Sl_MRdErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB4_Sl_MWrErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB4_Sl_MIRQ> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA4_TX_D> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA4_TX_Rem> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL4_Sl_SSize> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL4_Sl_rdDBus> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL4_Sl_rdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL4_Sl_MBusy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL4_Sl_MRdErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL4_Sl_MWrErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL4_Sl_MIRQ> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM4_RdFIFO_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM4_RdFIFO_RdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM4_RdFIFO_Latency> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC4_MCMIReadData> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC4_Rd_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB4_wr_count> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB4_rd_data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB4_rd_count> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL5_S_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL5_B_S_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB5_Sl_SSize> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB5_Sl_rdDBus> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB5_Sl_rdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB5_Sl_MBusy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB5_Sl_MRdErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB5_Sl_MWrErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB5_Sl_MIRQ> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA5_TX_D> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA5_TX_Rem> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL5_Sl_SSize> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL5_Sl_rdDBus> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL5_Sl_rdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL5_Sl_MBusy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL5_Sl_MRdErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL5_Sl_MWrErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL5_Sl_MIRQ> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM5_RdFIFO_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM5_RdFIFO_RdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM5_RdFIFO_Latency> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC5_MCMIReadData> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC5_Rd_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB5_wr_count> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB5_rd_data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB5_rd_count> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL6_S_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL6_B_S_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB6_Sl_SSize> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB6_Sl_rdDBus> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB6_Sl_rdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB6_Sl_MBusy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB6_Sl_MRdErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB6_Sl_MWrErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB6_Sl_MIRQ> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA6_TX_D> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA6_TX_Rem> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL6_Sl_SSize> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL6_Sl_rdDBus> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL6_Sl_rdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL6_Sl_MBusy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL6_Sl_MRdErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL6_Sl_MWrErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL6_Sl_MIRQ> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM6_RdFIFO_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM6_RdFIFO_RdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM6_RdFIFO_Latency> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC6_MCMIReadData> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC6_Rd_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB6_wr_count> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB6_rd_data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB6_rd_count> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL7_S_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL7_B_S_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB7_Sl_SSize> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB7_Sl_rdDBus> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB7_Sl_rdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB7_Sl_MBusy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB7_Sl_MRdErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB7_Sl_MWrErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB7_Sl_MIRQ> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA7_TX_D> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA7_TX_Rem> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL7_Sl_SSize> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL7_Sl_rdDBus> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL7_Sl_rdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL7_Sl_MBusy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL7_Sl_MRdErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL7_Sl_MWrErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL7_Sl_MIRQ> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM7_RdFIFO_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM7_RdFIFO_RdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM7_RdFIFO_Latency> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC7_MCMIReadData> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC7_Rd_Data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB7_wr_count> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB7_rd_data> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB7_rd_count> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_CTRL_Sl_SSize> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_CTRL_Sl_rdDBus> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_CTRL_Sl_rdWdAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_CTRL_Sl_MBusy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_CTRL_Sl_MRdErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_CTRL_Sl_MWrErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_CTRL_Sl_MIRQ> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDRAM_Clk> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDRAM_CE> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDRAM_CS_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDRAM_BankAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDRAM_Addr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDRAM_DM> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR_Clk> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR_Clk_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR_CE> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR_CS_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR_BankAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR_Addr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR_DM> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR2_Clk> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR2_Clk_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR2_CE> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR2_CS_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR2_ODT> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR2_BankAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR2_Addr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR2_DM> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR3_Clk> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR3_Clk_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR3_CE> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR3_CS_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR3_ODT> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR3_BankAddr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR3_Addr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR3_DM> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL0_M_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL0_S_Control> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL0_S_Exists> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL0_B_M_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL0_B_S_Control> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL0_B_S_Exists> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA0_Rx_IntOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA0_Tx_IntOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA0_RstOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA0_TX_SOF> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA0_TX_EOF> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA0_TX_SOP> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA0_TX_EOP> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA0_TX_Src_Rdy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA0_RX_Dst_Rdy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL0_Sl_addrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL0_Sl_wait> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL0_Sl_rearbitrate> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL0_Sl_wrDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL0_Sl_wrComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL0_Sl_wrBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL0_Sl_rdDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL0_Sl_rdComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL0_Sl_rdBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM0_AddrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM0_WrFIFO_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM0_WrFIFO_AlmostFull> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM0_RdFIFO_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM0_InitDone> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC0_MCMIReadDataValid> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC0_MCMIReadDataErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC0_MCMIAddrReadyToAccept> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC0_Cmd_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC0_Cmd_Almost_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC0_Cmd_Idle> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC0_Wd_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC0_Wd_Almost_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC0_Rd_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC0_Rd_Almost_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB0_cmd_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB0_cmd_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB0_wr_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB0_wr_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB0_wr_underrun> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB0_wr_error> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB0_rd_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB0_rd_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB0_rd_overflow> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB0_rd_error> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL1_M_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL1_S_Control> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL1_S_Exists> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL1_B_M_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL1_B_S_Control> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL1_B_S_Exists> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB1_Sl_addrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB1_Sl_wait> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB1_Sl_rearbitrate> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB1_Sl_wrDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB1_Sl_wrComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB1_Sl_wrBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB1_Sl_rdDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB1_Sl_rdComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB1_Sl_rdBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA1_Rx_IntOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA1_Tx_IntOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA1_RstOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA1_TX_SOF> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA1_TX_EOF> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA1_TX_SOP> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA1_TX_EOP> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA1_TX_Src_Rdy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA1_RX_Dst_Rdy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL1_Sl_addrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL1_Sl_wait> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL1_Sl_rearbitrate> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL1_Sl_wrDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL1_Sl_wrComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL1_Sl_wrBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL1_Sl_rdDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL1_Sl_rdComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL1_Sl_rdBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM1_AddrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM1_WrFIFO_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM1_WrFIFO_AlmostFull> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM1_RdFIFO_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM1_InitDone> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC1_MCMIReadDataValid> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC1_MCMIReadDataErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC1_MCMIAddrReadyToAccept> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC1_Cmd_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC1_Cmd_Almost_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC1_Cmd_Idle> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC1_Wd_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC1_Wd_Almost_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC1_Rd_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC1_Rd_Almost_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB1_cmd_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB1_cmd_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB1_wr_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB1_wr_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB1_wr_underrun> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB1_wr_error> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB1_rd_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB1_rd_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB1_rd_overflow> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB1_rd_error> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL2_M_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL2_S_Control> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL2_S_Exists> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL2_B_M_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL2_B_S_Control> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL2_B_S_Exists> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB2_Sl_addrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB2_Sl_wait> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB2_Sl_rearbitrate> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB2_Sl_wrDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB2_Sl_wrComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB2_Sl_wrBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB2_Sl_rdDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB2_Sl_rdComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB2_Sl_rdBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA2_Rx_IntOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA2_Tx_IntOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA2_RstOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA2_TX_SOF> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA2_TX_EOF> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA2_TX_SOP> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA2_TX_EOP> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA2_TX_Src_Rdy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA2_RX_Dst_Rdy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL2_Sl_addrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL2_Sl_wait> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL2_Sl_rearbitrate> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL2_Sl_wrDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL2_Sl_wrComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL2_Sl_wrBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL2_Sl_rdDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL2_Sl_rdComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL2_Sl_rdBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM2_AddrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM2_WrFIFO_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM2_WrFIFO_AlmostFull> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM2_RdFIFO_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM2_InitDone> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC2_MCMIReadDataValid> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC2_MCMIReadDataErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC2_MCMIAddrReadyToAccept> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC2_Cmd_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC2_Cmd_Almost_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC2_Cmd_Idle> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC2_Wd_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC2_Wd_Almost_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC2_Rd_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC2_Rd_Almost_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB2_cmd_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB2_cmd_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB2_wr_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB2_wr_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB2_wr_underrun> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB2_wr_error> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB2_rd_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB2_rd_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB2_rd_overflow> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB2_rd_error> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL3_M_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL3_S_Control> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL3_S_Exists> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL3_B_M_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL3_B_S_Control> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL3_B_S_Exists> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB3_Sl_addrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB3_Sl_wait> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB3_Sl_rearbitrate> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB3_Sl_wrDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB3_Sl_wrComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB3_Sl_wrBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB3_Sl_rdDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB3_Sl_rdComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB3_Sl_rdBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA3_Rx_IntOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA3_Tx_IntOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA3_RstOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA3_TX_SOF> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA3_TX_EOF> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA3_TX_SOP> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA3_TX_EOP> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA3_TX_Src_Rdy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA3_RX_Dst_Rdy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL3_Sl_addrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL3_Sl_wait> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL3_Sl_rearbitrate> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL3_Sl_wrDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL3_Sl_wrComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL3_Sl_wrBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL3_Sl_rdDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL3_Sl_rdComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL3_Sl_rdBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM3_AddrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM3_WrFIFO_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM3_WrFIFO_AlmostFull> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM3_RdFIFO_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM3_InitDone> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC3_MCMIReadDataValid> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC3_MCMIReadDataErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC3_MCMIAddrReadyToAccept> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC3_Cmd_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC3_Cmd_Almost_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC3_Cmd_Idle> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC3_Wd_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC3_Wd_Almost_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC3_Rd_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC3_Rd_Almost_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB3_cmd_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB3_cmd_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB3_wr_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB3_wr_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB3_wr_underrun> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB3_wr_error> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB3_rd_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB3_rd_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB3_rd_overflow> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB3_rd_error> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL4_M_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL4_S_Control> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL4_S_Exists> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL4_B_M_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL4_B_S_Control> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL4_B_S_Exists> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB4_Sl_addrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB4_Sl_wait> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB4_Sl_rearbitrate> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB4_Sl_wrDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB4_Sl_wrComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB4_Sl_wrBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB4_Sl_rdDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB4_Sl_rdComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB4_Sl_rdBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA4_Rx_IntOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA4_Tx_IntOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA4_RstOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA4_TX_SOF> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA4_TX_EOF> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA4_TX_SOP> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA4_TX_EOP> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA4_TX_Src_Rdy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA4_RX_Dst_Rdy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL4_Sl_addrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL4_Sl_wait> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL4_Sl_rearbitrate> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL4_Sl_wrDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL4_Sl_wrComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL4_Sl_wrBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL4_Sl_rdDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL4_Sl_rdComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL4_Sl_rdBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM4_AddrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM4_WrFIFO_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM4_WrFIFO_AlmostFull> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM4_RdFIFO_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM4_InitDone> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC4_MCMIReadDataValid> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC4_MCMIReadDataErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC4_MCMIAddrReadyToAccept> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC4_Cmd_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC4_Cmd_Almost_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC4_Cmd_Idle> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC4_Wd_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC4_Wd_Almost_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC4_Rd_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC4_Rd_Almost_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB4_cmd_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB4_cmd_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB4_wr_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB4_wr_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB4_wr_underrun> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB4_wr_error> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB4_rd_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB4_rd_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB4_rd_overflow> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB4_rd_error> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL5_M_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL5_S_Control> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL5_S_Exists> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL5_B_M_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL5_B_S_Control> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL5_B_S_Exists> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB5_Sl_addrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB5_Sl_wait> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB5_Sl_rearbitrate> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB5_Sl_wrDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB5_Sl_wrComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB5_Sl_wrBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB5_Sl_rdDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB5_Sl_rdComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB5_Sl_rdBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA5_Rx_IntOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA5_Tx_IntOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA5_RstOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA5_TX_SOF> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA5_TX_EOF> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA5_TX_SOP> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA5_TX_EOP> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA5_TX_Src_Rdy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA5_RX_Dst_Rdy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL5_Sl_addrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL5_Sl_wait> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL5_Sl_rearbitrate> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL5_Sl_wrDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL5_Sl_wrComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL5_Sl_wrBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL5_Sl_rdDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL5_Sl_rdComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL5_Sl_rdBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM5_AddrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM5_WrFIFO_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM5_WrFIFO_AlmostFull> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM5_RdFIFO_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM5_InitDone> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC5_MCMIReadDataValid> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC5_MCMIReadDataErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC5_MCMIAddrReadyToAccept> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC5_Cmd_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC5_Cmd_Almost_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC5_Cmd_Idle> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC5_Wd_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC5_Wd_Almost_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC5_Rd_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC5_Rd_Almost_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB5_cmd_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB5_cmd_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB5_wr_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB5_wr_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB5_wr_underrun> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB5_wr_error> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB5_rd_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB5_rd_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB5_rd_overflow> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB5_rd_error> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL6_M_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL6_S_Control> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL6_S_Exists> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL6_B_M_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL6_B_S_Control> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL6_B_S_Exists> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB6_Sl_addrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB6_Sl_wait> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB6_Sl_rearbitrate> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB6_Sl_wrDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB6_Sl_wrComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB6_Sl_wrBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB6_Sl_rdDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB6_Sl_rdComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB6_Sl_rdBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA6_Rx_IntOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA6_Tx_IntOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA6_RstOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA6_TX_SOF> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA6_TX_EOF> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA6_TX_SOP> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA6_TX_EOP> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA6_TX_Src_Rdy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA6_RX_Dst_Rdy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL6_Sl_addrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL6_Sl_wait> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL6_Sl_rearbitrate> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL6_Sl_wrDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL6_Sl_wrComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL6_Sl_wrBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL6_Sl_rdDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL6_Sl_rdComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL6_Sl_rdBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM6_AddrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM6_WrFIFO_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM6_WrFIFO_AlmostFull> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM6_RdFIFO_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM6_InitDone> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC6_MCMIReadDataValid> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC6_MCMIReadDataErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC6_MCMIAddrReadyToAccept> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC6_Cmd_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC6_Cmd_Almost_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC6_Cmd_Idle> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC6_Wd_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC6_Wd_Almost_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC6_Rd_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC6_Rd_Almost_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB6_cmd_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB6_cmd_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB6_wr_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB6_wr_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB6_wr_underrun> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB6_wr_error> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB6_rd_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB6_rd_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB6_rd_overflow> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB6_rd_error> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL7_M_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL7_S_Control> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL7_S_Exists> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL7_B_M_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL7_B_S_Control> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <FSL7_B_S_Exists> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB7_Sl_addrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB7_Sl_wait> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB7_Sl_rearbitrate> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB7_Sl_wrDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB7_Sl_wrComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB7_Sl_wrBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB7_Sl_rdDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB7_Sl_rdComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SPLB7_Sl_rdBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA7_Rx_IntOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA7_Tx_IntOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA7_RstOut> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA7_TX_SOF> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA7_TX_EOF> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA7_TX_SOP> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA7_TX_EOP> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA7_TX_Src_Rdy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA7_RX_Dst_Rdy> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL7_Sl_addrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL7_Sl_wait> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL7_Sl_rearbitrate> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL7_Sl_wrDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL7_Sl_wrComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL7_Sl_wrBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL7_Sl_rdDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL7_Sl_rdComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDMA_CTRL7_Sl_rdBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM7_AddrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM7_WrFIFO_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM7_WrFIFO_AlmostFull> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM7_RdFIFO_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PIM7_InitDone> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC7_MCMIReadDataValid> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC7_MCMIReadDataErr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <PPC440MC7_MCMIAddrReadyToAccept> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC7_Cmd_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC7_Cmd_Almost_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC7_Cmd_Idle> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC7_Wd_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC7_Wd_Almost_Full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC7_Rd_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <VFBC7_Rd_Almost_Empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB7_cmd_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB7_cmd_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB7_wr_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB7_wr_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB7_wr_underrun> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB7_wr_error> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB7_rd_full> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB7_rd_empty> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB7_rd_overflow> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MCB7_rd_error> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_CTRL_Sl_addrAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_CTRL_Sl_wait> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_CTRL_Sl_rearbitrate> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_CTRL_Sl_wrDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_CTRL_Sl_wrComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_CTRL_Sl_wrBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_CTRL_Sl_rdDAck> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_CTRL_Sl_rdComp> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_CTRL_Sl_rdBTerm> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_Idelayctrl_Rdy_O> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_InitDone> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_ECC_Intr> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_DCM_PSEN> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <MPMC_DCM_PSINCDEC> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDRAM_RAS_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDRAM_CAS_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <SDRAM_WE_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR_RAS_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR_CAS_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR_WE_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR_DQS_Div_O> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR2_RAS_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR2_CAS_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR2_WE_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR2_DQS_Div_O> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR3_RAS_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR3_CAS_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR3_WE_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <DDR3_Reset_n> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <mcbx_dram_odt> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <mcbx_dram_ddr3_rst> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 4031: Output port <selfrefresh_mode> of the instance <MCB3_LPDDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5806: Output port <IP2INTC_Irpt> of the instance <Ethernet_MAC> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5867: Output port <Gpo> of the instance <CDCE913_I2C> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5867: Output port <IIC2INTC_Irpt> of the instance <CDCE913_I2C> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5921: Output port <CLKOUT3> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5921: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5921: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5921: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5921: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5921: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5921: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5921: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5921: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5921: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5921: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5921: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5921: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5921: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5921: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <MDM_DBus> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Reg_En_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Reg_En_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Reg_En_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Reg_En_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Reg_En_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Reg_En_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Reg_En_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <FSL0_M_DATA> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Interrupt> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <MDM_errAck> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <MDM_retry> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <MDM_toutSup> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <MDM_xferAck> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Clk_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_TDI_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Capture_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Shift_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Update_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Rst_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Clk_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_TDI_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Capture_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Shift_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Update_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Rst_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Clk_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_TDI_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Capture_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Shift_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Update_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Rst_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Clk_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_TDI_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Capture_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Shift_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Update_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Rst_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Clk_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_TDI_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Capture_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Shift_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Update_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Rst_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Clk_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_TDI_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Capture_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Shift_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Update_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Rst_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Clk_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_TDI_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Capture_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Shift_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Update_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Dbg_Rst_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <bscan_tdi> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <bscan_reset> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <bscan_shift> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <bscan_update> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <bscan_capture> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <bscan_sel1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <bscan_drck1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <FSL0_S_CLK> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <FSL0_S_READ> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <FSL0_M_CLK> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <FSL0_M_WRITE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <FSL0_M_CONTROL> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Ext_JTAG_DRCK> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Ext_JTAG_RESET> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Ext_JTAG_SEL> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Ext_JTAG_CAPTURE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Ext_JTAG_SHIFT> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Ext_JTAG_UPDATE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 5950: Output port <Ext_JTAG_TDI> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 6103: Output port <RstcPPCresetcore_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 6103: Output port <RstcPPCresetchip_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 6103: Output port <RstcPPCresetsys_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 6103: Output port <RstcPPCresetcore_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 6103: Output port <RstcPPCresetchip_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 6103: Output port <RstcPPCresetsys_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 6127: Output port <GPIO_IO_O> of the instance <GPIO_KEYPAD> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 6127: Output port <GPIO_IO_T> of the instance <GPIO_KEYPAD> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 6127: Output port <GPIO2_IO_T> of the instance <GPIO_KEYPAD> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 6127: Output port <IP2INTC_Irpt> of the instance <GPIO_KEYPAD> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 6228: Output port <GPIO_IO_T> of the instance <GPIO_DISPLAY> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 6228: Output port <GPIO2_IO_O> of the instance <GPIO_DISPLAY> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 6228: Output port <GPIO2_IO_T> of the instance <GPIO_DISPLAY> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/practicas_fpga/p3_intento2/ficheros_p1/pr_1/hdl/system.vhd" line 6228: Output port <IP2INTC_Irpt> of the instance <GPIO_DISPLAY> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/dip_switch_4bits_wrapper.ngc>.
Reading core <../implementation/ethernet_mac_wrapper.ngc>.
Reading core <../implementation/gpio_keypad_wrapper.ngc>.
Reading core <../implementation/simon_periferico_0_wrapper.ngc>.
Reading core <../implementation/usb_uart_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/mcb3_lpddr_wrapper.ngc>.
Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/mb_plb_wrapper.ngc>.
Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/leds_4bits_wrapper.ngc>.
Reading core <../implementation/spi_flash_wrapper.ngc>.
Reading core <../implementation/cdce913_i2c_wrapper.ngc>.
Reading core <../implementation/mdm_0_wrapper.ngc>.
Reading core <../implementation/gpio_display_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.
Loading core <dip_switch_4bits_wrapper> for timing and area information for instance <DIP_Switch_4Bits>.
Loading core <ethernet_mac_wrapper> for timing and area information for instance <Ethernet_MAC>.
Loading core <gpio_keypad_wrapper> for timing and area information for instance <GPIO_KEYPAD>.
Loading core <simon_periferico_0_wrapper> for timing and area information for instance <simon_periferico_0>.
Loading core <usb_uart_wrapper> for timing and area information for instance <USB_UART>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <mcb3_lpddr_wrapper> for timing and area information for instance <MCB3_LPDDR>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <leds_4bits_wrapper> for timing and area information for instance <LEDs_4Bits>.
Loading core <spi_flash_wrapper> for timing and area information for instance <SPI_FLASH>.
Loading core <cdce913_i2c_wrapper> for timing and area information for instance <CDCE913_I2C>.
Loading core <mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <gpio_display_wrapper> for timing and area information for instance <GPIO_DISPLAY>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 58.
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sl_addrack_i> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sl_addrack_i_1> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Ethernet_MAC> is equivalent to the following 2 FFs/Latches : <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2> in Unit <simon_periferico_0> is equivalent to the following FF/Latch : <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5> in Unit <simon_periferico_0> is equivalent to the following FF/Latch : <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1> 
INFO:Xst:2260 - The FF/Latch <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0> in Unit <simon_periferico_0> is equivalent to the following FF/Latch : <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0_1> 
INFO:Xst:2260 - The FF/Latch <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <simon_periferico_0> is equivalent to the following FF/Latch : <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3> in Unit <simon_periferico_0> is equivalent to the following 2 FFs/Latches : <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_1> <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_2> 
INFO:Xst:2260 - The FF/Latch <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <simon_periferico_0> is equivalent to the following FF/Latch : <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4> in Unit <simon_periferico_0> is equivalent to the following 2 FFs/Latches : <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1> <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_2> 
INFO:Xst:2260 - The FF/Latch <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <MCB3_LPDDR> is equivalent to the following 17 FFs/Latches : <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_14> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_15> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_16> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_17> 
INFO:Xst:2260 - The FF/Latch <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_rnw_pipe> in Unit <MCB3_LPDDR> is equivalent to the following FF/Latch : <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_rnw_pipe_1> 
INFO:Xst:2260 - The FF/Latch <MCB3_LPDDR/Rst_tocore_3> in Unit <MCB3_LPDDR> is equivalent to the following FF/Latch : <MCB3_LPDDR/Rst_topim_0> 
INFO:Xst:2260 - The FF/Latch <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <MCB3_LPDDR> is equivalent to the following 2 FFs/Latches : <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_1> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_1_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/ex_valid> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/ex_valid_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31_1> <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_4> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_4_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_30_1> <microblaze_0/Performance.Decode_I/wb_exception_kind_i_30_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28_1> <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/wb_exception_i_1> <microblaze_0/Performance.Decode_I/wb_exception_i_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_0> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_0_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_9> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_9_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_29> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_29_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_3> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_3_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Use_Debug_Logic.Debug_I1/IF_Debug_Ready_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Use_Debug_Logic.Debug_I1/IF_Debug_Ready_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_freeze_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_freeze_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_7> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_7_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 13 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sl_addrack_i> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sl_addrack_i_1> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Ethernet_MAC> is equivalent to the following 2 FFs/Latches : <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2> in Unit <simon_periferico_0> is equivalent to the following FF/Latch : <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5> in Unit <simon_periferico_0> is equivalent to the following FF/Latch : <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1> 
INFO:Xst:2260 - The FF/Latch <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0> in Unit <simon_periferico_0> is equivalent to the following FF/Latch : <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0_1> 
INFO:Xst:2260 - The FF/Latch <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <simon_periferico_0> is equivalent to the following FF/Latch : <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3> in Unit <simon_periferico_0> is equivalent to the following 2 FFs/Latches : <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_1> <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_2> 
INFO:Xst:2260 - The FF/Latch <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <simon_periferico_0> is equivalent to the following FF/Latch : <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4> in Unit <simon_periferico_0> is equivalent to the following 2 FFs/Latches : <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1> <simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_2> 
INFO:Xst:2260 - The FF/Latch <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <MCB3_LPDDR> is equivalent to the following 17 FFs/Latches : <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_14> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_15> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_16> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_17> 
INFO:Xst:2260 - The FF/Latch <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_rnw_pipe> in Unit <MCB3_LPDDR> is equivalent to the following FF/Latch : <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_rnw_pipe_1> 
INFO:Xst:2260 - The FF/Latch <MCB3_LPDDR/Rst_tocore_3> in Unit <MCB3_LPDDR> is equivalent to the following FF/Latch : <MCB3_LPDDR/Rst_topim_0> 
INFO:Xst:2260 - The FF/Latch <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <MCB3_LPDDR> is equivalent to the following 2 FFs/Latches : <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_1> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_1_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/ex_valid> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/ex_valid_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31_1> <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_4> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_4_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_30_1> <microblaze_0/Performance.Decode_I/wb_exception_kind_i_30_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28_1> <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/wb_exception_i_1> <microblaze_0/Performance.Decode_I/wb_exception_i_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_0> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_0_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_9> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_9_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_29> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_29_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_3> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_3_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Use_Debug_Logic.Debug_I1/IF_Debug_Ready_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Use_Debug_Logic.Debug_I1/IF_Debug_Ready_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_freeze_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_freeze_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_7> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_7_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 13 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5444
#      GND                         : 23
#      INV                         : 89
#      LUT1                        : 79
#      LUT2                        : 367
#      LUT3                        : 810
#      LUT4                        : 793
#      LUT5                        : 643
#      LUT6                        : 1513
#      MULT_AND                    : 30
#      MUXCY                       : 325
#      MUXCY_L                     : 189
#      MUXF5                       : 39
#      MUXF7                       : 174
#      MUXF7_L                     : 4
#      MUXF8                       : 1
#      MUXF8_L                     : 2
#      VCC                         : 17
#      XORCY                       : 346
# FlipFlops/Latches                : 4446
#      FD                          : 384
#      FDC                         : 74
#      FDC_1                       : 5
#      FDCE                        : 77
#      FDE                         : 393
#      FDE_1                       : 5
#      FDP                         : 19
#      FDPE                        : 10
#      FDR                         : 1531
#      FDRE                        : 1719
#      FDRE_1                      : 1
#      FDS                         : 105
#      FDSE                        : 123
# RAMS                             : 28
#      RAM16X1S                    : 4
#      RAM32M                      : 18
#      RAMB16BWER                  : 6
# Shift Registers                  : 159
#      SRL16                       : 3
#      SRL16E                      : 64
#      SRLC16E                     : 92
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 102
#      IBUF                        : 25
#      IOBUF                       : 25
#      OBUF                        : 30
#      OBUFT                       : 21
#      OBUFTDS                     : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 103
#      AND2B1L                     : 1
#      BSCAN_SPARTAN6              : 1
#      BUFPLL_MCB                  : 1
#      IODRP2_MCB                  : 22
#      LUT6_2                      : 31
#      MCB                         : 1
#      OSERDES2                    : 42
#      PLL_ADV                     : 1
#      PULLDOWN                    : 2
#      TIMESPEC                    : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            4429  out of  11440    38%  
 Number of Slice LUTs:                 4560  out of   5720    79%  
    Number used as Logic:              4325  out of   5720    75%  
    Number used as Memory:              235  out of   1440    16%  
       Number used as RAM:               76
       Number used as SRL:              159

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6679
   Number with an unused Flip Flop:    2250  out of   6679    33%  
   Number with an unused LUT:          2119  out of   6679    31%  
   Number of fully used LUT-FF pairs:  2310  out of   6679    34%  
   Number of unique control sets:       340

IO Utilization: 
 Number of IOs:                         104
 Number of bonded IOBs:                 103  out of    200    51%  
    IOB Flip Flops/Latches:              17

Specific Feature Utilization:
 Number of Block RAM/FIFO:                6  out of     32    18%  
    Number using Block RAM only:          6
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of DSP48A1s:                      3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                         | Load  |
-----------------------------------+---------------------------------------------------------------+-------+
Ethernet_MAC/PHY_tx_clk            | NONE(Ethernet_MAC/Ethernet_MAC/IOFFS_GEN[3].TX_FF_I)          | 46    |
Ethernet_MAC/PHY_rx_clk            | NONE(Ethernet_MAC/Ethernet_MAC/IOFFS_GEN[3].RX_FF_I)          | 42    |
fpga_0_clk_1_sys_clk_pin           | clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:CLKOUT2| 4309  |
mdm_0/mdm_0/drck_i                 | BUFG                                                          | 204   |
mdm_0/mdm_0/update                 | BUFG                                                          | 35    |
-----------------------------------+---------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.868ns (Maximum Frequency: 92.013MHz)
   Minimum input arrival time before clock: 10.260ns
   Maximum output required time after clock: 10.232ns
   Maximum combinational path delay: 3.593ns

=========================================================================
Timing constraint: TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIMEGRP "TXCLK_GRP_Ethernet_MAC" TO TIMEGRP "PADS" 10 nS
  Total number of paths / destination ports: 5 / 5
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  5.774ns
  Source:               Ethernet_MAC/Ethernet_MAC/IOFFS_GEN[3].TX_FF_I (FF)
  Destination:          fpga_0_Ethernet_MAC_PHY_tx_data_pin<3> (PAD)
  Data Path Delay:      4.226ns (Levels of Logic = 2)
  Source Clock:         Ethernet_MAC/PHY_tx_clk rising at 0.000ns

  Data Path: Ethernet_MAC/Ethernet_MAC/IOFFS_GEN[3].TX_FF_I (FF) to fpga_0_Ethernet_MAC_PHY_tx_data_pin<3> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.633   0.681  Ethernet_MAC/IOFFS_GEN[3].TX_FF_I (PHY_tx_data<3>)
     end scope: 'Ethernet_MAC'
     OBUF:I->O                 2.912          fpga_0_Ethernet_MAC_PHY_tx_data_pin_3_OBUF (fpga_0_Ethernet_MAC_PHY_tx_data_pin<3>)
    ----------------------------------------
    Total                      4.226ns (3.545ns logic, 0.681ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: OFFSET = IN 6 nS BEFORE "fpga_0_Ethernet_MAC_PHY_rx_clk_pin"
  Total number of paths / destination ports: 6 / 6
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  3.849ns
  Source:               fpga_0_Ethernet_MAC_PHY_rx_data_pin<3> (PAD)
  Destination:          Ethernet_MAC/Ethernet_MAC/IOFFS_GEN[3].RX_FF_I (FF)
  Data Path Delay:      2.151ns (Levels of Logic = 2)
  Destination Clock:    Ethernet_MAC/PHY_rx_clk rising at 6.000ns

  Data Path: fpga_0_Ethernet_MAC_PHY_rx_data_pin<3> (PAD) to Ethernet_MAC/Ethernet_MAC/IOFFS_GEN[3].RX_FF_I (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  fpga_0_Ethernet_MAC_PHY_rx_data_pin_3_IBUF (fpga_0_Ethernet_MAC_PHY_rx_data_pin_3_IBUF)
     begin scope: 'Ethernet_MAC'
     FDRE:D                    0.142          Ethernet_MAC/IOFFS_GEN[3].RX_FF_I
    ----------------------------------------
    Total                      2.151ns (1.470ns logic, 0.681ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: NET Ethernet_MAC/PHY_tx_clk PERIOD = 40 nS HIGH 14 nS
  Total number of paths / destination ports: 154 / 82
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  5.774ns
  Source:               Ethernet_MAC/Ethernet_MAC/IOFFS_GEN[3].TX_FF_I (FF)
  Destination:          fpga_0_Ethernet_MAC_PHY_tx_data_pin<3> (PAD)
  Data Path Delay:      4.226ns (Levels of Logic = 2)
  Source Clock:         Ethernet_MAC/PHY_tx_clk rising at 0.000ns

  Data Path: Ethernet_MAC/Ethernet_MAC/IOFFS_GEN[3].TX_FF_I (FF) to fpga_0_Ethernet_MAC_PHY_tx_data_pin<3> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.633   0.681  Ethernet_MAC/IOFFS_GEN[3].TX_FF_I (PHY_tx_data<3>)
     end scope: 'Ethernet_MAC'
     OBUF:I->O                 2.912          fpga_0_Ethernet_MAC_PHY_tx_data_pin_3_OBUF (fpga_0_Ethernet_MAC_PHY_tx_data_pin<3>)
    ----------------------------------------
    Total                      4.226ns (3.545ns logic, 0.681ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: NET Ethernet_MAC/PHY_rx_clk PERIOD = 40 nS HIGH 14 nS
  Total number of paths / destination ports: 133 / 84
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  3.849ns
  Source:               fpga_0_Ethernet_MAC_PHY_rx_data_pin<3> (PAD)
  Destination:          Ethernet_MAC/Ethernet_MAC/IOFFS_GEN[3].RX_FF_I (FF)
  Data Path Delay:      2.151ns (Levels of Logic = 2)
  Destination Clock:    Ethernet_MAC/PHY_rx_clk rising at 40.000ns

  Data Path: fpga_0_Ethernet_MAC_PHY_rx_data_pin<3> (PAD) to Ethernet_MAC/Ethernet_MAC/IOFFS_GEN[3].RX_FF_I (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  fpga_0_Ethernet_MAC_PHY_rx_data_pin_3_IBUF (fpga_0_Ethernet_MAC_PHY_rx_data_pin_3_IBUF)
     begin scope: 'Ethernet_MAC'
     FDRE:D                    0.142          Ethernet_MAC/IOFFS_GEN[3].RX_FF_I
    ----------------------------------------
    Total                      2.151ns (1.470ns logic, 0.681ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 27.63 secs
 
--> 

Total memory usage is 325004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    : 1088 (   0 filtered)

