[2025-09-16 20:31:55] START suite=cs trace=classification_phase1_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2962203 heartbeat IPC: 3.376 cumulative IPC: 3.376 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5112408 heartbeat IPC: 4.651 cumulative IPC: 3.912 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5112408 cumulative IPC: 3.912 (Simulation time: 00 hr 00 min 35 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5112408 cumulative IPC: 3.912 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13872919 heartbeat IPC: 1.141 cumulative IPC: 1.141 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 23180414 heartbeat IPC: 1.074 cumulative IPC: 1.107 (Simulation time: 00 hr 01 min 36 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 34690721 heartbeat IPC: 0.8688 cumulative IPC: 1.014 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 47436548 heartbeat IPC: 0.7846 cumulative IPC: 0.9451 (Simulation time: 00 hr 02 min 54 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 60820621 heartbeat IPC: 0.7472 cumulative IPC: 0.8975 (Simulation time: 00 hr 03 min 54 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 74700239 heartbeat IPC: 0.7205 cumulative IPC: 0.8622 (Simulation time: 00 hr 05 min 14 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 88647220 heartbeat IPC: 0.717 cumulative IPC: 0.838 (Simulation time: 00 hr 06 min 32 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 103024925 heartbeat IPC: 0.6955 cumulative IPC: 0.8171 (Simulation time: 00 hr 07 min 54 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 116414386 heartbeat IPC: 0.7469 cumulative IPC: 0.8086 (Simulation time: 00 hr 09 min 11 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 123880792 cumulative IPC: 0.8072 (Simulation time: 00 hr 10 min 26 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 123880792 cumulative IPC: 0.8072 (Simulation time: 00 hr 10 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8072 instructions: 100000000 cycles: 123880792
CPU 0 Branch Prediction Accuracy: 99.84% MPKI: 0.00476 Average ROB Occupancy at Mispredict: 3.434e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0015
BRANCH_INDIRECT: 0.00319
BRANCH_CONDITIONAL: 7e-05
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 462062
LQ_STALL: 8774
SQ_STALL: 181844


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 194.98877
REPLAY_LOAD: 89.480125
NON_REPLAY_LOAD: 16.34128

== Total ==
ADDR_TRANS: 86770
REPLAY_LOAD: 83306
NON_REPLAY_LOAD: 291986

== Counts ==
ADDR_TRANS: 445
REPLAY_LOAD: 931
NON_REPLAY_LOAD: 17868

cpu0->cpu0_STLB TOTAL        ACCESS:     616845 HIT:     415100 MISS:     201745 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     616845 HIT:     415100 MISS:     201745 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 126.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1302653 HIT:     329222 MISS:     973431 MSHR_MERGE:          1
cpu0->cpu0_L2C LOAD         ACCESS:     753173 HIT:     151969 MISS:     601204 MSHR_MERGE:          1
cpu0->cpu0_L2C RFO          ACCESS:      46216 HIT:      26787 MISS:      19429 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      61306 HIT:      61009 MISS:        297 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     441958 HIT:      89457 MISS:     352501 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 57.17 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6331877 HIT:    6321339 MISS:      10538 MSHR_MERGE:       3747
cpu0->cpu0_L1I LOAD         ACCESS:    6331877 HIT:    6321339 MISS:      10538 MSHR_MERGE:       3747
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 100.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11851001 HIT:   10310783 MISS:    1540218 MSHR_MERGE:     305662
cpu0->cpu0_L1D LOAD         ACCESS:    9663688 HIT:    8742340 MISS:     921348 MSHR_MERGE:     174966
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1714991 HIT:    1538445 MISS:     176546 MSHR_MERGE:     130330
cpu0->cpu0_L1D TRANSLATION  ACCESS:     472322 HIT:      29998 MISS:     442324 MSHR_MERGE:        366
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 52.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5007390 HIT:    5005294 MISS:       2096 MSHR_MERGE:       1221
cpu0->cpu0_ITLB LOAD         ACCESS:    5007390 HIT:    5005294 MISS:       2096 MSHR_MERGE:       1221
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 246.2 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   11324926 HIT:   10539360 MISS:     785566 MSHR_MERGE:     169596
cpu0->cpu0_DTLB LOAD         ACCESS:   11324926 HIT:   10539360 MISS:     785566 MSHR_MERGE:     169596
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 45.23 cycles
cpu0->LLC TOTAL        ACCESS:    1001108 HIT:     640010 MISS:     361098 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     601203 HIT:     378505 MISS:     222698 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      19429 HIT:        265 MISS:      19164 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      27975 HIT:      27880 MISS:         95 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     352501 HIT:     233360 MISS:     119141 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 89.51 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7672
  ROW_BUFFER_MISS:     353329
  AVG DBUS CONGESTED CYCLE: 6.351
Channel 0 WQ ROW_BUFFER_HIT:       5032
  ROW_BUFFER_MISS:      21395
  FULL:          0
Channel 0 REFRESHES ISSUED:      10323

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       325407        38747        93588        35678
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1782         8275        33914        21535
  STLB miss resolved @ L2C                0         4449        23539        75916        47454
  STLB miss resolved @ LLC                0         4719        24315       176495        77383
  STLB miss resolved @ MEM                0          863         8155        77074        75012

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                327           19          228          104          373
---------------------------------------------------------------
  STLB miss resolved @ L1D                6            4            0           29          142
  STLB miss resolved @ L2C                0            0            0            4           11
  STLB miss resolved @ LLC               13            2            0           48          101
  STLB miss resolved @ MEM               30            4            8          111          832
[2025-09-16 20:42:21] END   suite=cs trace=classification_phase1_core2 (rc=0)
