# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv}
vlog -reportprogress 300 -work work {C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:41 on Aug 11,2024
# vlog -reportprogress 300 -work work C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv 
# -- Compiling module full_adder
# -- Compiling module ADD_GATE
# -- Compiling module INC_GATE
# -- Compiling module AND_GATE
# -- Compiling module OR_GATE
# -- Compiling module XOR_GATE
# -- Compiling module CMP_GATE
# -- Compiling module SUB_GATE
# -- Compiling module TWOS_COMP_GATE
# ** Error (suppressible): C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(91): (vlog-2388) 'a' already declared in this scope (TWOS_COMP_GATE).
# ** Error: (vlog-13069) C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(92): near "output": syntax error, unexpected output, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# -- Compiling module AU
# -- Compiling module LU
# -- Compiling module mux8
# -- Compiling module ALU
# End time: 10:23:42 on Aug 11,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:27 on Aug 11,2024
# vlog -reportprogress 300 -work work C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv 
# -- Compiling module full_adder
# -- Compiling module ADD_GATE
# -- Compiling module INC_GATE
# -- Compiling module AND_GATE
# -- Compiling module OR_GATE
# -- Compiling module XOR_GATE
# -- Compiling module CMP_GATE
# -- Compiling module SUB_GATE
# -- Compiling module TWOS_COMP_GATE
# ** Error (suppressible): C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(91): (vlog-2388) 'a' already declared in this scope (TWOS_COMP_GATE).
# ** Error: (vlog-13069) C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(92): near "output": syntax error, unexpected output, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# -- Compiling module AU
# -- Compiling module LU
# -- Compiling module mux8
# -- Compiling module ALU
# End time: 10:24:27 on Aug 11,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:01 on Aug 11,2024
# vlog -reportprogress 300 -work work C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv 
# -- Compiling module full_adder
# -- Compiling module ADD_GATE
# -- Compiling module INC_GATE
# -- Compiling module AND_GATE
# -- Compiling module OR_GATE
# -- Compiling module XOR_GATE
# -- Compiling module CMP_GATE
# -- Compiling module SUB_GATE
# -- Compiling module TWOS_COMP_GATE
# ** Error (suppressible): C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(91): (vlog-2388) 'a' already declared in this scope (TWOS_COMP_GATE).
# ** Error: (vlog-13069) C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(92): near "output": syntax error, unexpected output, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# -- Compiling module AU
# -- Compiling module LU
# -- Compiling module mux8
# -- Compiling module ALU
# End time: 10:25:01 on Aug 11,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:21 on Aug 11,2024
# vlog -reportprogress 300 -work work C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv 
# -- Compiling module full_adder
# -- Compiling module ADD_GATE
# -- Compiling module INC_GATE
# -- Compiling module AND_GATE
# -- Compiling module OR_GATE
# -- Compiling module XOR_GATE
# -- Compiling module CMP_GATE
# -- Compiling module SUB_GATE
# -- Compiling module TWOS_COMP_GATE
# -- Compiling module AU
# -- Compiling module LU
# -- Compiling module mux8
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:25:21 on Aug 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:52 on Aug 11,2024
# vlog -reportprogress 300 -work work C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv 
# -- Compiling module full_adder
# -- Compiling module ADD_GATE
# -- Compiling module INC_GATE
# -- Compiling module AND_GATE
# -- Compiling module OR_GATE
# -- Compiling module XOR_GATE
# -- Compiling module CMP_GATE
# -- Compiling module SUB_GATE
# -- Compiling module TWOS_COMP_GATE
# -- Compiling module AU
# -- Compiling module LU
# -- Compiling module mux8
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:25:53 on Aug 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -gui work.ALU
# vsim -gui work.ALU 
# Start time: 10:26:27 on Aug 11,2024
# Loading sv_std.std
# Loading work.ALU
# Loading work.AU
# Loading work.ADD_GATE
# Loading work.full_adder
# Loading work.SUB_GATE
# Loading work.INC_GATE
# Loading work.TWOS_COMP_GATE
# Loading work.LU
# Loading work.AND_GATE
# Loading work.OR_GATE
# Loading work.XOR_GATE
# Loading work.CMP_GATE
# Loading work.mux8
# ** Warning: (vsim-3015) C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(23): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/au/addgate/add1 File: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv
# ** Warning: (vsim-3839) C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(105): Variable '/ALU/au/cout', driven via a port connection, is multiply driven. See C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(104).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/au/subgate File: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv
# ** Warning: (vsim-3839) C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(105): Variable '/ALU/au/v', driven via a port connection, is multiply driven. See C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(104).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/au/subgate File: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv
# ** Warning: (vsim-3015) C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(75): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/au/subgate/sub1 File: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv
# ** Warning: (vsim-3015) C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(36): [PCDPC] - Port size (1) does not match connection size (32) for port 'a'. The port definition is at: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/au/increment/F1 File: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv
# ** Warning: (vsim-3015) C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(36): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/au/increment/F1 File: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv
# ** Warning: (vsim-3015) C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(37): [PCDPC] - Port size (1) does not match connection size (32) for port 'a'. The port definition is at: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/au/increment/F2 File: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv
# ** Warning: (vsim-3015) C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(38): [PCDPC] - Port size (1) does not match connection size (32) for port 'a'. The port definition is at: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/au/increment/F3 File: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv
# ** Warning: (vsim-3015) C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(94): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/au/twos_comp_gate/add1 File: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv
# ** Warning: (vsim-3015) C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(94): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/au/twos_comp_gate/add1 File: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv
# ** Warning: (vsim-3015) C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(95): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/au/twos_comp_gate/add2 File: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv
# ** Warning: (vsim-3015) C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(96): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /ALU/au/twos_comp_gate/add3 File: C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv
add wave -position insertpoint sim:/ALU/*
force -freeze sim:/ALU/A 101 0
force -freeze sim:/ALU/B 101 0
force -freeze sim:/ALU/select 110 0
restart
run
vlog -reportprogress 300 -work work {C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:41 on Aug 11,2024
# vlog -reportprogress 300 -work work C:/Users/HELAL/Documents/Digital Summer2024/ALU.sv 
# -- Compiling module full_adder
# -- Compiling module ADD_GATE
# -- Compiling module INC_GATE
# -- Compiling module AND_GATE
# -- Compiling module OR_GATE
# -- Compiling module XOR_GATE
# -- Compiling module CMP_GATE
# -- Compiling module SUB_GATE
# -- Compiling module TWOS_COMP_GATE
# -- Compiling module AU
# -- Compiling module LU
# -- Compiling module mux8
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:30:41 on Aug 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:31:18 on Aug 11,2024, Elapsed time: 0:04:51
# Errors: 0, Warnings: 12
