Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Sep 14 15:53:44 2022
| Host         : Tiger running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -warn_on_violation -rpx top_level_timing_summary_routed.rpx
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 90 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1019 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.146        0.000                      0                 2472        0.089        0.000                      0                 2472        3.000        0.000                       0                   875  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
sys_clk_pin          {0.000 5.000}      10.000          100.000         
  CLK_25_clocking    {0.000 20.000}     40.000          25.000          
  CLK_50_clocking    {0.000 10.000}     20.000          50.000          
  clkfbout_clocking  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                            3.000        0.000                       0                     1  
  CLK_25_clocking         18.020        0.000                      0                 1958        0.089        0.000                      0                 1958       19.500        0.000                       0                   697  
  CLK_50_clocking          4.146        0.000                      0                  335        0.140        0.000                      0                  335        9.500        0.000                       0                   174  
  clkfbout_clocking                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_50_clocking  CLK_25_clocking       13.117        0.000                      0                    6        0.292        0.000                      0                    6  
CLK_25_clocking  CLK_50_clocking       13.940        0.000                      0                   77        0.358        0.000                      0                   77  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_25_clocking    CLK_25_clocking         32.022        0.000                      0                  128        0.697        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clocking
  To Clock:  CLK_25_clocking

Setup :            0  Failing Endpoints,  Worst Slack       18.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.020ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_1/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.553ns  (logic 6.430ns (29.834%)  route 15.123ns (70.166%))
  Logic Levels:           21  (CARRY4=7 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.568    -0.944    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y49         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.563     4.138    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.262 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.262    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.241     4.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.810     6.312    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.298     6.610 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=5, routed)           0.958     7.569    rddata_C[6]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.150     7.719 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.506     8.224    ram_reg_1_i_109_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.333     8.905    ram_reg_1_i_69_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.029 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.855     9.884    my_RGB/Grayscale1[4]
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    10.036 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.383    10.419    ram_reg_1_i_70_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.332    10.751 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    10.751    ram_reg_1_i_81_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.149 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.149    ram_reg_1_i_51_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.306 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.593    11.898    ram_reg_1_i_71_n_2
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.329    12.227 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.488    12.715    ram_reg_1_i_42_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.113 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.113    ram_reg_1_i_26_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.335 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.452    13.788    ram_reg_1_i_28_n_7
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.299    14.087 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    14.087    ram_reg_1_i_94_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.488 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.488    ram_reg_1_i_60_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.822 r  ram_reg_1_i_34/O[1]
                         net (fo=3, routed)           0.793    15.615    ram_reg_1_i_34_n_6
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.303    15.918 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.918    ram_reg_1_i_58_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    16.410 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.622    17.033    my_ram_buffer/CO[0]
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.358    17.391 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.484    17.874    my_ram_buffer/ram_reg_9_2
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.328    18.202 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.314    18.516    my_resetlocked/ram_reg_1_i_31
    SLICE_X43Y59         LUT4 (Prop_lut4_I0_O)        0.124    18.640 r  my_resetlocked/ram_reg_1_i_9/O
                         net (fo=9, routed)           1.969    20.609    my_ram_buffer/DIADI[5]
    RAMB18_X2Y30         RAMB18E1                                     r  my_ram_buffer/ram_reg_1/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.473    38.478    my_ram_buffer/clk_vga
    RAMB18_X2Y30         RAMB18E1                                     r  my_ram_buffer/ram_reg_1/CLKARDCLK
                         clock pessimism              0.484    38.961    
                         clock uncertainty           -0.091    38.870    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    38.629    my_ram_buffer/ram_reg_1
  -------------------------------------------------------------------
                         required time                         38.629    
                         arrival time                         -20.609    
  -------------------------------------------------------------------
                         slack                                 18.020    

Slack (MET) :             18.131ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_2/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.439ns  (logic 6.430ns (29.992%)  route 15.009ns (70.008%))
  Logic Levels:           21  (CARRY4=7 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.568    -0.944    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y49         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.563     4.138    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.262 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.262    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.241     4.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.810     6.312    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.298     6.610 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=5, routed)           0.958     7.569    rddata_C[6]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.150     7.719 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.506     8.224    ram_reg_1_i_109_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.333     8.905    ram_reg_1_i_69_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.029 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.855     9.884    my_RGB/Grayscale1[4]
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    10.036 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.383    10.419    ram_reg_1_i_70_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.332    10.751 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    10.751    ram_reg_1_i_81_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.149 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.149    ram_reg_1_i_51_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.306 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.593    11.898    ram_reg_1_i_71_n_2
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.329    12.227 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.488    12.715    ram_reg_1_i_42_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.113 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.113    ram_reg_1_i_26_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.335 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.452    13.788    ram_reg_1_i_28_n_7
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.299    14.087 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    14.087    ram_reg_1_i_94_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.488 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.488    ram_reg_1_i_60_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.822 r  ram_reg_1_i_34/O[1]
                         net (fo=3, routed)           0.793    15.615    ram_reg_1_i_34_n_6
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.303    15.918 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.918    ram_reg_1_i_58_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    16.410 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.622    17.033    my_ram_buffer/CO[0]
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.358    17.391 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.484    17.874    my_ram_buffer/ram_reg_9_2
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.328    18.202 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.421    18.623    my_resetlocked/ram_reg_1_i_31
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    18.747 r  my_resetlocked/ram_reg_1_i_7/O
                         net (fo=9, routed)           1.748    20.495    my_ram_buffer/DIADI[7]
    RAMB18_X2Y29         RAMB18E1                                     r  my_ram_buffer/ram_reg_2/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.470    38.475    my_ram_buffer/clk_vga
    RAMB18_X2Y29         RAMB18E1                                     r  my_ram_buffer/ram_reg_2/CLKARDCLK
                         clock pessimism              0.484    38.958    
                         clock uncertainty           -0.091    38.867    
    RAMB18_X2Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    38.626    my_ram_buffer/ram_reg_2
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -20.495    
  -------------------------------------------------------------------
                         slack                                 18.131    

Slack (MET) :             18.143ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.430ns  (logic 6.430ns (30.005%)  route 15.000ns (69.995%))
  Logic Levels:           21  (CARRY4=7 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.568    -0.944    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y49         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.563     4.138    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.262 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.262    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.241     4.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.810     6.312    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.298     6.610 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=5, routed)           0.958     7.569    rddata_C[6]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.150     7.719 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.506     8.224    ram_reg_1_i_109_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.333     8.905    ram_reg_1_i_69_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.029 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.855     9.884    my_RGB/Grayscale1[4]
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    10.036 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.383    10.419    ram_reg_1_i_70_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.332    10.751 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    10.751    ram_reg_1_i_81_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.149 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.149    ram_reg_1_i_51_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.306 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.593    11.898    ram_reg_1_i_71_n_2
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.329    12.227 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.488    12.715    ram_reg_1_i_42_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.113 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.113    ram_reg_1_i_26_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.335 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.452    13.788    ram_reg_1_i_28_n_7
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.299    14.087 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    14.087    ram_reg_1_i_94_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.488 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.488    ram_reg_1_i_60_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.822 r  ram_reg_1_i_34/O[1]
                         net (fo=3, routed)           0.793    15.615    ram_reg_1_i_34_n_6
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.303    15.918 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.918    ram_reg_1_i_58_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    16.410 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.622    17.033    my_ram_buffer/CO[0]
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.358    17.391 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.484    17.874    my_ram_buffer/ram_reg_9_2
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.328    18.202 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.309    18.511    my_resetlocked/ram_reg_1_i_31
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.124    18.635 r  my_resetlocked/ram_reg_1_i_8/O
                         net (fo=9, routed)           1.851    20.486    my_ram_buffer/DIADI[6]
    RAMB18_X2Y30         RAMB18E1                                     r  my_ram_buffer/ram_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.473    38.478    my_ram_buffer/clk_vga
    RAMB18_X2Y30         RAMB18E1                                     r  my_ram_buffer/ram_reg_1/CLKARDCLK
                         clock pessimism              0.484    38.961    
                         clock uncertainty           -0.091    38.870    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    38.629    my_ram_buffer/ram_reg_1
  -------------------------------------------------------------------
                         required time                         38.629    
                         arrival time                         -20.486    
  -------------------------------------------------------------------
                         slack                                 18.143    

Slack (MET) :             18.291ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_1/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.282ns  (logic 6.430ns (30.214%)  route 14.852ns (69.786%))
  Logic Levels:           21  (CARRY4=7 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.568    -0.944    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y49         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.563     4.138    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.262 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.262    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.241     4.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.810     6.312    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.298     6.610 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=5, routed)           0.958     7.569    rddata_C[6]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.150     7.719 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.506     8.224    ram_reg_1_i_109_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.333     8.905    ram_reg_1_i_69_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.029 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.855     9.884    my_RGB/Grayscale1[4]
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    10.036 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.383    10.419    ram_reg_1_i_70_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.332    10.751 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    10.751    ram_reg_1_i_81_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.149 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.149    ram_reg_1_i_51_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.306 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.593    11.898    ram_reg_1_i_71_n_2
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.329    12.227 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.488    12.715    ram_reg_1_i_42_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.113 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.113    ram_reg_1_i_26_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.335 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.452    13.788    ram_reg_1_i_28_n_7
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.299    14.087 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    14.087    ram_reg_1_i_94_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.488 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.488    ram_reg_1_i_60_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.822 r  ram_reg_1_i_34/O[1]
                         net (fo=3, routed)           0.793    15.615    ram_reg_1_i_34_n_6
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.303    15.918 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.918    ram_reg_1_i_58_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    16.410 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.622    17.033    my_ram_buffer/CO[0]
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.358    17.391 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.484    17.874    my_ram_buffer/ram_reg_9_2
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.328    18.202 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.421    18.623    my_resetlocked/ram_reg_1_i_31
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    18.747 r  my_resetlocked/ram_reg_1_i_7/O
                         net (fo=9, routed)           1.591    20.338    my_ram_buffer/DIADI[7]
    RAMB18_X2Y30         RAMB18E1                                     r  my_ram_buffer/ram_reg_1/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.473    38.478    my_ram_buffer/clk_vga
    RAMB18_X2Y30         RAMB18E1                                     r  my_ram_buffer/ram_reg_1/CLKARDCLK
                         clock pessimism              0.484    38.961    
                         clock uncertainty           -0.091    38.870    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    38.629    my_ram_buffer/ram_reg_1
  -------------------------------------------------------------------
                         required time                         38.629    
                         arrival time                         -20.338    
  -------------------------------------------------------------------
                         slack                                 18.291    

Slack (MET) :             18.371ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_2/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.199ns  (logic 6.430ns (30.331%)  route 14.769ns (69.669%))
  Logic Levels:           21  (CARRY4=7 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.568    -0.944    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y49         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.563     4.138    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.262 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.262    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.241     4.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.810     6.312    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.298     6.610 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=5, routed)           0.958     7.569    rddata_C[6]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.150     7.719 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.506     8.224    ram_reg_1_i_109_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.333     8.905    ram_reg_1_i_69_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.029 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.855     9.884    my_RGB/Grayscale1[4]
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    10.036 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.383    10.419    ram_reg_1_i_70_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.332    10.751 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    10.751    ram_reg_1_i_81_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.149 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.149    ram_reg_1_i_51_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.306 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.593    11.898    ram_reg_1_i_71_n_2
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.329    12.227 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.488    12.715    ram_reg_1_i_42_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.113 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.113    ram_reg_1_i_26_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.335 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.452    13.788    ram_reg_1_i_28_n_7
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.299    14.087 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    14.087    ram_reg_1_i_94_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.488 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.488    ram_reg_1_i_60_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.822 r  ram_reg_1_i_34/O[1]
                         net (fo=3, routed)           0.793    15.615    ram_reg_1_i_34_n_6
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.303    15.918 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.918    ram_reg_1_i_58_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    16.410 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.622    17.033    my_ram_buffer/CO[0]
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.358    17.391 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.484    17.874    my_ram_buffer/ram_reg_9_2
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.328    18.202 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.314    18.516    my_resetlocked/ram_reg_1_i_31
    SLICE_X43Y59         LUT4 (Prop_lut4_I0_O)        0.124    18.640 r  my_resetlocked/ram_reg_1_i_9/O
                         net (fo=9, routed)           1.615    20.256    my_ram_buffer/DIADI[5]
    RAMB18_X2Y29         RAMB18E1                                     r  my_ram_buffer/ram_reg_2/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.470    38.475    my_ram_buffer/clk_vga
    RAMB18_X2Y29         RAMB18E1                                     r  my_ram_buffer/ram_reg_2/CLKARDCLK
                         clock pessimism              0.484    38.958    
                         clock uncertainty           -0.091    38.867    
    RAMB18_X2Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    38.626    my_ram_buffer/ram_reg_2
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -20.256    
  -------------------------------------------------------------------
                         slack                                 18.371    

Slack (MET) :             18.420ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_5/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.149ns  (logic 6.430ns (30.403%)  route 14.719ns (69.597%))
  Logic Levels:           21  (CARRY4=7 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.568    -0.944    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y49         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.563     4.138    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.262 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.262    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.241     4.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.810     6.312    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.298     6.610 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=5, routed)           0.958     7.569    rddata_C[6]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.150     7.719 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.506     8.224    ram_reg_1_i_109_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.333     8.905    ram_reg_1_i_69_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.029 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.855     9.884    my_RGB/Grayscale1[4]
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    10.036 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.383    10.419    ram_reg_1_i_70_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.332    10.751 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    10.751    ram_reg_1_i_81_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.149 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.149    ram_reg_1_i_51_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.306 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.593    11.898    ram_reg_1_i_71_n_2
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.329    12.227 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.488    12.715    ram_reg_1_i_42_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.113 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.113    ram_reg_1_i_26_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.335 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.452    13.788    ram_reg_1_i_28_n_7
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.299    14.087 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    14.087    ram_reg_1_i_94_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.488 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.488    ram_reg_1_i_60_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.822 r  ram_reg_1_i_34/O[1]
                         net (fo=3, routed)           0.793    15.615    ram_reg_1_i_34_n_6
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.303    15.918 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.918    ram_reg_1_i_58_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    16.410 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.622    17.033    my_ram_buffer/CO[0]
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.358    17.391 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.484    17.874    my_ram_buffer/ram_reg_9_2
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.328    18.202 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.421    18.623    my_resetlocked/ram_reg_1_i_31
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    18.747 r  my_resetlocked/ram_reg_1_i_7/O
                         net (fo=9, routed)           1.458    20.206    my_ram_buffer/DIADI[7]
    RAMB18_X2Y28         RAMB18E1                                     r  my_ram_buffer/ram_reg_5/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.470    38.475    my_ram_buffer/clk_vga
    RAMB18_X2Y28         RAMB18E1                                     r  my_ram_buffer/ram_reg_5/CLKARDCLK
                         clock pessimism              0.484    38.958    
                         clock uncertainty           -0.091    38.867    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    38.626    my_ram_buffer/ram_reg_5
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -20.206    
  -------------------------------------------------------------------
                         slack                                 18.420    

Slack (MET) :             18.448ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_2/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.121ns  (logic 6.430ns (30.443%)  route 14.691ns (69.557%))
  Logic Levels:           21  (CARRY4=7 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.568    -0.944    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y49         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.563     4.138    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.262 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.262    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.241     4.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.810     6.312    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.298     6.610 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=5, routed)           0.958     7.569    rddata_C[6]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.150     7.719 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.506     8.224    ram_reg_1_i_109_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.333     8.905    ram_reg_1_i_69_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.029 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.855     9.884    my_RGB/Grayscale1[4]
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    10.036 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.383    10.419    ram_reg_1_i_70_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.332    10.751 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    10.751    ram_reg_1_i_81_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.149 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.149    ram_reg_1_i_51_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.306 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.593    11.898    ram_reg_1_i_71_n_2
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.329    12.227 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.488    12.715    ram_reg_1_i_42_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.113 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.113    ram_reg_1_i_26_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.335 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.452    13.788    ram_reg_1_i_28_n_7
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.299    14.087 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    14.087    ram_reg_1_i_94_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.488 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.488    ram_reg_1_i_60_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.822 r  ram_reg_1_i_34/O[1]
                         net (fo=3, routed)           0.793    15.615    ram_reg_1_i_34_n_6
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.303    15.918 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.918    ram_reg_1_i_58_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    16.410 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.622    17.033    my_ram_buffer/CO[0]
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.358    17.391 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.484    17.874    my_ram_buffer/ram_reg_9_2
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.328    18.202 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.309    18.511    my_resetlocked/ram_reg_1_i_31
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.124    18.635 r  my_resetlocked/ram_reg_1_i_8/O
                         net (fo=9, routed)           1.542    20.178    my_ram_buffer/DIADI[6]
    RAMB18_X2Y29         RAMB18E1                                     r  my_ram_buffer/ram_reg_2/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.470    38.475    my_ram_buffer/clk_vga
    RAMB18_X2Y29         RAMB18E1                                     r  my_ram_buffer/ram_reg_2/CLKARDCLK
                         clock pessimism              0.484    38.958    
                         clock uncertainty           -0.091    38.867    
    RAMB18_X2Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    38.626    my_ram_buffer/ram_reg_2
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -20.178    
  -------------------------------------------------------------------
                         slack                                 18.448    

Slack (MET) :             18.496ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_7/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.074ns  (logic 6.430ns (30.511%)  route 14.644ns (69.489%))
  Logic Levels:           21  (CARRY4=7 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.568    -0.944    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y49         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.563     4.138    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.262 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.262    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.241     4.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.810     6.312    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.298     6.610 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=5, routed)           0.958     7.569    rddata_C[6]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.150     7.719 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.506     8.224    ram_reg_1_i_109_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.333     8.905    ram_reg_1_i_69_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.029 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.855     9.884    my_RGB/Grayscale1[4]
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    10.036 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.383    10.419    ram_reg_1_i_70_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.332    10.751 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    10.751    ram_reg_1_i_81_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.149 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.149    ram_reg_1_i_51_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.306 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.593    11.898    ram_reg_1_i_71_n_2
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.329    12.227 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.488    12.715    ram_reg_1_i_42_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.113 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.113    ram_reg_1_i_26_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.335 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.452    13.788    ram_reg_1_i_28_n_7
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.299    14.087 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    14.087    ram_reg_1_i_94_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.488 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.488    ram_reg_1_i_60_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.822 r  ram_reg_1_i_34/O[1]
                         net (fo=3, routed)           0.793    15.615    ram_reg_1_i_34_n_6
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.303    15.918 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.918    ram_reg_1_i_58_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    16.410 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.622    17.033    my_ram_buffer/CO[0]
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.358    17.391 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.484    17.874    my_ram_buffer/ram_reg_9_2
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.328    18.202 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.314    18.516    my_resetlocked/ram_reg_1_i_31
    SLICE_X43Y59         LUT4 (Prop_lut4_I0_O)        0.124    18.640 r  my_resetlocked/ram_reg_1_i_9/O
                         net (fo=9, routed)           1.490    20.131    my_ram_buffer/DIADI[5]
    RAMB18_X1Y30         RAMB18E1                                     r  my_ram_buffer/ram_reg_7/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.471    38.476    my_ram_buffer/clk_vga
    RAMB18_X1Y30         RAMB18E1                                     r  my_ram_buffer/ram_reg_7/CLKARDCLK
                         clock pessimism              0.484    38.959    
                         clock uncertainty           -0.091    38.868    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    38.627    my_ram_buffer/ram_reg_7
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -20.131    
  -------------------------------------------------------------------
                         slack                                 18.496    

Slack (MET) :             18.528ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_5/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.042ns  (logic 6.430ns (30.558%)  route 14.612ns (69.442%))
  Logic Levels:           21  (CARRY4=7 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.568    -0.944    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y49         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.563     4.138    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.262 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.262    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.241     4.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.810     6.312    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.298     6.610 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=5, routed)           0.958     7.569    rddata_C[6]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.150     7.719 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.506     8.224    ram_reg_1_i_109_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.333     8.905    ram_reg_1_i_69_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.029 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.855     9.884    my_RGB/Grayscale1[4]
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    10.036 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.383    10.419    ram_reg_1_i_70_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.332    10.751 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    10.751    ram_reg_1_i_81_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.149 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.149    ram_reg_1_i_51_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.306 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.593    11.898    ram_reg_1_i_71_n_2
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.329    12.227 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.488    12.715    ram_reg_1_i_42_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.113 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.113    ram_reg_1_i_26_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.335 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.452    13.788    ram_reg_1_i_28_n_7
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.299    14.087 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    14.087    ram_reg_1_i_94_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.488 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.488    ram_reg_1_i_60_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.822 r  ram_reg_1_i_34/O[1]
                         net (fo=3, routed)           0.793    15.615    ram_reg_1_i_34_n_6
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.303    15.918 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.918    ram_reg_1_i_58_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    16.410 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.622    17.033    my_ram_buffer/CO[0]
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.358    17.391 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.484    17.874    my_ram_buffer/ram_reg_9_2
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.328    18.202 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.314    18.516    my_resetlocked/ram_reg_1_i_31
    SLICE_X43Y59         LUT4 (Prop_lut4_I0_O)        0.124    18.640 r  my_resetlocked/ram_reg_1_i_9/O
                         net (fo=9, routed)           1.458    20.099    my_ram_buffer/DIADI[5]
    RAMB18_X2Y28         RAMB18E1                                     r  my_ram_buffer/ram_reg_5/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.470    38.475    my_ram_buffer/clk_vga
    RAMB18_X2Y28         RAMB18E1                                     r  my_ram_buffer/ram_reg_5/CLKARDCLK
                         clock pessimism              0.484    38.958    
                         clock uncertainty           -0.091    38.867    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    38.626    my_ram_buffer/ram_reg_5
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -20.099    
  -------------------------------------------------------------------
                         slack                                 18.528    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_6/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.008ns  (logic 6.430ns (30.608%)  route 14.578ns (69.392%))
  Logic Levels:           21  (CARRY4=7 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.568    -0.944    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y49         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.563     4.138    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.262 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.262    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X42Y15         MUXF7 (Prop_muxf7_I0_O)      0.241     4.503 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.810     6.312    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.298     6.610 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=5, routed)           0.958     7.569    rddata_C[6]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.150     7.719 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.506     8.224    ram_reg_1_i_109_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.333     8.905    ram_reg_1_i_69_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.029 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.855     9.884    my_RGB/Grayscale1[4]
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    10.036 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.383    10.419    ram_reg_1_i_70_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.332    10.751 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    10.751    ram_reg_1_i_81_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.149 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.149    ram_reg_1_i_51_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.306 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.593    11.898    ram_reg_1_i_71_n_2
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.329    12.227 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.488    12.715    ram_reg_1_i_42_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.113 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.113    ram_reg_1_i_26_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.335 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.452    13.788    ram_reg_1_i_28_n_7
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.299    14.087 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    14.087    ram_reg_1_i_94_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.488 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.488    ram_reg_1_i_60_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.822 r  ram_reg_1_i_34/O[1]
                         net (fo=3, routed)           0.793    15.615    ram_reg_1_i_34_n_6
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.303    15.918 r  ram_reg_1_i_58/O
                         net (fo=1, routed)           0.000    15.918    ram_reg_1_i_58_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    16.410 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.622    17.033    my_ram_buffer/CO[0]
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.358    17.391 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.484    17.874    my_ram_buffer/ram_reg_9_2
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.328    18.202 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.309    18.511    my_resetlocked/ram_reg_1_i_31
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.124    18.635 r  my_resetlocked/ram_reg_1_i_8/O
                         net (fo=9, routed)           1.429    20.064    my_ram_buffer/DIADI[6]
    RAMB18_X2Y26         RAMB18E1                                     r  my_ram_buffer/ram_reg_6/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.475    38.480    my_ram_buffer/clk_vga
    RAMB18_X2Y26         RAMB18E1                                     r  my_ram_buffer/ram_reg_6/CLKARDCLK
                         clock pessimism              0.484    38.963    
                         clock uncertainty           -0.091    38.872    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    38.631    my_ram_buffer/ram_reg_6
  -------------------------------------------------------------------
                         required time                         38.631    
                         arrival time                         -20.064    
  -------------------------------------------------------------------
                         slack                                 18.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 my_filtering/blue_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_filtering/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.303%)  route 0.287ns (60.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.553    -0.628    my_filtering/clk_vga
    SLICE_X33Y69         FDRE                                         r  my_filtering/blue_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  my_filtering/blue_o_reg[3]/Q
                         net (fo=4, routed)           0.287    -0.200    my_filtering/blue_o[3]
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.155 r  my_filtering/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    my_filtering/blue_nxt[3]
    SLICE_X38Y67         FDRE                                         r  my_filtering/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.821    -0.868    my_filtering/clk_vga
    SLICE_X38Y67         FDRE                                         r  my_filtering/blue_reg[3]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X38Y67         FDRE (Hold_fdre_C_D)         0.120    -0.244    my_filtering/blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 my_Address_Generator/address_C_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.045%)  route 0.176ns (57.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.561    -0.620    my_Address_Generator/clk_vga
    SLICE_X49Y62         FDRE                                         r  my_Address_Generator/address_C_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  my_Address_Generator/address_C_reg[9]/Q
                         net (fo=60, routed)          0.176    -0.316    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y12         RAMB36E1                                     r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.874    -0.815    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y12         RAMB36E1                                     r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.561    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.431    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_left_down_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_4/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.199%)  route 0.238ns (62.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.556    -0.625    my_ram_buffer/clk_vga
    SLICE_X51Y69         FDRE                                         r  my_ram_buffer/read_address_left_down_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  my_ram_buffer/read_address_left_down_reg[10]/Q
                         net (fo=1, routed)           0.238    -0.246    my_ram_buffer/read_address_left_down[10]
    RAMB18_X1Y28         RAMB18E1                                     r  my_ram_buffer/ram_reg_4/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.864    -0.825    my_ram_buffer/clk_vga
    RAMB18_X1Y28         RAMB18E1                                     r  my_ram_buffer/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.275    -0.551    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.368    my_ram_buffer/ram_reg_4
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_Address_Generator/address_C_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.681%)  route 0.224ns (61.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.561    -0.620    my_Address_Generator/clk_vga
    SLICE_X49Y62         FDRE                                         r  my_Address_Generator/address_C_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  my_Address_Generator/address_C_reg[8]/Q
                         net (fo=59, routed)          0.224    -0.256    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y12         RAMB36E1                                     r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.874    -0.815    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y12         RAMB36E1                                     r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.561    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.378    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_left_up_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.069%)  route 0.239ns (62.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.558    -0.623    my_ram_buffer/clk_vga
    SLICE_X55Y67         FDRE                                         r  my_ram_buffer/read_address_left_up_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  my_ram_buffer/read_address_left_up_reg[6]/Q
                         net (fo=1, routed)           0.239    -0.243    my_ram_buffer/read_address_left_up[6]
    RAMB18_X2Y29         RAMB18E1                                     r  my_ram_buffer/ram_reg_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.865    -0.824    my_ram_buffer/clk_vga
    RAMB18_X2Y29         RAMB18E1                                     r  my_ram_buffer/ram_reg_2/CLKBWRCLK
                         clock pessimism              0.275    -0.550    
    RAMB18_X2Y29         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.367    my_ram_buffer/ram_reg_2
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 my_draw_rect_char/my_delay/del_mem_reg[0][26]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][26]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.557    -0.624    my_draw_rect_char/my_delay/clk_vga
    SLICE_X37Y84         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  my_draw_rect_char/my_delay/del_mem_reg[0][26]/Q
                         net (fo=1, routed)           0.056    -0.427    my_draw_rect_char/my_delay/del_mem_reg[0]_0[26]
    SLICE_X37Y84         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.823    -0.866    my_draw_rect_char/my_delay/clk_vga
    SLICE_X37Y84         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][26]/C
                         clock pessimism              0.242    -0.624    
    SLICE_X37Y84         FDCE (Hold_fdce_C_D)         0.071    -0.553    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][26]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_draw_distance_char/my_delay/del_mem_reg[0][30]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][30]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.557    -0.624    my_draw_distance_char/my_delay/clk_vga
    SLICE_X36Y86         FDCE                                         r  my_draw_distance_char/my_delay/del_mem_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  my_draw_distance_char/my_delay/del_mem_reg[0][30]/Q
                         net (fo=1, routed)           0.058    -0.426    my_draw_distance_char/my_delay/del_mem_reg[0]_0[30]
    SLICE_X36Y86         FDCE                                         r  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.824    -0.865    my_draw_distance_char/my_delay/clk_vga
    SLICE_X36Y86         FDCE                                         r  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][30]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X36Y86         FDCE (Hold_fdce_C_D)         0.071    -0.553    my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][30]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_left_up_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.376%)  route 0.247ns (63.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.558    -0.623    my_ram_buffer/clk_vga
    SLICE_X55Y67         FDRE                                         r  my_ram_buffer/read_address_left_up_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  my_ram_buffer/read_address_left_up_reg[5]/Q
                         net (fo=1, routed)           0.247    -0.236    my_ram_buffer/read_address_left_up[5]
    RAMB18_X2Y29         RAMB18E1                                     r  my_ram_buffer/ram_reg_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.865    -0.824    my_ram_buffer/clk_vga
    RAMB18_X2Y29         RAMB18E1                                     r  my_ram_buffer/ram_reg_2/CLKBWRCLK
                         clock pessimism              0.275    -0.550    
    RAMB18_X2Y29         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.367    my_ram_buffer/ram_reg_2
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_left_down_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_4/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.407%)  route 0.246ns (63.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.559    -0.622    my_ram_buffer/clk_vga
    SLICE_X51Y66         FDRE                                         r  my_ram_buffer/read_address_left_down_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_ram_buffer/read_address_left_down_reg[6]/Q
                         net (fo=1, routed)           0.246    -0.235    my_ram_buffer/read_address_left_down[6]
    RAMB18_X1Y28         RAMB18E1                                     r  my_ram_buffer/ram_reg_4/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.864    -0.825    my_ram_buffer/clk_vga
    RAMB18_X1Y28         RAMB18E1                                     r  my_ram_buffer/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.275    -0.551    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.368    my_ram_buffer/ram_reg_4
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/vcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.277%)  route 0.089ns (38.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.558    -0.623    my_draw_rect_char/my_delay/clk_vga
    SLICE_X47Y85         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][14]/Q
                         net (fo=1, routed)           0.089    -0.393    my_draw_rect_char/vcount_dl[2]
    SLICE_X46Y85         FDRE                                         r  my_draw_rect_char/vcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.826    -0.863    my_draw_rect_char/clk_vga
    SLICE_X46Y85         FDRE                                         r  my_draw_rect_char/vcount_out_reg[2]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X46Y85         FDRE (Hold_fdre_C_D)         0.083    -0.527    my_draw_rect_char/vcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25_clocking
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { my_clocking/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y30     my_ram_buffer/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y29     my_ram_buffer/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y27     my_ram_buffer/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y28     my_ram_buffer/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y28     my_ram_buffer/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y26     my_ram_buffer/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y30     my_ram_buffer/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y24     my_ram_buffer/ram_reg_8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y29     my_ram_buffer/ram_reg_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16     my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y8      my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y71     my_filtering/red_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y71     my_filtering/red_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y71     my_filtering/red_o_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y71     my_filtering/red_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y71     my_filtering/red_o_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y71     my_filtering/red_o_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y69     my_filtering/red_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y69     my_filtering/red_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y60     my_Address_Generator/address_C_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y8      my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y71     my_filtering/red_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y72     my_filtering/red_o_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y71     my_filtering/red_o_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y71     my_filtering/red_o_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y72     my_filtering/red_o_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y71     my_filtering/red_o_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y71     my_filtering/red_o_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y72     my_filtering/red_o_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68     my_filtering/red_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clocking
  To Clock:  CLK_50_clocking

Setup :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        15.784ns  (logic 7.222ns (45.756%)  route 8.562ns (54.244%))
  Logic Levels:           23  (CARRY4=11 LUT3=5 LUT4=5 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.540    -0.972    my_Distance_meter/clk_camera
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          0.991     0.537    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.154     0.691 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.593     1.284    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X45Y80         LUT4 (Prop_lut4_I3_O)        0.327     1.611 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.611    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.012 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.012    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.234 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/O[0]
                         net (fo=2, routed)           0.438     2.671    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_7
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.299     2.970 r  my_Distance_meter/distance_buffer_cm[4]_i_26/O
                         net (fo=2, routed)           0.493     3.463    my_Distance_meter/distance_buffer_cm[4]_i_26_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.587 r  my_Distance_meter/distance_buffer_cm[4]_i_30/O
                         net (fo=1, routed)           0.000     3.587    my_Distance_meter/distance_buffer_cm[4]_i_30_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.137 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.137    my_Distance_meter/distance_buffer_cm_reg[4]_i_13_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.251    my_Distance_meter/distance_buffer_cm_reg[4]_i_4_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.365    my_Distance_meter/distance_buffer_cm_reg[4]_i_3_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.587 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/O[0]
                         net (fo=19, routed)          0.792     5.379    my_Distance_meter_n_17
    SLICE_X46Y86         LUT3 (Prop_lut3_I0_O)        0.299     5.678 r  distance_buffer_cm[2]_i_67/O
                         net (fo=2, routed)           0.599     6.277    distance_buffer_cm[2]_i_67_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.401 r  distance_buffer_cm[2]_i_71/O
                         net (fo=1, routed)           0.000     6.401    my_Distance_meter/S[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.934 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     6.934    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.051    my_Distance_meter/distance_buffer_cm_reg[2]_i_27_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.305 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_26/CO[0]
                         net (fo=3, routed)           1.050     8.355    my_Distance_meter_n_28
    SLICE_X49Y83         LUT3 (Prop_lut3_I1_O)        0.395     8.750 f  distance_buffer_cm[2]_i_28/O
                         net (fo=2, routed)           0.451     9.201    distance_buffer_cm[2]_i_28_n_0
    SLICE_X49Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.527 r  distance_buffer_cm[2]_i_7/O
                         net (fo=2, routed)           0.535    10.062    my_Distance_meter/echo_cnt_reg[19]_2[0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.618 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[2]
                         net (fo=3, routed)           0.817    11.434    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_5
    SLICE_X47Y85         LUT4 (Prop_lut4_I1_O)        0.302    11.736 r  my_Distance_meter/distance_buffer_cm[2]_i_15/O
                         net (fo=1, routed)           0.000    11.736    my_Distance_meter/distance_buffer_cm[2]_i_15_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.227 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.472    12.700    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.329    13.029 r  my_Distance_meter/distance_buffer_cm[4]_i_2/O
                         net (fo=3, routed)           0.602    13.631    my_Distance_meter/distance_buffer_cm[4]_i_2_n_0
    SLICE_X44Y86         LUT5 (Prop_lut5_I3_O)        0.119    13.750 r  my_Distance_meter/distance_buffer_cm[8]_i_4/O
                         net (fo=4, routed)           0.730    14.480    my_Distance_meter/distance_buffer_cm[8]_i_4_n_0
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.332    14.812 r  my_Distance_meter/distance_buffer_cm[6]_i_1/O
                         net (fo=1, routed)           0.000    14.812    my_Distance_meter/distance_buffer_cm[6]_i_1_n_0
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.431    18.435    my_Distance_meter/clk_camera
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[6]/C
                         clock pessimism              0.576    19.011    
                         clock uncertainty           -0.082    18.929    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)        0.029    18.958    my_Distance_meter/distance_buffer_cm_reg[6]
  -------------------------------------------------------------------
                         required time                         18.958    
                         arrival time                         -14.812    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        15.778ns  (logic 7.216ns (45.735%)  route 8.562ns (54.265%))
  Logic Levels:           23  (CARRY4=11 LUT3=5 LUT4=4 LUT5=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.540    -0.972    my_Distance_meter/clk_camera
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          0.991     0.537    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.154     0.691 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.593     1.284    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X45Y80         LUT4 (Prop_lut4_I3_O)        0.327     1.611 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.611    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.012 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.012    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.234 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/O[0]
                         net (fo=2, routed)           0.438     2.671    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_7
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.299     2.970 r  my_Distance_meter/distance_buffer_cm[4]_i_26/O
                         net (fo=2, routed)           0.493     3.463    my_Distance_meter/distance_buffer_cm[4]_i_26_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.587 r  my_Distance_meter/distance_buffer_cm[4]_i_30/O
                         net (fo=1, routed)           0.000     3.587    my_Distance_meter/distance_buffer_cm[4]_i_30_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.137 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.137    my_Distance_meter/distance_buffer_cm_reg[4]_i_13_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.251    my_Distance_meter/distance_buffer_cm_reg[4]_i_4_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.365    my_Distance_meter/distance_buffer_cm_reg[4]_i_3_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.587 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/O[0]
                         net (fo=19, routed)          0.792     5.379    my_Distance_meter_n_17
    SLICE_X46Y86         LUT3 (Prop_lut3_I0_O)        0.299     5.678 r  distance_buffer_cm[2]_i_67/O
                         net (fo=2, routed)           0.599     6.277    distance_buffer_cm[2]_i_67_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.401 r  distance_buffer_cm[2]_i_71/O
                         net (fo=1, routed)           0.000     6.401    my_Distance_meter/S[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.934 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     6.934    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.051    my_Distance_meter/distance_buffer_cm_reg[2]_i_27_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.305 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_26/CO[0]
                         net (fo=3, routed)           1.050     8.355    my_Distance_meter_n_28
    SLICE_X49Y83         LUT3 (Prop_lut3_I1_O)        0.395     8.750 f  distance_buffer_cm[2]_i_28/O
                         net (fo=2, routed)           0.451     9.201    distance_buffer_cm[2]_i_28_n_0
    SLICE_X49Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.527 r  distance_buffer_cm[2]_i_7/O
                         net (fo=2, routed)           0.535    10.062    my_Distance_meter/echo_cnt_reg[19]_2[0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.618 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[2]
                         net (fo=3, routed)           0.817    11.434    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_5
    SLICE_X47Y85         LUT4 (Prop_lut4_I1_O)        0.302    11.736 r  my_Distance_meter/distance_buffer_cm[2]_i_15/O
                         net (fo=1, routed)           0.000    11.736    my_Distance_meter/distance_buffer_cm[2]_i_15_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.227 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.472    12.700    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.329    13.029 r  my_Distance_meter/distance_buffer_cm[4]_i_2/O
                         net (fo=3, routed)           0.602    13.631    my_Distance_meter/distance_buffer_cm[4]_i_2_n_0
    SLICE_X44Y86         LUT5 (Prop_lut5_I3_O)        0.119    13.750 r  my_Distance_meter/distance_buffer_cm[8]_i_4/O
                         net (fo=4, routed)           0.730    14.480    my_Distance_meter/distance_buffer_cm[8]_i_4_n_0
    SLICE_X43Y84         LUT5 (Prop_lut5_I3_O)        0.326    14.806 r  my_Distance_meter/distance_buffer_cm[7]_i_1/O
                         net (fo=1, routed)           0.000    14.806    my_Distance_meter/distance_buffer_cm[7]_i_1_n_0
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.431    18.435    my_Distance_meter/clk_camera
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[7]/C
                         clock pessimism              0.576    19.011    
                         clock uncertainty           -0.082    18.929    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)        0.075    19.004    my_Distance_meter/distance_buffer_cm_reg[7]
  -------------------------------------------------------------------
                         required time                         19.004    
                         arrival time                         -14.806    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 7.222ns (46.508%)  route 8.307ns (53.492%))
  Logic Levels:           23  (CARRY4=11 LUT3=6 LUT4=4 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.540    -0.972    my_Distance_meter/clk_camera
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          0.991     0.537    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.154     0.691 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.593     1.284    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X45Y80         LUT4 (Prop_lut4_I3_O)        0.327     1.611 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.611    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.012 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.012    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.234 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/O[0]
                         net (fo=2, routed)           0.438     2.671    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_7
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.299     2.970 r  my_Distance_meter/distance_buffer_cm[4]_i_26/O
                         net (fo=2, routed)           0.493     3.463    my_Distance_meter/distance_buffer_cm[4]_i_26_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.587 r  my_Distance_meter/distance_buffer_cm[4]_i_30/O
                         net (fo=1, routed)           0.000     3.587    my_Distance_meter/distance_buffer_cm[4]_i_30_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.137 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.137    my_Distance_meter/distance_buffer_cm_reg[4]_i_13_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.251    my_Distance_meter/distance_buffer_cm_reg[4]_i_4_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.365    my_Distance_meter/distance_buffer_cm_reg[4]_i_3_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.587 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/O[0]
                         net (fo=19, routed)          0.792     5.379    my_Distance_meter_n_17
    SLICE_X46Y86         LUT3 (Prop_lut3_I0_O)        0.299     5.678 r  distance_buffer_cm[2]_i_67/O
                         net (fo=2, routed)           0.599     6.277    distance_buffer_cm[2]_i_67_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.401 r  distance_buffer_cm[2]_i_71/O
                         net (fo=1, routed)           0.000     6.401    my_Distance_meter/S[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.934 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     6.934    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.051    my_Distance_meter/distance_buffer_cm_reg[2]_i_27_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.305 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_26/CO[0]
                         net (fo=3, routed)           1.050     8.355    my_Distance_meter_n_28
    SLICE_X49Y83         LUT3 (Prop_lut3_I1_O)        0.395     8.750 f  distance_buffer_cm[2]_i_28/O
                         net (fo=2, routed)           0.451     9.201    distance_buffer_cm[2]_i_28_n_0
    SLICE_X49Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.527 r  distance_buffer_cm[2]_i_7/O
                         net (fo=2, routed)           0.535    10.062    my_Distance_meter/echo_cnt_reg[19]_2[0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.618 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[2]
                         net (fo=3, routed)           0.817    11.434    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_5
    SLICE_X47Y85         LUT4 (Prop_lut4_I1_O)        0.302    11.736 r  my_Distance_meter/distance_buffer_cm[2]_i_15/O
                         net (fo=1, routed)           0.000    11.736    my_Distance_meter/distance_buffer_cm[2]_i_15_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.227 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.472    12.700    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.329    13.029 r  my_Distance_meter/distance_buffer_cm[4]_i_2/O
                         net (fo=3, routed)           0.602    13.631    my_Distance_meter/distance_buffer_cm[4]_i_2_n_0
    SLICE_X44Y86         LUT5 (Prop_lut5_I3_O)        0.119    13.750 r  my_Distance_meter/distance_buffer_cm[8]_i_4/O
                         net (fo=4, routed)           0.475    14.225    my_Distance_meter/distance_buffer_cm[8]_i_4_n_0
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.332    14.557 r  my_Distance_meter/distance_buffer_cm[5]_i_1/O
                         net (fo=1, routed)           0.000    14.557    my_Distance_meter/distance_buffer_cm[5]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.432    18.436    my_Distance_meter/clk_camera
    SLICE_X43Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[5]/C
                         clock pessimism              0.576    19.012    
                         clock uncertainty           -0.082    18.930    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.031    18.961    my_Distance_meter/distance_buffer_cm_reg[5]
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -14.557    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        15.520ns  (logic 7.222ns (46.534%)  route 8.298ns (53.466%))
  Logic Levels:           23  (CARRY4=11 LUT3=5 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.540    -0.972    my_Distance_meter/clk_camera
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          0.991     0.537    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.154     0.691 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.593     1.284    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X45Y80         LUT4 (Prop_lut4_I3_O)        0.327     1.611 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.611    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.012 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.012    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.234 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/O[0]
                         net (fo=2, routed)           0.438     2.671    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_7
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.299     2.970 r  my_Distance_meter/distance_buffer_cm[4]_i_26/O
                         net (fo=2, routed)           0.493     3.463    my_Distance_meter/distance_buffer_cm[4]_i_26_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.587 r  my_Distance_meter/distance_buffer_cm[4]_i_30/O
                         net (fo=1, routed)           0.000     3.587    my_Distance_meter/distance_buffer_cm[4]_i_30_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.137 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.137    my_Distance_meter/distance_buffer_cm_reg[4]_i_13_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.251    my_Distance_meter/distance_buffer_cm_reg[4]_i_4_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.365    my_Distance_meter/distance_buffer_cm_reg[4]_i_3_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.587 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/O[0]
                         net (fo=19, routed)          0.792     5.379    my_Distance_meter_n_17
    SLICE_X46Y86         LUT3 (Prop_lut3_I0_O)        0.299     5.678 r  distance_buffer_cm[2]_i_67/O
                         net (fo=2, routed)           0.599     6.277    distance_buffer_cm[2]_i_67_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.401 r  distance_buffer_cm[2]_i_71/O
                         net (fo=1, routed)           0.000     6.401    my_Distance_meter/S[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.934 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     6.934    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.051    my_Distance_meter/distance_buffer_cm_reg[2]_i_27_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.305 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_26/CO[0]
                         net (fo=3, routed)           1.050     8.355    my_Distance_meter_n_28
    SLICE_X49Y83         LUT3 (Prop_lut3_I1_O)        0.395     8.750 f  distance_buffer_cm[2]_i_28/O
                         net (fo=2, routed)           0.451     9.201    distance_buffer_cm[2]_i_28_n_0
    SLICE_X49Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.527 r  distance_buffer_cm[2]_i_7/O
                         net (fo=2, routed)           0.535    10.062    my_Distance_meter/echo_cnt_reg[19]_2[0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.618 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[2]
                         net (fo=3, routed)           0.817    11.434    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_5
    SLICE_X47Y85         LUT4 (Prop_lut4_I1_O)        0.302    11.736 r  my_Distance_meter/distance_buffer_cm[2]_i_15/O
                         net (fo=1, routed)           0.000    11.736    my_Distance_meter/distance_buffer_cm[2]_i_15_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.227 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.472    12.700    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.329    13.029 r  my_Distance_meter/distance_buffer_cm[4]_i_2/O
                         net (fo=3, routed)           0.602    13.631    my_Distance_meter/distance_buffer_cm[4]_i_2_n_0
    SLICE_X44Y86         LUT5 (Prop_lut5_I3_O)        0.119    13.750 r  my_Distance_meter/distance_buffer_cm[8]_i_4/O
                         net (fo=4, routed)           0.466    14.216    my_Distance_meter/distance_buffer_cm[8]_i_4_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.332    14.548 r  my_Distance_meter/distance_buffer_cm[8]_i_1/O
                         net (fo=1, routed)           0.000    14.548    my_Distance_meter/distance_buffer_cm[8]_i_1_n_0
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.431    18.435    my_Distance_meter/clk_camera
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[8]/C
                         clock pessimism              0.576    19.011    
                         clock uncertainty           -0.082    18.929    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)        0.031    18.960    my_Distance_meter/distance_buffer_cm_reg[8]
  -------------------------------------------------------------------
                         required time                         18.960    
                         arrival time                         -14.548    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        14.727ns  (logic 6.895ns (46.819%)  route 7.832ns (53.181%))
  Logic Levels:           22  (CARRY4=11 LUT3=5 LUT4=4 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.540    -0.972    my_Distance_meter/clk_camera
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          0.991     0.537    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.154     0.691 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.593     1.284    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X45Y80         LUT4 (Prop_lut4_I3_O)        0.327     1.611 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.611    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.012 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.012    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.234 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/O[0]
                         net (fo=2, routed)           0.438     2.671    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_7
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.299     2.970 r  my_Distance_meter/distance_buffer_cm[4]_i_26/O
                         net (fo=2, routed)           0.493     3.463    my_Distance_meter/distance_buffer_cm[4]_i_26_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.587 r  my_Distance_meter/distance_buffer_cm[4]_i_30/O
                         net (fo=1, routed)           0.000     3.587    my_Distance_meter/distance_buffer_cm[4]_i_30_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.137 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.137    my_Distance_meter/distance_buffer_cm_reg[4]_i_13_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.251    my_Distance_meter/distance_buffer_cm_reg[4]_i_4_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.365    my_Distance_meter/distance_buffer_cm_reg[4]_i_3_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.587 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/O[0]
                         net (fo=19, routed)          0.792     5.379    my_Distance_meter_n_17
    SLICE_X46Y86         LUT3 (Prop_lut3_I0_O)        0.299     5.678 r  distance_buffer_cm[2]_i_67/O
                         net (fo=2, routed)           0.599     6.277    distance_buffer_cm[2]_i_67_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.401 r  distance_buffer_cm[2]_i_71/O
                         net (fo=1, routed)           0.000     6.401    my_Distance_meter/S[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.934 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     6.934    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.051    my_Distance_meter/distance_buffer_cm_reg[2]_i_27_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.305 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_26/CO[0]
                         net (fo=3, routed)           1.050     8.355    my_Distance_meter_n_28
    SLICE_X49Y83         LUT3 (Prop_lut3_I1_O)        0.395     8.750 f  distance_buffer_cm[2]_i_28/O
                         net (fo=2, routed)           0.451     9.201    distance_buffer_cm[2]_i_28_n_0
    SLICE_X49Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.527 r  distance_buffer_cm[2]_i_7/O
                         net (fo=2, routed)           0.535    10.062    my_Distance_meter/echo_cnt_reg[19]_2[0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.618 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[2]
                         net (fo=3, routed)           0.817    11.434    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_5
    SLICE_X47Y85         LUT4 (Prop_lut4_I1_O)        0.302    11.736 r  my_Distance_meter/distance_buffer_cm[2]_i_15/O
                         net (fo=1, routed)           0.000    11.736    my_Distance_meter/distance_buffer_cm[2]_i_15_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.227 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.472    12.700    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.329    13.029 r  my_Distance_meter/distance_buffer_cm[4]_i_2/O
                         net (fo=3, routed)           0.602    13.631    my_Distance_meter/distance_buffer_cm[4]_i_2_n_0
    SLICE_X44Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.755 r  my_Distance_meter/distance_buffer_cm[3]_i_1/O
                         net (fo=1, routed)           0.000    13.755    my_Distance_meter/distance_buffer_cm[3]_i_1_n_0
    SLICE_X44Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.433    18.437    my_Distance_meter/clk_camera
    SLICE_X44Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[3]/C
                         clock pessimism              0.562    18.999    
                         clock uncertainty           -0.082    18.917    
    SLICE_X44Y86         FDRE (Setup_fdre_C_D)        0.031    18.948    my_Distance_meter/distance_buffer_cm_reg[3]
  -------------------------------------------------------------------
                         required time                         18.948    
                         arrival time                         -13.755    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        14.416ns  (logic 6.895ns (47.829%)  route 7.521ns (52.171%))
  Logic Levels:           22  (CARRY4=11 LUT3=5 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.540    -0.972    my_Distance_meter/clk_camera
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          0.991     0.537    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.154     0.691 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.593     1.284    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X45Y80         LUT4 (Prop_lut4_I3_O)        0.327     1.611 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.611    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.012 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.012    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.234 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/O[0]
                         net (fo=2, routed)           0.438     2.671    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_7
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.299     2.970 r  my_Distance_meter/distance_buffer_cm[4]_i_26/O
                         net (fo=2, routed)           0.493     3.463    my_Distance_meter/distance_buffer_cm[4]_i_26_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.587 r  my_Distance_meter/distance_buffer_cm[4]_i_30/O
                         net (fo=1, routed)           0.000     3.587    my_Distance_meter/distance_buffer_cm[4]_i_30_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.137 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.137    my_Distance_meter/distance_buffer_cm_reg[4]_i_13_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.251    my_Distance_meter/distance_buffer_cm_reg[4]_i_4_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.365    my_Distance_meter/distance_buffer_cm_reg[4]_i_3_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.587 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/O[0]
                         net (fo=19, routed)          0.792     5.379    my_Distance_meter_n_17
    SLICE_X46Y86         LUT3 (Prop_lut3_I0_O)        0.299     5.678 r  distance_buffer_cm[2]_i_67/O
                         net (fo=2, routed)           0.599     6.277    distance_buffer_cm[2]_i_67_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.401 r  distance_buffer_cm[2]_i_71/O
                         net (fo=1, routed)           0.000     6.401    my_Distance_meter/S[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.934 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     6.934    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.051    my_Distance_meter/distance_buffer_cm_reg[2]_i_27_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.305 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_26/CO[0]
                         net (fo=3, routed)           1.050     8.355    my_Distance_meter_n_28
    SLICE_X49Y83         LUT3 (Prop_lut3_I1_O)        0.395     8.750 f  distance_buffer_cm[2]_i_28/O
                         net (fo=2, routed)           0.451     9.201    distance_buffer_cm[2]_i_28_n_0
    SLICE_X49Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.527 r  distance_buffer_cm[2]_i_7/O
                         net (fo=2, routed)           0.535    10.062    my_Distance_meter/echo_cnt_reg[19]_2[0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.618 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[2]
                         net (fo=3, routed)           0.817    11.434    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_5
    SLICE_X47Y85         LUT4 (Prop_lut4_I1_O)        0.302    11.736 r  my_Distance_meter/distance_buffer_cm[2]_i_15/O
                         net (fo=1, routed)           0.000    11.736    my_Distance_meter/distance_buffer_cm[2]_i_15_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.227 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.472    12.700    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.329    13.029 r  my_Distance_meter/distance_buffer_cm[4]_i_2/O
                         net (fo=3, routed)           0.292    13.320    my_Distance_meter/distance_buffer_cm[4]_i_2_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I2_O)        0.124    13.444 r  my_Distance_meter/distance_buffer_cm[4]_i_1/O
                         net (fo=1, routed)           0.000    13.444    my_Distance_meter/distance_buffer_cm[4]_i_1_n_0
    SLICE_X44Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.433    18.437    my_Distance_meter/clk_camera
    SLICE_X44Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[4]/C
                         clock pessimism              0.562    18.999    
                         clock uncertainty           -0.082    18.917    
    SLICE_X44Y86         FDRE (Setup_fdre_C_D)        0.031    18.948    my_Distance_meter/distance_buffer_cm_reg[4]
  -------------------------------------------------------------------
                         required time                         18.948    
                         arrival time                         -13.444    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        13.974ns  (logic 6.771ns (48.454%)  route 7.203ns (51.546%))
  Logic Levels:           21  (CARRY4=11 LUT3=4 LUT4=5 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.540    -0.972    my_Distance_meter/clk_camera
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          0.991     0.537    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.154     0.691 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.593     1.284    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X45Y80         LUT4 (Prop_lut4_I3_O)        0.327     1.611 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.611    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.012 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.012    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.234 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/O[0]
                         net (fo=2, routed)           0.438     2.671    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_7
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.299     2.970 r  my_Distance_meter/distance_buffer_cm[4]_i_26/O
                         net (fo=2, routed)           0.493     3.463    my_Distance_meter/distance_buffer_cm[4]_i_26_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.587 r  my_Distance_meter/distance_buffer_cm[4]_i_30/O
                         net (fo=1, routed)           0.000     3.587    my_Distance_meter/distance_buffer_cm[4]_i_30_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.137 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.137    my_Distance_meter/distance_buffer_cm_reg[4]_i_13_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.251    my_Distance_meter/distance_buffer_cm_reg[4]_i_4_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.365    my_Distance_meter/distance_buffer_cm_reg[4]_i_3_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.587 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/O[0]
                         net (fo=19, routed)          0.792     5.379    my_Distance_meter_n_17
    SLICE_X46Y86         LUT3 (Prop_lut3_I0_O)        0.299     5.678 r  distance_buffer_cm[2]_i_67/O
                         net (fo=2, routed)           0.599     6.277    distance_buffer_cm[2]_i_67_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.401 r  distance_buffer_cm[2]_i_71/O
                         net (fo=1, routed)           0.000     6.401    my_Distance_meter/S[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.934 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     6.934    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.051    my_Distance_meter/distance_buffer_cm_reg[2]_i_27_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.305 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_26/CO[0]
                         net (fo=3, routed)           1.050     8.355    my_Distance_meter_n_28
    SLICE_X49Y83         LUT3 (Prop_lut3_I1_O)        0.395     8.750 f  distance_buffer_cm[2]_i_28/O
                         net (fo=2, routed)           0.451     9.201    distance_buffer_cm[2]_i_28_n_0
    SLICE_X49Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.527 r  distance_buffer_cm[2]_i_7/O
                         net (fo=2, routed)           0.535    10.062    my_Distance_meter/echo_cnt_reg[19]_2[0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.618 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[2]
                         net (fo=3, routed)           0.817    11.434    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_5
    SLICE_X47Y85         LUT4 (Prop_lut4_I1_O)        0.302    11.736 r  my_Distance_meter/distance_buffer_cm[2]_i_15/O
                         net (fo=1, routed)           0.000    11.736    my_Distance_meter/distance_buffer_cm[2]_i_15_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.227 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.446    12.673    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X44Y86         LUT4 (Prop_lut4_I3_O)        0.329    13.002 r  my_Distance_meter/distance_buffer_cm[0]_i_1/O
                         net (fo=1, routed)           0.000    13.002    my_Distance_meter/distance_buffer_cm[0]_i_1_n_0
    SLICE_X44Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.433    18.437    my_Distance_meter/clk_camera
    SLICE_X44Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[0]/C
                         clock pessimism              0.562    18.999    
                         clock uncertainty           -0.082    18.917    
    SLICE_X44Y86         FDRE (Setup_fdre_C_D)        0.029    18.946    my_Distance_meter/distance_buffer_cm_reg[0]
  -------------------------------------------------------------------
                         required time                         18.946    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        13.968ns  (logic 6.765ns (48.432%)  route 7.203ns (51.568%))
  Logic Levels:           21  (CARRY4=11 LUT3=4 LUT4=4 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.540    -0.972    my_Distance_meter/clk_camera
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          0.991     0.537    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.154     0.691 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.593     1.284    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X45Y80         LUT4 (Prop_lut4_I3_O)        0.327     1.611 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.611    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.012 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.012    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.234 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/O[0]
                         net (fo=2, routed)           0.438     2.671    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_7
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.299     2.970 r  my_Distance_meter/distance_buffer_cm[4]_i_26/O
                         net (fo=2, routed)           0.493     3.463    my_Distance_meter/distance_buffer_cm[4]_i_26_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.587 r  my_Distance_meter/distance_buffer_cm[4]_i_30/O
                         net (fo=1, routed)           0.000     3.587    my_Distance_meter/distance_buffer_cm[4]_i_30_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.137 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.137    my_Distance_meter/distance_buffer_cm_reg[4]_i_13_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.251    my_Distance_meter/distance_buffer_cm_reg[4]_i_4_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.365    my_Distance_meter/distance_buffer_cm_reg[4]_i_3_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.587 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/O[0]
                         net (fo=19, routed)          0.792     5.379    my_Distance_meter_n_17
    SLICE_X46Y86         LUT3 (Prop_lut3_I0_O)        0.299     5.678 r  distance_buffer_cm[2]_i_67/O
                         net (fo=2, routed)           0.599     6.277    distance_buffer_cm[2]_i_67_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.401 r  distance_buffer_cm[2]_i_71/O
                         net (fo=1, routed)           0.000     6.401    my_Distance_meter/S[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.934 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     6.934    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.051    my_Distance_meter/distance_buffer_cm_reg[2]_i_27_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.305 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_26/CO[0]
                         net (fo=3, routed)           1.050     8.355    my_Distance_meter_n_28
    SLICE_X49Y83         LUT3 (Prop_lut3_I1_O)        0.395     8.750 f  distance_buffer_cm[2]_i_28/O
                         net (fo=2, routed)           0.451     9.201    distance_buffer_cm[2]_i_28_n_0
    SLICE_X49Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.527 r  distance_buffer_cm[2]_i_7/O
                         net (fo=2, routed)           0.535    10.062    my_Distance_meter/echo_cnt_reg[19]_2[0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.618 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[2]
                         net (fo=3, routed)           0.817    11.434    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_5
    SLICE_X47Y85         LUT4 (Prop_lut4_I1_O)        0.302    11.736 r  my_Distance_meter/distance_buffer_cm[2]_i_15/O
                         net (fo=1, routed)           0.000    11.736    my_Distance_meter/distance_buffer_cm[2]_i_15_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.227 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.446    12.673    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X44Y86         LUT5 (Prop_lut5_I0_O)        0.323    12.996 r  my_Distance_meter/distance_buffer_cm[1]_i_1/O
                         net (fo=1, routed)           0.000    12.996    my_Distance_meter/distance_buffer_cm[1]_i_1_n_0
    SLICE_X44Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.433    18.437    my_Distance_meter/clk_camera
    SLICE_X44Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[1]/C
                         clock pessimism              0.562    18.999    
                         clock uncertainty           -0.082    18.917    
    SLICE_X44Y86         FDRE (Setup_fdre_C_D)        0.075    18.992    my_Distance_meter/distance_buffer_cm_reg[1]
  -------------------------------------------------------------------
                         required time                         18.992    
                         arrival time                         -12.996    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 my_Distance_meter/echo_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        13.868ns  (logic 6.771ns (48.823%)  route 7.097ns (51.177%))
  Logic Levels:           21  (CARRY4=11 LUT3=4 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.540    -0.972    my_Distance_meter/clk_camera
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  my_Distance_meter/echo_cnt_reg[3]/Q
                         net (fo=16, routed)          0.991     0.537    my_Distance_meter/echo_cnt_reg[3]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.154     0.691 r  my_Distance_meter/distance_buffer_cm[4]_i_55/O
                         net (fo=2, routed)           0.593     1.284    my_Distance_meter/distance_buffer_cm[4]_i_55_n_0
    SLICE_X45Y80         LUT4 (Prop_lut4_I3_O)        0.327     1.611 r  my_Distance_meter/distance_buffer_cm[4]_i_59/O
                         net (fo=1, routed)           0.000     1.611    my_Distance_meter/distance_buffer_cm[4]_i_59_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.012 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.012    my_Distance_meter/distance_buffer_cm_reg[4]_i_42_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.234 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_32/O[0]
                         net (fo=2, routed)           0.438     2.671    my_Distance_meter/distance_buffer_cm_reg[4]_i_32_n_7
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.299     2.970 r  my_Distance_meter/distance_buffer_cm[4]_i_26/O
                         net (fo=2, routed)           0.493     3.463    my_Distance_meter/distance_buffer_cm[4]_i_26_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.587 r  my_Distance_meter/distance_buffer_cm[4]_i_30/O
                         net (fo=1, routed)           0.000     3.587    my_Distance_meter/distance_buffer_cm[4]_i_30_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.137 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.137    my_Distance_meter/distance_buffer_cm_reg[4]_i_13_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.251    my_Distance_meter/distance_buffer_cm_reg[4]_i_4_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  my_Distance_meter/distance_buffer_cm_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.365    my_Distance_meter/distance_buffer_cm_reg[4]_i_3_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.587 r  my_Distance_meter/distance_buffer_cm_reg[8]_i_3/O[0]
                         net (fo=19, routed)          0.792     5.379    my_Distance_meter_n_17
    SLICE_X46Y86         LUT3 (Prop_lut3_I0_O)        0.299     5.678 r  distance_buffer_cm[2]_i_67/O
                         net (fo=2, routed)           0.599     6.277    distance_buffer_cm[2]_i_67_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.401 r  distance_buffer_cm[2]_i_71/O
                         net (fo=1, routed)           0.000     6.401    my_Distance_meter/S[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.934 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000     6.934    my_Distance_meter/distance_buffer_cm_reg[2]_i_49_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.051    my_Distance_meter/distance_buffer_cm_reg[2]_i_27_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.305 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_26/CO[0]
                         net (fo=3, routed)           1.050     8.355    my_Distance_meter_n_28
    SLICE_X49Y83         LUT3 (Prop_lut3_I1_O)        0.395     8.750 f  distance_buffer_cm[2]_i_28/O
                         net (fo=2, routed)           0.451     9.201    distance_buffer_cm[2]_i_28_n_0
    SLICE_X49Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.527 r  distance_buffer_cm[2]_i_7/O
                         net (fo=2, routed)           0.535    10.062    my_Distance_meter/echo_cnt_reg[19]_2[0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.618 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_2/O[2]
                         net (fo=3, routed)           0.817    11.434    my_Distance_meter/distance_buffer_cm_reg[2]_i_2_n_5
    SLICE_X47Y85         LUT4 (Prop_lut4_I1_O)        0.302    11.736 r  my_Distance_meter/distance_buffer_cm[2]_i_15/O
                         net (fo=1, routed)           0.000    11.736    my_Distance_meter/distance_buffer_cm[2]_i_15_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.227 r  my_Distance_meter/distance_buffer_cm_reg[2]_i_3/CO[1]
                         net (fo=4, routed)           0.340    12.567    my_Distance_meter/distance_buffer_cm_reg[2]_i_3_n_2
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.329    12.896 r  my_Distance_meter/distance_buffer_cm[2]_i_1/O
                         net (fo=1, routed)           0.000    12.896    my_Distance_meter/distance_buffer_cm[2]_i_1_n_0
    SLICE_X45Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.433    18.437    my_Distance_meter/clk_camera
    SLICE_X45Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[2]/C
                         clock pessimism              0.562    18.999    
                         clock uncertainty           -0.082    18.917    
    SLICE_X45Y86         FDRE (Setup_fdre_C_D)        0.029    18.946    my_Distance_meter/distance_buffer_cm_reg[2]
  -------------------------------------------------------------------
                         required time                         18.946    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             12.301ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 2.950ns (41.441%)  route 4.169ns (58.559%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.604    -0.908    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    RAMB18_X0Y12         RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.546 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.044     2.590    my_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.124     2.714 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.641     3.355    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I4_O)        0.124     3.479 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.151     3.630    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.124     3.754 f  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.193     4.948    my_ov7670_controller/Inst_i2c_sender/sreg_reg
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.124     5.072 r  my_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.139     6.211    my_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.440    18.445    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X9Y31          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.578    19.022    
                         clock uncertainty           -0.082    18.941    
    SLICE_X9Y31          FDRE (Setup_fdre_C_R)       -0.429    18.512    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                 12.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.556    -0.625    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X9Y27          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/Q
                         net (fo=2, routed)           0.087    -0.397    my_ov7670_controller/Inst_ov7670_registers/address_reg__0[6]
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.048    -0.349 r  my_ov7670_controller/Inst_ov7670_registers/address_rep[7]_i_1/O
                         net (fo=2, routed)           0.000    -0.349    my_ov7670_controller/Inst_ov7670_registers/address_rep[7]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.823    -0.867    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X8Y27          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[7]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.123    -0.489    my_ov7670_controller/Inst_ov7670_registers/address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.584    -0.597    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X4Y29          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.119    -0.337    my_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X5Y29          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.853    -0.837    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X5Y29          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.071    -0.513    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.584    -0.597    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X5Y29          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/Q
                         net (fo=1, routed)           0.098    -0.359    my_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[21]
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  my_ov7670_controller/Inst_i2c_sender/data_sr[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    my_ov7670_controller/Inst_i2c_sender/data_sr[22]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.853    -0.837    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X4Y29          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.092    -0.492    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.881%)  route 0.269ns (62.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.556    -0.625    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X8Y27          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.269    -0.192    my_ov7670_controller/Inst_ov7670_registers/address[6]
    RAMB18_X0Y12         RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.871    -0.818    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    RAMB18_X0Y12         RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.381    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.745%)  route 0.270ns (62.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.556    -0.625    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X8Y28          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.270    -0.191    my_ov7670_controller/Inst_ov7670_registers/address[1]
    RAMB18_X0Y12         RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.871    -0.818    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    RAMB18_X0Y12         RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.381    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.745%)  route 0.270ns (62.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.556    -0.625    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X8Y27          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.270    -0.191    my_ov7670_controller/Inst_ov7670_registers/address[3]
    RAMB18_X0Y12         RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.871    -0.818    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    RAMB18_X0Y12         RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.381    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.585    -0.596    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X5Y30          FDSE                                         r  my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[1]/Q
                         net (fo=3, routed)           0.110    -0.345    my_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[1]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  my_ov7670_controller/Inst_i2c_sender/busy_sr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    my_ov7670_controller/Inst_i2c_sender/busy_sr[2]_i_1_n_0
    SLICE_X4Y30          FDSE                                         r  my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.854    -0.836    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X4Y30          FDSE                                         r  my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[2]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X4Y30          FDSE (Hold_fdse_C_D)         0.092    -0.491    my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.251ns (74.978%)  route 0.084ns (25.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.558    -0.623    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X8Y30          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/Q
                         net (fo=1, routed)           0.084    -0.392    my_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[4]
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.103    -0.289 r  my_ov7670_controller/Inst_i2c_sender/data_sr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    my_ov7670_controller/Inst_i2c_sender/data_sr[5]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.826    -0.864    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X8Y30          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.131    -0.492    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.059%)  route 0.291ns (63.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.556    -0.625    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    SLICE_X8Y28          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.291    -0.171    my_ov7670_controller/Inst_ov7670_registers/address[0]
    RAMB18_X0Y12         RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.871    -0.818    my_ov7670_controller/Inst_ov7670_registers/clk_camera
    RAMB18_X0Y12         RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.381    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.587    -0.594    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X5Y32          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  my_ov7670_controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.312    my_ov7670_controller/Inst_i2c_sender/divider_reg__1[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.048    -0.264 r  my_ov7670_controller/Inst_i2c_sender/divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    my_ov7670_controller/Inst_i2c_sender/p_0_in__0[2]
    SLICE_X4Y32          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.856    -0.834    my_ov7670_controller/Inst_i2c_sender/clk_camera
    SLICE_X4Y32          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/divider_reg[2]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.105    -0.476    my_ov7670_controller/Inst_i2c_sender/divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50_clocking
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y12     my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    my_clocking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y87     my_Distance_meter/speaker_note_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y81     my_Distance_meter/trig_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y83     my_Distance_meter/trig_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y83     my_Distance_meter/trig_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y84     my_Distance_meter/trig_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y84     my_Distance_meter/trig_cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y84     my_Distance_meter/trig_cnt_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y84     my_Distance_meter/distance_buffer_cm_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y84     my_Distance_meter/distance_buffer_cm_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y84     my_Distance_meter/distance_buffer_cm_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y87     my_Distance_meter/speaker_note_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y81     my_Distance_meter/trig_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y83     my_Distance_meter/trig_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y83     my_Distance_meter/trig_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y84     my_Distance_meter/trig_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y84     my_Distance_meter/trig_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y84     my_Distance_meter/trig_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y81     my_Distance_meter/trig_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y85     my_Distance_meter/trig_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y85     my_Distance_meter/trig_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y85     my_Distance_meter/trig_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y85     my_Distance_meter/trig_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y81     my_Distance_meter/trig_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y86     my_Distance_meter/trig_cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y86     my_Distance_meter/trig_cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y86     my_Distance_meter/trig_cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y86     my_Distance_meter/trig_cnt_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clocking
  To Clock:  clkfbout_clocking

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clocking
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    my_clocking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clocking
  To Clock:  CLK_25_clocking

Setup :            0  Failing Endpoints,  Worst Slack       13.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.117ns  (required time - arrival time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        5.775ns  (logic 1.169ns (20.244%)  route 4.606ns (79.756%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 19.037 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.549    19.037    my_Distance_meter/clk_camera
    SLICE_X43Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    19.493 r  my_Distance_meter/distance_buffer_cm_reg[5]/Q
                         net (fo=50, routed)          2.011    21.504    my_char_rom_dist_meter/distance_cm[5]
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.124    21.628 r  my_char_rom_dist_meter/char_line_pixels_reg_i_143/O
                         net (fo=1, routed)           0.466    22.094    my_char_rom_dist_meter/char_line_pixels_reg_i_143_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    22.218 r  my_char_rom_dist_meter/char_line_pixels_reg_i_131/O
                         net (fo=1, routed)           0.495    22.713    my_char_rom_dist_meter/char_line_pixels_reg_i_131_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I0_O)        0.124    22.837 r  my_char_rom_dist_meter/char_line_pixels_reg_i_92/O
                         net (fo=1, routed)           0.806    23.643    my_Distance_meter/distance_buffer_cm_reg[8]_2
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    23.767 r  my_Distance_meter/char_line_pixels_reg_i_46/O
                         net (fo=1, routed)           0.000    23.767    my_Distance_meter/char_line_pixels_reg_i_46_n_0
    SLICE_X43Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    23.984 r  my_Distance_meter/char_line_pixels_reg_i_14/O
                         net (fo=1, routed)           0.828    24.812    my_font_rom/ADDRBWRADDR[4]
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.478    38.483    my_font_rom/clk_vga
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.398    38.881    
                         clock uncertainty           -0.211    38.670    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.741    37.929    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                         -24.812    
  -------------------------------------------------------------------
                         slack                                 13.117    

Slack (MET) :             13.312ns  (required time - arrival time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        5.581ns  (logic 1.161ns (20.801%)  route 4.420ns (79.199%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 19.037 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.549    19.037    my_Distance_meter/clk_camera
    SLICE_X43Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    19.493 r  my_Distance_meter/distance_buffer_cm_reg[5]/Q
                         net (fo=50, routed)          1.672    21.165    my_char_rom_dist_meter/distance_cm[5]
    SLICE_X44Y87         LUT6 (Prop_lut6_I1_O)        0.124    21.289 r  my_char_rom_dist_meter/char_line_pixels_reg_i_136/O
                         net (fo=1, routed)           0.298    21.586    my_char_rom_dist_meter/char_line_pixels_reg_i_136_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.124    21.710 r  my_char_rom_dist_meter/char_line_pixels_reg_i_118/O
                         net (fo=1, routed)           0.810    22.521    my_char_rom_dist_meter/char_line_pixels_reg_i_118_n_0
    SLICE_X42Y86         LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  my_char_rom_dist_meter/char_line_pixels_reg_i_85/O
                         net (fo=1, routed)           0.808    23.453    my_Distance_meter/distance_buffer_cm_reg[8]_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I5_O)        0.124    23.577 r  my_Distance_meter/char_line_pixels_reg_i_41/O
                         net (fo=1, routed)           0.000    23.577    my_Distance_meter/char_line_pixels_reg_i_41_n_0
    SLICE_X42Y85         MUXF7 (Prop_muxf7_I0_O)      0.209    23.786 r  my_Distance_meter/char_line_pixels_reg_i_12/O
                         net (fo=1, routed)           0.833    24.619    my_font_rom/ADDRBWRADDR[6]
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.478    38.483    my_font_rom/clk_vga
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.398    38.881    
                         clock uncertainty           -0.211    38.670    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.739    37.931    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         37.931    
                         arrival time                         -24.619    
  -------------------------------------------------------------------
                         slack                                 13.312    

Slack (MET) :             13.559ns  (required time - arrival time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        5.335ns  (logic 1.045ns (19.589%)  route 4.290ns (80.411%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 19.035 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.547    19.035    my_Distance_meter/clk_camera
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    19.491 r  my_Distance_meter/distance_buffer_cm_reg[6]/Q
                         net (fo=48, routed)          1.844    21.335    my_char_rom_dist_meter/distance_cm[6]
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.124    21.459 r  my_char_rom_dist_meter/char_line_pixels_reg_i_126/O
                         net (fo=1, routed)           1.037    22.496    my_Distance_meter/distance_buffer_cm_reg[6]_1
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124    22.620 r  my_Distance_meter/char_line_pixels_reg_i_89/O
                         net (fo=1, routed)           0.426    23.045    my_Distance_meter/char_line_pixels_reg_i_89_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I1_O)        0.124    23.169 r  my_Distance_meter/char_line_pixels_reg_i_44/O
                         net (fo=1, routed)           0.000    23.169    my_Distance_meter/char_line_pixels_reg_i_44_n_0
    SLICE_X39Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    23.386 r  my_Distance_meter/char_line_pixels_reg_i_13/O
                         net (fo=1, routed)           0.983    24.370    my_font_rom/ADDRBWRADDR[5]
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.478    38.483    my_font_rom/clk_vga
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.398    38.881    
                         clock uncertainty           -0.211    38.670    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.741    37.929    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                         -24.370    
  -------------------------------------------------------------------
                         slack                                 13.559    

Slack (MET) :             14.051ns  (required time - arrival time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        4.840ns  (logic 1.308ns (27.022%)  route 3.532ns (72.978%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 19.037 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.549    19.037    my_Distance_meter/clk_camera
    SLICE_X43Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    19.493 r  my_Distance_meter/distance_buffer_cm_reg[5]/Q
                         net (fo=50, routed)          1.717    21.211    my_char_rom_dist_meter/distance_cm[5]
    SLICE_X38Y88         LUT6 (Prop_lut6_I3_O)        0.124    21.335 r  my_char_rom_dist_meter/char_line_pixels_reg_i_116/O
                         net (fo=1, routed)           0.000    21.335    my_char_rom_dist_meter/char_line_pixels_reg_i_116_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    21.549 r  my_char_rom_dist_meter/char_line_pixels_reg_i_83/O
                         net (fo=1, routed)           0.957    22.506    my_draw_distance_char/distance_buffer_cm_reg[8]
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.297    22.803 r  my_draw_distance_char/char_line_pixels_reg_i_40/O
                         net (fo=1, routed)           0.000    22.803    my_draw_distance_char/char_line_pixels_reg_i_40_n_0
    SLICE_X37Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    23.020 r  my_draw_distance_char/char_line_pixels_reg_i_11/O
                         net (fo=1, routed)           0.858    23.878    my_font_rom/ADDRBWRADDR[7]
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.478    38.483    my_font_rom/clk_vga
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.398    38.881    
                         clock uncertainty           -0.211    38.670    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.741    37.929    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                         -23.878    
  -------------------------------------------------------------------
                         slack                                 14.051    

Slack (MET) :             14.556ns  (required time - arrival time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        4.510ns  (logic 0.828ns (18.360%)  route 3.682ns (81.640%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 19.038 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.550    19.038    my_Distance_meter/clk_camera
    SLICE_X45Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456    19.494 r  my_Distance_meter/distance_buffer_cm_reg[2]/Q
                         net (fo=33, routed)          1.113    20.608    my_char_rom_dist_meter/distance_cm[2]
    SLICE_X39Y86         LUT5 (Prop_lut5_I3_O)        0.124    20.732 r  my_char_rom_dist_meter/char_line_pixels_reg_i_80/O
                         net (fo=2, routed)           0.529    21.260    my_char_rom_dist_meter/char_line_pixels_reg_i_80_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I2_O)        0.124    21.384 r  my_char_rom_dist_meter/char_line_pixels_reg_i_38/O
                         net (fo=9, routed)           1.095    22.480    my_draw_distance_char/distance_buffer_cm_reg[7]
    SLICE_X43Y85         LUT6 (Prop_lut6_I5_O)        0.124    22.604 r  my_draw_distance_char/char_line_pixels_reg_i_8/O
                         net (fo=1, routed)           0.944    23.548    my_font_rom/ADDRBWRADDR[10]
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.478    38.483    my_font_rom/clk_vga
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.398    38.881    
                         clock uncertainty           -0.211    38.670    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    38.104    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                         -23.548    
  -------------------------------------------------------------------
                         slack                                 14.556    

Slack (MET) :             15.007ns  (required time - arrival time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        4.059ns  (logic 0.828ns (20.398%)  route 3.231ns (79.602%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 19.038 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.550    19.038    my_Distance_meter/clk_camera
    SLICE_X45Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456    19.494 f  my_Distance_meter/distance_buffer_cm_reg[2]/Q
                         net (fo=33, routed)          1.183    20.677    my_char_rom_dist_meter/distance_cm[2]
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124    20.801 r  my_char_rom_dist_meter/char_line_pixels_reg_i_79/O
                         net (fo=1, routed)           0.433    21.234    my_char_rom_dist_meter/char_line_pixels_reg_i_79_n_0
    SLICE_X40Y87         LUT4 (Prop_lut4_I1_O)        0.124    21.358 r  my_char_rom_dist_meter/char_line_pixels_reg_i_37/O
                         net (fo=6, routed)           0.899    22.258    my_draw_distance_char/distance_buffer_cm_reg[7]_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I5_O)        0.124    22.382 r  my_draw_distance_char/char_line_pixels_reg_i_10/O
                         net (fo=1, routed)           0.716    23.097    my_font_rom/ADDRBWRADDR[8]
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.478    38.483    my_font_rom/clk_vga
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.398    38.881    
                         clock uncertainty           -0.211    38.670    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.104    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                         -23.097    
  -------------------------------------------------------------------
                         slack                                 15.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.248ns (25.204%)  route 0.736ns (74.796%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.557    -0.624    my_Distance_meter/clk_camera
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_Distance_meter/distance_buffer_cm_reg[8]/Q
                         net (fo=29, routed)          0.373    -0.110    my_draw_distance_char/distance_cm[0]
    SLICE_X37Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.065 r  my_draw_distance_char/char_line_pixels_reg_i_39/O
                         net (fo=1, routed)           0.000    -0.065    my_draw_distance_char/char_line_pixels_reg_i_39_n_0
    SLICE_X37Y85         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.003 r  my_draw_distance_char/char_line_pixels_reg_i_11/O
                         net (fo=1, routed)           0.363     0.360    my_font_rom/ADDRBWRADDR[7]
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.871    -0.818    my_font_rom/clk_vga
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.211    -0.052    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.120     0.068    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.293ns (27.666%)  route 0.766ns (72.334%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.558    -0.623    my_Distance_meter/clk_camera
    SLICE_X44Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  my_Distance_meter/distance_buffer_cm_reg[4]/Q
                         net (fo=35, routed)          0.293    -0.189    my_char_rom_dist_meter/distance_cm[4]
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.144 r  my_char_rom_dist_meter/char_line_pixels_reg_i_87/O
                         net (fo=1, routed)           0.050    -0.094    my_Distance_meter/distance_buffer_cm_reg[8]_4
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.049 r  my_Distance_meter/char_line_pixels_reg_i_43/O
                         net (fo=1, routed)           0.000    -0.049    my_Distance_meter/char_line_pixels_reg_i_43_n_0
    SLICE_X39Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     0.013 r  my_Distance_meter/char_line_pixels_reg_i_13/O
                         net (fo=1, routed)           0.422     0.436    my_font_rom/ADDRBWRADDR[5]
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.871    -0.818    my_font_rom/clk_vga
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.211    -0.052    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.120     0.068    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.293ns (26.800%)  route 0.800ns (73.200%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.557    -0.624    my_Distance_meter/clk_camera
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_Distance_meter/distance_buffer_cm_reg[8]/Q
                         net (fo=29, routed)          0.273    -0.210    my_Distance_meter/distance_cm[8]
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.045    -0.165 r  my_Distance_meter/char_line_pixels_reg_i_84/O
                         net (fo=1, routed)           0.164    -0.001    my_Distance_meter/char_line_pixels_reg_i_84_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.044 r  my_Distance_meter/char_line_pixels_reg_i_41/O
                         net (fo=1, routed)           0.000     0.044    my_Distance_meter/char_line_pixels_reg_i_41_n_0
    SLICE_X42Y85         MUXF7 (Prop_muxf7_I0_O)      0.062     0.106 r  my_Distance_meter/char_line_pixels_reg_i_12/O
                         net (fo=1, routed)           0.363     0.469    my_font_rom/ADDRBWRADDR[6]
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.871    -0.818    my_font_rom/clk_vga
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.211    -0.052    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.120     0.068    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.293ns (26.481%)  route 0.813ns (73.519%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.557    -0.624    my_Distance_meter/clk_camera
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_Distance_meter/distance_buffer_cm_reg[8]/Q
                         net (fo=29, routed)          0.176    -0.308    my_char_rom_dist_meter/distance_cm[8]
    SLICE_X42Y84         LUT5 (Prop_lut5_I3_O)        0.045    -0.263 r  my_char_rom_dist_meter/char_line_pixels_reg_i_91/O
                         net (fo=1, routed)           0.279     0.017    my_Distance_meter/distance_buffer_cm_reg[6]_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.045     0.062 r  my_Distance_meter/char_line_pixels_reg_i_45/O
                         net (fo=1, routed)           0.000     0.062    my_Distance_meter/char_line_pixels_reg_i_45_n_0
    SLICE_X43Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     0.124 r  my_Distance_meter/char_line_pixels_reg_i_14/O
                         net (fo=1, routed)           0.359     0.482    my_font_rom/ADDRBWRADDR[4]
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.871    -0.818    my_font_rom/clk_vga
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.211    -0.052    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.120     0.068    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.231ns (17.569%)  route 1.084ns (82.431%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.557    -0.624    my_Distance_meter/clk_camera
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_Distance_meter/distance_buffer_cm_reg[6]/Q
                         net (fo=48, routed)          0.398    -0.085    my_char_rom_dist_meter/distance_cm[6]
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.045    -0.040 r  my_char_rom_dist_meter/char_line_pixels_reg_i_38/O
                         net (fo=9, routed)           0.368     0.328    my_draw_distance_char/distance_buffer_cm_reg[7]
    SLICE_X43Y85         LUT6 (Prop_lut6_I1_O)        0.045     0.373 r  my_draw_distance_char/char_line_pixels_reg_i_10/O
                         net (fo=1, routed)           0.318     0.691    my_font_rom/ADDRBWRADDR[8]
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.871    -0.818    my_font_rom/clk_vga
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.211    -0.052    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.131    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 my_Distance_meter/distance_buffer_cm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.276ns (19.099%)  route 1.169ns (80.901%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.557    -0.624    my_Distance_meter/clk_camera
    SLICE_X43Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  my_Distance_meter/distance_buffer_cm_reg[5]/Q
                         net (fo=50, routed)          0.345    -0.138    my_char_rom_dist_meter/distance_cm[5]
    SLICE_X40Y87         LUT6 (Prop_lut6_I5_O)        0.045    -0.093 r  my_char_rom_dist_meter/char_line_pixels_reg_i_79/O
                         net (fo=1, routed)           0.137     0.044    my_char_rom_dist_meter/char_line_pixels_reg_i_79_n_0
    SLICE_X40Y87         LUT4 (Prop_lut4_I1_O)        0.045     0.089 r  my_char_rom_dist_meter/char_line_pixels_reg_i_37/O
                         net (fo=6, routed)           0.290     0.380    my_draw_distance_char/distance_buffer_cm_reg[7]_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.425 r  my_draw_distance_char/char_line_pixels_reg_i_8/O
                         net (fo=1, routed)           0.396     0.821    my_font_rom/ADDRBWRADDR[10]
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.871    -0.818    my_font_rom/clk_vga
    RAMB18_X1Y34         RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.211    -0.052    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.131    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.690    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clocking
  To Clock:  CLK_50_clocking

Setup :            0  Failing Endpoints,  Worst Slack       13.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.940ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/echo_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.608ns (12.383%)  route 4.302ns (87.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 18.429 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         3.005     2.501    my_resetlocked/Q[0]
    SLICE_X41Y81         LUT2 (Prop_lut2_I0_O)        0.152     2.653 r  my_resetlocked/echo_cnt[1]_i_1/O
                         net (fo=20, routed)          1.297     3.950    my_Distance_meter/safestart_reg[3]
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.425    18.429    my_Distance_meter/clk_camera
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[1]/C
                         clock pessimism              0.398    18.827    
                         clock uncertainty           -0.211    18.616    
    SLICE_X42Y78         FDRE (Setup_fdre_C_R)       -0.726    17.890    my_Distance_meter/echo_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.890    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                 13.940    

Slack (MET) :             13.940ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/echo_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.608ns (12.383%)  route 4.302ns (87.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 18.429 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         3.005     2.501    my_resetlocked/Q[0]
    SLICE_X41Y81         LUT2 (Prop_lut2_I0_O)        0.152     2.653 r  my_resetlocked/echo_cnt[1]_i_1/O
                         net (fo=20, routed)          1.297     3.950    my_Distance_meter/safestart_reg[3]
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.425    18.429    my_Distance_meter/clk_camera
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[2]/C
                         clock pessimism              0.398    18.827    
                         clock uncertainty           -0.211    18.616    
    SLICE_X42Y78         FDRE (Setup_fdre_C_R)       -0.726    17.890    my_Distance_meter/echo_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.890    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                 13.940    

Slack (MET) :             13.940ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/echo_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.608ns (12.383%)  route 4.302ns (87.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 18.429 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         3.005     2.501    my_resetlocked/Q[0]
    SLICE_X41Y81         LUT2 (Prop_lut2_I0_O)        0.152     2.653 r  my_resetlocked/echo_cnt[1]_i_1/O
                         net (fo=20, routed)          1.297     3.950    my_Distance_meter/safestart_reg[3]
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.425    18.429    my_Distance_meter/clk_camera
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[3]/C
                         clock pessimism              0.398    18.827    
                         clock uncertainty           -0.211    18.616    
    SLICE_X42Y78         FDRE (Setup_fdre_C_R)       -0.726    17.890    my_Distance_meter/echo_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.890    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                 13.940    

Slack (MET) :             13.940ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/echo_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.608ns (12.383%)  route 4.302ns (87.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 18.429 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         3.005     2.501    my_resetlocked/Q[0]
    SLICE_X41Y81         LUT2 (Prop_lut2_I0_O)        0.152     2.653 r  my_resetlocked/echo_cnt[1]_i_1/O
                         net (fo=20, routed)          1.297     3.950    my_Distance_meter/safestart_reg[3]
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.425    18.429    my_Distance_meter/clk_camera
    SLICE_X42Y78         FDRE                                         r  my_Distance_meter/echo_cnt_reg[4]/C
                         clock pessimism              0.398    18.827    
                         clock uncertainty           -0.211    18.616    
    SLICE_X42Y78         FDRE (Setup_fdre_C_R)       -0.726    17.890    my_Distance_meter/echo_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.890    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                 13.940    

Slack (MET) :             13.990ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/echo_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.608ns (12.507%)  route 4.253ns (87.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 18.430 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         3.005     2.501    my_resetlocked/Q[0]
    SLICE_X41Y81         LUT2 (Prop_lut2_I0_O)        0.152     2.653 r  my_resetlocked/echo_cnt[1]_i_1/O
                         net (fo=20, routed)          1.248     3.901    my_Distance_meter/safestart_reg[3]
    SLICE_X42Y79         FDRE                                         r  my_Distance_meter/echo_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.426    18.430    my_Distance_meter/clk_camera
    SLICE_X42Y79         FDRE                                         r  my_Distance_meter/echo_cnt_reg[5]/C
                         clock pessimism              0.398    18.828    
                         clock uncertainty           -0.211    18.617    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.726    17.891    my_Distance_meter/echo_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         17.891    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                 13.990    

Slack (MET) :             13.990ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/echo_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.608ns (12.507%)  route 4.253ns (87.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 18.430 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         3.005     2.501    my_resetlocked/Q[0]
    SLICE_X41Y81         LUT2 (Prop_lut2_I0_O)        0.152     2.653 r  my_resetlocked/echo_cnt[1]_i_1/O
                         net (fo=20, routed)          1.248     3.901    my_Distance_meter/safestart_reg[3]
    SLICE_X42Y79         FDRE                                         r  my_Distance_meter/echo_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.426    18.430    my_Distance_meter/clk_camera
    SLICE_X42Y79         FDRE                                         r  my_Distance_meter/echo_cnt_reg[6]/C
                         clock pessimism              0.398    18.828    
                         clock uncertainty           -0.211    18.617    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.726    17.891    my_Distance_meter/echo_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         17.891    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                 13.990    

Slack (MET) :             13.990ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/echo_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.608ns (12.507%)  route 4.253ns (87.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 18.430 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         3.005     2.501    my_resetlocked/Q[0]
    SLICE_X41Y81         LUT2 (Prop_lut2_I0_O)        0.152     2.653 r  my_resetlocked/echo_cnt[1]_i_1/O
                         net (fo=20, routed)          1.248     3.901    my_Distance_meter/safestart_reg[3]
    SLICE_X42Y79         FDRE                                         r  my_Distance_meter/echo_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.426    18.430    my_Distance_meter/clk_camera
    SLICE_X42Y79         FDRE                                         r  my_Distance_meter/echo_cnt_reg[7]/C
                         clock pessimism              0.398    18.828    
                         clock uncertainty           -0.211    18.617    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.726    17.891    my_Distance_meter/echo_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         17.891    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                 13.990    

Slack (MET) :             13.990ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/echo_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.608ns (12.507%)  route 4.253ns (87.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 18.430 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         3.005     2.501    my_resetlocked/Q[0]
    SLICE_X41Y81         LUT2 (Prop_lut2_I0_O)        0.152     2.653 r  my_resetlocked/echo_cnt[1]_i_1/O
                         net (fo=20, routed)          1.248     3.901    my_Distance_meter/safestart_reg[3]
    SLICE_X42Y79         FDRE                                         r  my_Distance_meter/echo_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.426    18.430    my_Distance_meter/clk_camera
    SLICE_X42Y79         FDRE                                         r  my_Distance_meter/echo_cnt_reg[8]/C
                         clock pessimism              0.398    18.828    
                         clock uncertainty           -0.211    18.617    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.726    17.891    my_Distance_meter/echo_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         17.891    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                 13.990    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/echo_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.608ns (13.297%)  route 3.965ns (86.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 18.430 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         3.005     2.501    my_resetlocked/Q[0]
    SLICE_X41Y81         LUT2 (Prop_lut2_I0_O)        0.152     2.653 r  my_resetlocked/echo_cnt[1]_i_1/O
                         net (fo=20, routed)          0.959     3.613    my_Distance_meter/safestart_reg[3]
    SLICE_X42Y80         FDRE                                         r  my_Distance_meter/echo_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.426    18.430    my_Distance_meter/clk_camera
    SLICE_X42Y80         FDRE                                         r  my_Distance_meter/echo_cnt_reg[10]/C
                         clock pessimism              0.398    18.828    
                         clock uncertainty           -0.211    18.617    
    SLICE_X42Y80         FDRE (Setup_fdre_C_R)       -0.726    17.891    my_Distance_meter/echo_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         17.891    
                         arrival time                          -3.613    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/echo_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.608ns (13.297%)  route 3.965ns (86.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 18.430 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         3.005     2.501    my_resetlocked/Q[0]
    SLICE_X41Y81         LUT2 (Prop_lut2_I0_O)        0.152     2.653 r  my_resetlocked/echo_cnt[1]_i_1/O
                         net (fo=20, routed)          0.959     3.613    my_Distance_meter/safestart_reg[3]
    SLICE_X42Y80         FDRE                                         r  my_Distance_meter/echo_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         1.426    18.430    my_Distance_meter/clk_camera
    SLICE_X42Y80         FDRE                                         r  my_Distance_meter/echo_cnt_reg[11]/C
                         clock pessimism              0.398    18.828    
                         clock uncertainty           -0.211    18.617    
    SLICE_X42Y80         FDRE (Setup_fdre_C_R)       -0.726    17.891    my_Distance_meter/echo_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         17.891    
                         arrival time                          -3.613    
  -------------------------------------------------------------------
                         slack                                 14.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/speaker_note_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.141ns (15.814%)  route 0.751ns (84.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.751     0.270    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X46Y86         FDRE                                         r  my_Distance_meter/speaker_note_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.826    -0.863    my_Distance_meter/clk_camera
    SLICE_X46Y86         FDRE                                         r  my_Distance_meter/speaker_note_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.211    -0.097    
    SLICE_X46Y86         FDRE (Hold_fdre_C_R)         0.009    -0.088    my_Distance_meter/speaker_note_reg[0]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/speaker_note_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.141ns (15.814%)  route 0.751ns (84.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.751     0.270    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X46Y86         FDRE                                         r  my_Distance_meter/speaker_note_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.826    -0.863    my_Distance_meter/clk_camera
    SLICE_X46Y86         FDRE                                         r  my_Distance_meter/speaker_note_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.211    -0.097    
    SLICE_X46Y86         FDRE (Hold_fdre_C_R)         0.009    -0.088    my_Distance_meter/speaker_note_reg[1]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/speaker_note_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.141ns (15.814%)  route 0.751ns (84.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.751     0.270    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X46Y86         FDRE                                         r  my_Distance_meter/speaker_note_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.826    -0.863    my_Distance_meter/clk_camera
    SLICE_X46Y86         FDRE                                         r  my_Distance_meter/speaker_note_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.211    -0.097    
    SLICE_X46Y86         FDRE (Hold_fdre_C_R)         0.009    -0.088    my_Distance_meter/speaker_note_reg[2]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/speaker_note_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.141ns (15.814%)  route 0.751ns (84.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.751     0.270    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X46Y86         FDRE                                         r  my_Distance_meter/speaker_note_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.826    -0.863    my_Distance_meter/clk_camera
    SLICE_X46Y86         FDRE                                         r  my_Distance_meter/speaker_note_reg[3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.211    -0.097    
    SLICE_X46Y86         FDRE (Hold_fdre_C_R)         0.009    -0.088    my_Distance_meter/speaker_note_reg[3]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/speaker_note_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.141ns (15.066%)  route 0.795ns (84.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.795     0.315    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X46Y87         FDRE                                         r  my_Distance_meter/speaker_note_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.827    -0.862    my_Distance_meter/clk_camera
    SLICE_X46Y87         FDRE                                         r  my_Distance_meter/speaker_note_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X46Y87         FDRE (Hold_fdre_C_R)         0.009    -0.087    my_Distance_meter/speaker_note_reg[4]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.141ns (14.898%)  route 0.805ns (85.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.805     0.325    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.825    -0.865    my_Distance_meter/clk_camera
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[6]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.211    -0.099    
    SLICE_X43Y84         FDRE (Hold_fdre_C_R)        -0.018    -0.117    my_Distance_meter/distance_buffer_cm_reg[6]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.141ns (14.898%)  route 0.805ns (85.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.805     0.325    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.825    -0.865    my_Distance_meter/clk_camera
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[7]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.211    -0.099    
    SLICE_X43Y84         FDRE (Hold_fdre_C_R)        -0.018    -0.117    my_Distance_meter/distance_buffer_cm_reg[7]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.141ns (14.898%)  route 0.805ns (85.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.805     0.325    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.825    -0.865    my_Distance_meter/clk_camera
    SLICE_X43Y84         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[8]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.211    -0.099    
    SLICE_X43Y84         FDRE (Hold_fdre_C_R)        -0.018    -0.117    my_Distance_meter/distance_buffer_cm_reg[8]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/distance_buffer_cm_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.141ns (13.917%)  route 0.872ns (86.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.872     0.392    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X43Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.826    -0.864    my_Distance_meter/clk_camera
    SLICE_X43Y86         FDRE                                         r  my_Distance_meter/distance_buffer_cm_reg[5]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.211    -0.098    
    SLICE_X43Y86         FDRE (Hold_fdre_C_R)        -0.018    -0.116    my_Distance_meter/distance_buffer_cm_reg[5]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_Distance_meter/trig_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.186ns (14.796%)  route 1.071ns (85.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.559     0.079    my_Distance_meter/safestart_reg[3]_0[0]
    SLICE_X53Y84         LUT6 (Prop_lut6_I5_O)        0.045     0.124 r  my_Distance_meter/trig_cnt[0]_i_1/O
                         net (fo=25, routed)          0.512     0.636    my_Distance_meter/trig_cnt[0]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  my_Distance_meter/trig_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=172, routed)         0.828    -0.861    my_Distance_meter/clk_camera
    SLICE_X52Y84         FDRE                                         r  my_Distance_meter/trig_cnt_reg[12]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.211    -0.095    
    SLICE_X52Y84         FDRE (Hold_fdre_C_R)         0.009    -0.086    my_Distance_meter/trig_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.722    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_25_clocking
  To Clock:  CLK_25_clocking

Setup :            0  Failing Endpoints,  Worst Slack       32.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.697ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.022ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][4]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 0.456ns (6.128%)  route 6.985ns (93.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         6.985     6.481    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X41Y62         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.433    38.437    my_draw_rect_char/my_delay/clk_vga
    SLICE_X41Y62         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][4]/C
                         clock pessimism              0.562    38.999    
                         clock uncertainty           -0.091    38.908    
    SLICE_X41Y62         FDCE (Recov_fdce_C_CLR)     -0.405    38.503    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][4]
  -------------------------------------------------------------------
                         required time                         38.503    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                 32.022    

Slack (MET) :             32.157ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][11]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 0.456ns (6.241%)  route 6.851ns (93.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         6.851     6.347    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X40Y61         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.434    38.438    my_draw_rect_char/my_delay/clk_vga
    SLICE_X40Y61         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][11]/C
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.091    38.909    
    SLICE_X40Y61         FDCE (Recov_fdce_C_CLR)     -0.405    38.504    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][11]
  -------------------------------------------------------------------
                         required time                         38.504    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                 32.157    

Slack (MET) :             32.161ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][5]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 0.456ns (6.244%)  route 6.847ns (93.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         6.847     6.343    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X41Y61         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.434    38.438    my_draw_rect_char/my_delay/clk_vga
    SLICE_X41Y61         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][5]/C
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.091    38.909    
    SLICE_X41Y61         FDCE (Recov_fdce_C_CLR)     -0.405    38.504    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][5]
  -------------------------------------------------------------------
                         required time                         38.504    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                 32.161    

Slack (MET) :             32.215ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/del_mem_reg[0][4]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 0.456ns (6.290%)  route 6.794ns (93.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         6.794     6.290    my_draw_distance_char/my_delay/safestart_reg[3][0]
    SLICE_X39Y55         FDCE                                         f  my_draw_distance_char/my_delay/del_mem_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.435    38.439    my_draw_distance_char/my_delay/clk_vga
    SLICE_X39Y55         FDCE                                         r  my_draw_distance_char/my_delay/del_mem_reg[0][4]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.091    38.910    
    SLICE_X39Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.505    my_draw_distance_char/my_delay/del_mem_reg[0][4]
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 32.215    

Slack (MET) :             32.215ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][4]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 0.456ns (6.290%)  route 6.794ns (93.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         6.794     6.290    my_draw_distance_char/my_delay/safestart_reg[3][0]
    SLICE_X39Y55         FDCE                                         f  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.435    38.439    my_draw_distance_char/my_delay/clk_vga
    SLICE_X39Y55         FDCE                                         r  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][4]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.091    38.910    
    SLICE_X39Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.505    my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][4]
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 32.215    

Slack (MET) :             32.301ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][0]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 0.456ns (6.290%)  route 6.794ns (93.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         6.794     6.290    my_draw_distance_char/my_delay/safestart_reg[3][0]
    SLICE_X38Y55         FDCE                                         f  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.435    38.439    my_draw_distance_char/my_delay/clk_vga
    SLICE_X38Y55         FDCE                                         r  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][0]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.091    38.910    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.319    38.591    my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         38.591    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 32.301    

Slack (MET) :             32.301ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][1]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 0.456ns (6.290%)  route 6.794ns (93.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         6.794     6.290    my_draw_distance_char/my_delay/safestart_reg[3][0]
    SLICE_X38Y55         FDCE                                         f  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.435    38.439    my_draw_distance_char/my_delay/clk_vga
    SLICE_X38Y55         FDCE                                         r  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][1]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.091    38.910    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.319    38.591    my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         38.591    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 32.301    

Slack (MET) :             32.301ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][2]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 0.456ns (6.290%)  route 6.794ns (93.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         6.794     6.290    my_draw_distance_char/my_delay/safestart_reg[3][0]
    SLICE_X38Y55         FDCE                                         f  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.435    38.439    my_draw_distance_char/my_delay/clk_vga
    SLICE_X38Y55         FDCE                                         r  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][2]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.091    38.910    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.319    38.591    my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][2]
  -------------------------------------------------------------------
                         required time                         38.591    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 32.301    

Slack (MET) :             32.314ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/del_mem_reg[0][10]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.456ns (6.377%)  route 6.695ns (93.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         6.695     6.191    my_draw_distance_char/my_delay/safestart_reg[3][0]
    SLICE_X40Y60         FDCE                                         f  my_draw_distance_char/my_delay/del_mem_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.435    38.439    my_draw_distance_char/my_delay/clk_vga
    SLICE_X40Y60         FDCE                                         r  my_draw_distance_char/my_delay/del_mem_reg[0][10]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.091    38.910    
    SLICE_X40Y60         FDCE (Recov_fdce_C_CLR)     -0.405    38.505    my_draw_distance_char/my_delay/del_mem_reg[0][10]
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                 32.314    

Slack (MET) :             32.462ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/del_mem_reg[0][5]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 0.456ns (6.512%)  route 6.547ns (93.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.552    -0.960    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.456    -0.504 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         6.547     6.043    my_draw_distance_char/my_delay/safestart_reg[3][0]
    SLICE_X40Y59         FDCE                                         f  my_draw_distance_char/my_delay/del_mem_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         1.435    38.439    my_draw_distance_char/my_delay/clk_vga
    SLICE_X40Y59         FDCE                                         r  my_draw_distance_char/my_delay/del_mem_reg[0][5]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.091    38.910    
    SLICE_X40Y59         FDCE (Recov_fdce_C_CLR)     -0.405    38.505    my_draw_distance_char/my_delay/del_mem_reg[0][5]
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                 32.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][13]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.023%)  route 0.499ns (77.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.499     0.019    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X48Y86         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.828    -0.861    my_draw_rect_char/my_delay/clk_vga
    SLICE_X48Y86         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][13]/C
                         clock pessimism              0.275    -0.586    
    SLICE_X48Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    my_draw_rect_char/my_delay/del_mem_reg[0][13]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][13]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.023%)  route 0.499ns (77.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.499     0.019    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X48Y86         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.828    -0.861    my_draw_rect_char/my_delay/clk_vga
    SLICE_X48Y86         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][13]/C
                         clock pessimism              0.275    -0.586    
    SLICE_X48Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][13]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/del_mem_reg[0][23]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.607%)  route 0.617ns (81.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.617     0.137    my_draw_distance_char/my_delay/safestart_reg[3][0]
    SLICE_X47Y85         FDCE                                         f  my_draw_distance_char/my_delay/del_mem_reg[0][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.826    -0.863    my_draw_distance_char/my_delay/clk_vga
    SLICE_X47Y85         FDCE                                         r  my_draw_distance_char/my_delay/del_mem_reg[0][23]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X47Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.680    my_draw_distance_char/my_delay/del_mem_reg[0][23]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][23]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.607%)  route 0.617ns (81.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.617     0.137    my_draw_distance_char/my_delay/safestart_reg[3][0]
    SLICE_X47Y85         FDCE                                         f  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.826    -0.863    my_draw_distance_char/my_delay/clk_vga
    SLICE_X47Y85         FDCE                                         r  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][23]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X47Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.680    my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][23]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][14]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.607%)  route 0.617ns (81.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.617     0.137    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X47Y85         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.826    -0.863    my_draw_rect_char/my_delay/clk_vga
    SLICE_X47Y85         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][14]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X47Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.680    my_draw_rect_char/my_delay/del_mem_reg[0][14]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][14]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.607%)  route 0.617ns (81.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.617     0.137    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X47Y85         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.826    -0.863    my_draw_rect_char/my_delay/clk_vga
    SLICE_X47Y85         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][14]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X47Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.680    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/del_mem_reg[0][24]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.203%)  route 0.679ns (82.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.679     0.198    my_draw_distance_char/my_delay/safestart_reg[3][0]
    SLICE_X46Y84         FDCE                                         f  my_draw_distance_char/my_delay/del_mem_reg[0][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.826    -0.864    my_draw_distance_char/my_delay/clk_vga
    SLICE_X46Y84         FDCE                                         r  my_draw_distance_char/my_delay/del_mem_reg[0][24]/C
                         clock pessimism              0.275    -0.589    
    SLICE_X46Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.656    my_draw_distance_char/my_delay/del_mem_reg[0][24]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][23]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.203%)  route 0.679ns (82.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.679     0.198    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X46Y84         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.826    -0.864    my_draw_rect_char/my_delay/clk_vga
    SLICE_X46Y84         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][23]/C
                         clock pessimism              0.275    -0.589    
    SLICE_X46Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.656    my_draw_rect_char/my_delay/del_mem_reg[0][23]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][23]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.203%)  route 0.679ns (82.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.679     0.198    my_draw_rect_char/my_delay/safestart_reg[3][0]
    SLICE_X46Y84         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.826    -0.864    my_draw_rect_char/my_delay/clk_vga
    SLICE_X46Y84         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][23]/C
                         clock pessimism              0.275    -0.589    
    SLICE_X46Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.656    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][23]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][24]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.203%)  route 0.679ns (82.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.560    -0.621    my_resetlocked/clk_vga
    SLICE_X51Y84         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=462, routed)         0.679     0.198    my_draw_distance_char/my_delay/safestart_reg[3][0]
    SLICE_X47Y84         FDCE                                         f  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=695, routed)         0.826    -0.864    my_draw_distance_char/my_delay/clk_vga
    SLICE_X47Y84         FDCE                                         r  my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][24]/C
                         clock pessimism              0.275    -0.589    
    SLICE_X47Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.681    my_draw_distance_char/my_delay/delay_stage[1].del_mem_reg[1][24]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.880    





