module and_gate_tb();
    reg a, b;       
    wire y;        

    and_gate dut (
        .a(a),
        .b(b),
        .y(y) );
    always #5 a = ~a;
    always #10 b = ~b;

    initial begin
        a = 0;
        b = 0;

        // Monitor changes in inputs and output
        $monitor("Time: %0t | a: %b | b: %b | y: %b", $time, a, b, y);

        // Run simulation for 200 time units and finish
        #200 $finish;
    end
endmodule
