Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 79175f3e2b994b1aa4dd67b70de9c261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_fourbit_substractor_behav xil_defaultlib.tb_fourbit_substractor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioural of entity xil_defaultlib.fourbit_substractor [fourbit_substractor_default]
Compiling architecture testbench of entity xil_defaultlib.tb_fourbit_substractor
Built simulation snapshot tb_fourbit_substractor_behav
