Project Informationc:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 01/28/2023 07:17:22

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

moris_computer
      EP1K100QC208-1       25     14     0    47104     95 %    13       0  %
moris_computer1
      EP1K10TC100-1        16     2      0    8192      66 %    2        0  %
moris_computer2
      EP1K10TC144-1        41     28     0    10240     83 %    416      72 %

TOTAL:                     82     44     0    65536     44 %    431      7  %

User Pins:                 26     16     0  



Project Informationc:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Informationc:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'Out1'
Connect: {moris_computer2@47,moris_computer@160}

For node name 'Out2'
Connect: {moris_computer2@130,moris_computer@161}

For node name 'Out3'
Connect: {moris_computer2@122,moris_computer@8}

For node name 'Out5'
Connect: {moris_computer2@141,moris_computer@164}

For node name 'Out6'
Connect: {moris_computer2@64,moris_computer@170}

For node name 'Out7'
Connect: {moris_computer2@137,moris_computer@167}

For node name 'Out4'
Connect: {moris_computer2@70,moris_computer@163}

For node name 'Out9'
Connect: {moris_computer2@117,moris_computer@162}

For node name 'Out10'
Connect: {moris_computer2@118,moris_computer@99}

For node name 'Out8'
Connect: {moris_computer2@144,moris_computer1@48}

For node name 'Out11'
Connect: {moris_computer2@128,moris_computer1@80}

For node name 'Out12'
Connect: {moris_computer2@133,moris_computer@104}

For node name 'Out13'
Connect: {moris_computer2@44,moris_computer@157}

For node name 'Out15'
Connect: {moris_computer2@119,moris_computer@158}

For node name '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|eq_node0' (Same as node '~PIN000')
Connect: {moris_computer@149,moris_computer1@40,moris_computer2@56}

For node name '|ar:2|4bitregister:41|D:53|lpm_ff:lpm_ff_component|dffs0' (Same as node '~PIN001')
Connect: {moris_computer2@81,moris_computer1@5,moris_computer@173}

For node name '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:132|result_node' (Same as node '~PIN002')
Connect: {moris_computer@148,moris_computer2@91}

For node name '|ar:2|4bitregister:39|D:50|lpm_ff:lpm_ff_component|dffs0' (Same as node '~PIN003')
Connect: {moris_computer2@32,moris_computer1@49,moris_computer@103}

For node name '|ar:2|4bitregister:39|D:51|lpm_ff:lpm_ff_component|dffs0' (Same as node '~PIN004')
Connect: {moris_computer2@80,moris_computer1@82,moris_computer@169}

For node name '|ar:2|4bitregister:39|D:52|lpm_ff:lpm_ff_component|dffs0' (Same as node '~PIN005')
Connect: {moris_computer2@97,moris_computer1@81,moris_computer@159}

For node name '|ar:2|4bitregister:39|D:53|lpm_ff:lpm_ff_component|dffs0' (Same as node '~PIN006')
Connect: {moris_computer2@95,moris_computer1@77,moris_computer@95}

For node name '|ar:2|4bitregister:40|D:50|lpm_ff:lpm_ff_component|dffs0' (Same as node '~PIN007')
Connect: {moris_computer2@69,moris_computer1@84,moris_computer@100}

For node name '|ar:2|4bitregister:40|D:51|lpm_ff:lpm_ff_component|dffs0' (Same as node '~PIN008')
Connect: {moris_computer2@112,moris_computer1@91,moris_computer@183}

For node name '|ar:2|4bitregister:40|D:52|lpm_ff:lpm_ff_component|dffs0' (Same as node '~PIN009')
Connect: {moris_computer2@114,moris_computer1@89,moris_computer@79}

For node name '|ar:2|4bitregister:40|D:53|lpm_ff:lpm_ff_component|dffs0' (Same as node '~PIN010')
Connect: {moris_computer2@113,moris_computer1@90,moris_computer@80}

For node name '|ar:2|4bitregister:41|D:50|lpm_ff:lpm_ff_component|dffs0' (Same as node '~PIN011')
Connect: {moris_computer2@121,moris_computer1@39,moris_computer@182}

For node name '|ar:2|4bitregister:41|D:51|lpm_ff:lpm_ff_component|dffs0' (Same as node '~PIN012')
Connect: {moris_computer2@30,moris_computer1@78,moris_computer@78}

For node name '|ar:2|4bitregister:41|D:52|lpm_ff:lpm_ff_component|dffs0' (Same as node '~PIN013')
Connect: {moris_computer2@33,moris_computer1@50,moris_computer@184}

For node name '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:147|result_node' (Same as node '~PIN014')
Connect: {moris_computer@135,moris_computer2@90}

For node name '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_3' (Same as node '~PIN015')
Connect: {moris_computer@9,moris_computer2@96}

For node name '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:177|result_node' (Same as node '~PIN016')
Connect: {moris_computer@134,moris_computer2@11}

For node name '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:192|result_node' (Same as node '~PIN017')
Connect: {moris_computer@131,moris_computer2@14}

For node name '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:207|result_node' (Same as node '~PIN018')
Connect: {moris_computer@128,moris_computer2@102}

For node name '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:222|result_node' (Same as node '~PIN019')
Connect: {moris_computer@126,moris_computer2@98}

For node name '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:237|result_node' (Same as node '~PIN020')
Connect: {moris_computer1@71,moris_computer2@86}

For node name '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:252|result_node' (Same as node '~PIN021')
Connect: {moris_computer@127,moris_computer2@87}

For node name '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:267|result_node' (Same as node '~PIN022')
Connect: {moris_computer@143,moris_computer2@88}

For node name '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:282|result_node' (Same as node '~PIN023')
Connect: {moris_computer1@68,moris_computer2@18}

For node name '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|eq_node1' (Same as node '~PIN024')
Connect: {moris_computer@10,moris_computer2@54,moris_computer1@38}

For node name '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:297|result_node' (Same as node '~PIN025')
Connect: {moris_computer@147,moris_computer2@19}

For node name '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:312|result_node' (Same as node '~PIN026')
Connect: {moris_computer@141,moris_computer2@17}

For node name '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:342|result_node' (Same as node '~PIN027')
Connect: {moris_computer@139,moris_computer2@92}


Project Informationc:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt

** EMBEDDED ARRAYS **


|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content: MEMORY (
               width        =   16;
               depth        = 4096;
               segmentsize  = 2048;
               mode         = MEM_FIFO;
         )
         OF SEGMENTS (
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_15,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_14,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_13,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_12,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_11,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_10,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_9,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_8,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_7,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_6,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_5,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_4,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_3,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_2,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_1,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_0,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_15,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_14,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_13,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_12,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_11,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_10,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_9,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_8,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_7,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_6,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_5,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_4,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_3,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_2,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_1,
               |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_0
);




Project Informationc:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt

** FILE HIERARCHY **



|alu:1|
|alu:1|alulayer:80|
|alu:1|alulayer:80|logiclayer:2|
|alu:1|alulayer:80|logiclayer:2|mux4x1:2|
|alu:1|alulayer:80|mux4x1:3|
|alu:1|alulayer:80|arithmeticlayer:8|
|alu:1|alulayer:80|arithmeticlayer:8|fulladder:12|
|alu:1|alulayer:80|arithmeticlayer:8|mux4x1:6|
|alu:1|alulayer:80|arithmeticlayer:8|zero:3|
|alu:1|alulayer:80|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|alu:1|alulayer:1|
|alu:1|alulayer:1|logiclayer:2|
|alu:1|alulayer:1|logiclayer:2|mux4x1:2|
|alu:1|alulayer:1|mux4x1:3|
|alu:1|alulayer:1|arithmeticlayer:8|
|alu:1|alulayer:1|arithmeticlayer:8|fulladder:12|
|alu:1|alulayer:1|arithmeticlayer:8|mux4x1:6|
|alu:1|alulayer:1|arithmeticlayer:8|zero:3|
|alu:1|alulayer:1|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|alu:1|alulayer:100|
|alu:1|alulayer:100|logiclayer:2|
|alu:1|alulayer:100|logiclayer:2|mux4x1:2|
|alu:1|alulayer:100|mux4x1:3|
|alu:1|alulayer:100|arithmeticlayer:8|
|alu:1|alulayer:100|arithmeticlayer:8|fulladder:12|
|alu:1|alulayer:100|arithmeticlayer:8|mux4x1:6|
|alu:1|alulayer:100|arithmeticlayer:8|zero:3|
|alu:1|alulayer:100|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|alu:1|alulayer:84|
|alu:1|alulayer:84|logiclayer:2|
|alu:1|alulayer:84|logiclayer:2|mux4x1:2|
|alu:1|alulayer:84|mux4x1:3|
|alu:1|alulayer:84|arithmeticlayer:8|
|alu:1|alulayer:84|arithmeticlayer:8|fulladder:12|
|alu:1|alulayer:84|arithmeticlayer:8|mux4x1:6|
|alu:1|alulayer:84|arithmeticlayer:8|zero:3|
|alu:1|alulayer:84|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|alu:1|alulayer:88|
|alu:1|alulayer:88|logiclayer:2|
|alu:1|alulayer:88|logiclayer:2|mux4x1:2|
|alu:1|alulayer:88|mux4x1:3|
|alu:1|alulayer:88|arithmeticlayer:8|
|alu:1|alulayer:88|arithmeticlayer:8|fulladder:12|
|alu:1|alulayer:88|arithmeticlayer:8|mux4x1:6|
|alu:1|alulayer:88|arithmeticlayer:8|zero:3|
|alu:1|alulayer:88|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|alu:1|alulayer:92|
|alu:1|alulayer:92|logiclayer:2|
|alu:1|alulayer:92|logiclayer:2|mux4x1:2|
|alu:1|alulayer:92|mux4x1:3|
|alu:1|alulayer:92|arithmeticlayer:8|
|alu:1|alulayer:92|arithmeticlayer:8|fulladder:12|
|alu:1|alulayer:92|arithmeticlayer:8|mux4x1:6|
|alu:1|alulayer:92|arithmeticlayer:8|zero:3|
|alu:1|alulayer:92|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|alu:1|alulayer:96|
|alu:1|alulayer:96|logiclayer:2|
|alu:1|alulayer:96|logiclayer:2|mux4x1:2|
|alu:1|alulayer:96|mux4x1:3|
|alu:1|alulayer:96|arithmeticlayer:8|
|alu:1|alulayer:96|arithmeticlayer:8|fulladder:12|
|alu:1|alulayer:96|arithmeticlayer:8|mux4x1:6|
|alu:1|alulayer:96|arithmeticlayer:8|zero:3|
|alu:1|alulayer:96|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|alu:1|alulayer:104|
|alu:1|alulayer:104|logiclayer:2|
|alu:1|alulayer:104|logiclayer:2|mux4x1:2|
|alu:1|alulayer:104|mux4x1:3|
|alu:1|alulayer:104|arithmeticlayer:8|
|alu:1|alulayer:104|arithmeticlayer:8|fulladder:12|
|alu:1|alulayer:104|arithmeticlayer:8|mux4x1:6|
|alu:1|alulayer:104|arithmeticlayer:8|zero:3|
|alu:1|alulayer:104|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|alu:1|alulayer:108|
|alu:1|alulayer:108|logiclayer:2|
|alu:1|alulayer:108|logiclayer:2|mux4x1:2|
|alu:1|alulayer:108|mux4x1:3|
|alu:1|alulayer:108|arithmeticlayer:8|
|alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|
|alu:1|alulayer:108|arithmeticlayer:8|mux4x1:6|
|alu:1|alulayer:108|arithmeticlayer:8|zero:3|
|alu:1|alulayer:108|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|alu:1|alulayer:64|
|alu:1|alulayer:64|logiclayer:2|
|alu:1|alulayer:64|logiclayer:2|mux4x1:2|
|alu:1|alulayer:64|mux4x1:3|
|alu:1|alulayer:64|arithmeticlayer:8|
|alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|
|alu:1|alulayer:64|arithmeticlayer:8|mux4x1:6|
|alu:1|alulayer:64|arithmeticlayer:8|zero:3|
|alu:1|alulayer:64|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|alu:1|alulayer:69|
|alu:1|alulayer:69|logiclayer:2|
|alu:1|alulayer:69|logiclayer:2|mux4x1:2|
|alu:1|alulayer:69|mux4x1:3|
|alu:1|alulayer:69|arithmeticlayer:8|
|alu:1|alulayer:69|arithmeticlayer:8|fulladder:12|
|alu:1|alulayer:69|arithmeticlayer:8|mux4x1:6|
|alu:1|alulayer:69|arithmeticlayer:8|zero:3|
|alu:1|alulayer:69|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|alu:1|alulayer:73|
|alu:1|alulayer:73|logiclayer:2|
|alu:1|alulayer:73|logiclayer:2|mux4x1:2|
|alu:1|alulayer:73|mux4x1:3|
|alu:1|alulayer:73|arithmeticlayer:8|
|alu:1|alulayer:73|arithmeticlayer:8|fulladder:12|
|alu:1|alulayer:73|arithmeticlayer:8|mux4x1:6|
|alu:1|alulayer:73|arithmeticlayer:8|zero:3|
|alu:1|alulayer:73|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|alu:1|alulayer:77|
|alu:1|alulayer:77|logiclayer:2|
|alu:1|alulayer:77|logiclayer:2|mux4x1:2|
|alu:1|alulayer:77|mux4x1:3|
|alu:1|alulayer:77|arithmeticlayer:8|
|alu:1|alulayer:77|arithmeticlayer:8|fulladder:12|
|alu:1|alulayer:77|arithmeticlayer:8|mux4x1:6|
|alu:1|alulayer:77|arithmeticlayer:8|zero:3|
|alu:1|alulayer:77|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|alu:1|alulayer:23|
|alu:1|alulayer:23|logiclayer:2|
|alu:1|alulayer:23|logiclayer:2|mux4x1:2|
|alu:1|alulayer:23|mux4x1:3|
|alu:1|alulayer:23|arithmeticlayer:8|
|alu:1|alulayer:23|arithmeticlayer:8|fulladder:12|
|alu:1|alulayer:23|arithmeticlayer:8|mux4x1:6|
|alu:1|alulayer:23|arithmeticlayer:8|zero:3|
|alu:1|alulayer:23|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|alu:1|alulayer:20|
|alu:1|alulayer:20|logiclayer:2|
|alu:1|alulayer:20|logiclayer:2|mux4x1:2|
|alu:1|alulayer:20|mux4x1:3|
|alu:1|alulayer:20|arithmeticlayer:8|
|alu:1|alulayer:20|arithmeticlayer:8|fulladder:12|
|alu:1|alulayer:20|arithmeticlayer:8|mux4x1:6|
|alu:1|alulayer:20|arithmeticlayer:8|zero:3|
|alu:1|alulayer:20|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|alu:1|alulayer:15|
|alu:1|alulayer:15|logiclayer:2|
|alu:1|alulayer:15|logiclayer:2|mux4x1:2|
|alu:1|alulayer:15|mux4x1:3|
|alu:1|alulayer:15|arithmeticlayer:8|
|alu:1|alulayer:15|arithmeticlayer:8|fulladder:12|
|alu:1|alulayer:15|arithmeticlayer:8|mux4x1:6|
|alu:1|alulayer:15|arithmeticlayer:8|zero:3|
|alu:1|alulayer:15|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|alu:1|zero:113|
|alu:1|zero:113|lpm_constant:lpm_constant_component|
|alu:1|zero:114|
|alu:1|zero:114|lpm_constant:lpm_constant_component|
|ar:2|
|ar:2|4bitregister:39|
|ar:2|4bitregister:39|ha:58|
|ar:2|4bitregister:39|ha:59|
|ar:2|4bitregister:39|ha:60|
|ar:2|4bitregister:39|ha:61|
|ar:2|4bitregister:39|mux2x1:54|
|ar:2|4bitregister:39|mux2x1:55|
|ar:2|4bitregister:39|mux2x1:56|
|ar:2|4bitregister:39|mux2x1:57|
|ar:2|4bitregister:39|d:50|
|ar:2|4bitregister:39|d:50|lpm_ff:lpm_ff_component|
|ar:2|4bitregister:39|d:51|
|ar:2|4bitregister:39|d:51|lpm_ff:lpm_ff_component|
|ar:2|4bitregister:39|d:52|
|ar:2|4bitregister:39|d:52|lpm_ff:lpm_ff_component|
|ar:2|4bitregister:39|d:53|
|ar:2|4bitregister:39|d:53|lpm_ff:lpm_ff_component|
|ar:2|4bitregister:40|
|ar:2|4bitregister:40|ha:58|
|ar:2|4bitregister:40|ha:59|
|ar:2|4bitregister:40|ha:60|
|ar:2|4bitregister:40|ha:61|
|ar:2|4bitregister:40|mux2x1:54|
|ar:2|4bitregister:40|mux2x1:55|
|ar:2|4bitregister:40|mux2x1:56|
|ar:2|4bitregister:40|mux2x1:57|
|ar:2|4bitregister:40|d:50|
|ar:2|4bitregister:40|d:50|lpm_ff:lpm_ff_component|
|ar:2|4bitregister:40|d:51|
|ar:2|4bitregister:40|d:51|lpm_ff:lpm_ff_component|
|ar:2|4bitregister:40|d:52|
|ar:2|4bitregister:40|d:52|lpm_ff:lpm_ff_component|
|ar:2|4bitregister:40|d:53|
|ar:2|4bitregister:40|d:53|lpm_ff:lpm_ff_component|
|ar:2|4bitregister:41|
|ar:2|4bitregister:41|ha:58|
|ar:2|4bitregister:41|ha:59|
|ar:2|4bitregister:41|ha:60|
|ar:2|4bitregister:41|ha:61|
|ar:2|4bitregister:41|mux2x1:54|
|ar:2|4bitregister:41|mux2x1:55|
|ar:2|4bitregister:41|mux2x1:56|
|ar:2|4bitregister:41|mux2x1:57|
|ar:2|4bitregister:41|d:50|
|ar:2|4bitregister:41|d:50|lpm_ff:lpm_ff_component|
|ar:2|4bitregister:41|d:51|
|ar:2|4bitregister:41|d:51|lpm_ff:lpm_ff_component|
|ar:2|4bitregister:41|d:52|
|ar:2|4bitregister:41|d:52|lpm_ff:lpm_ff_component|
|ar:2|4bitregister:41|d:53|
|ar:2|4bitregister:41|d:53|lpm_ff:lpm_ff_component|
|pc:4|
|pc:4|4bitregister:30|
|pc:4|4bitregister:30|ha:58|
|pc:4|4bitregister:30|ha:59|
|pc:4|4bitregister:30|ha:60|
|pc:4|4bitregister:30|ha:61|
|pc:4|4bitregister:30|mux2x1:54|
|pc:4|4bitregister:30|mux2x1:55|
|pc:4|4bitregister:30|mux2x1:56|
|pc:4|4bitregister:30|mux2x1:57|
|pc:4|4bitregister:30|d:50|
|pc:4|4bitregister:30|d:50|lpm_ff:lpm_ff_component|
|pc:4|4bitregister:30|d:51|
|pc:4|4bitregister:30|d:51|lpm_ff:lpm_ff_component|
|pc:4|4bitregister:30|d:52|
|pc:4|4bitregister:30|d:52|lpm_ff:lpm_ff_component|
|pc:4|4bitregister:30|d:53|
|pc:4|4bitregister:30|d:53|lpm_ff:lpm_ff_component|
|pc:4|4bitregister:31|
|pc:4|4bitregister:31|ha:58|
|pc:4|4bitregister:31|ha:59|
|pc:4|4bitregister:31|ha:60|
|pc:4|4bitregister:31|ha:61|
|pc:4|4bitregister:31|mux2x1:54|
|pc:4|4bitregister:31|mux2x1:55|
|pc:4|4bitregister:31|mux2x1:56|
|pc:4|4bitregister:31|mux2x1:57|
|pc:4|4bitregister:31|d:50|
|pc:4|4bitregister:31|d:50|lpm_ff:lpm_ff_component|
|pc:4|4bitregister:31|d:51|
|pc:4|4bitregister:31|d:51|lpm_ff:lpm_ff_component|
|pc:4|4bitregister:31|d:52|
|pc:4|4bitregister:31|d:52|lpm_ff:lpm_ff_component|
|pc:4|4bitregister:31|d:53|
|pc:4|4bitregister:31|d:53|lpm_ff:lpm_ff_component|
|pc:4|4bitregister:32|
|pc:4|4bitregister:32|ha:58|
|pc:4|4bitregister:32|ha:59|
|pc:4|4bitregister:32|ha:60|
|pc:4|4bitregister:32|ha:61|
|pc:4|4bitregister:32|mux2x1:54|
|pc:4|4bitregister:32|mux2x1:55|
|pc:4|4bitregister:32|mux2x1:56|
|pc:4|4bitregister:32|mux2x1:57|
|pc:4|4bitregister:32|d:50|
|pc:4|4bitregister:32|d:50|lpm_ff:lpm_ff_component|
|pc:4|4bitregister:32|d:51|
|pc:4|4bitregister:32|d:51|lpm_ff:lpm_ff_component|
|pc:4|4bitregister:32|d:52|
|pc:4|4bitregister:32|d:52|lpm_ff:lpm_ff_component|
|pc:4|4bitregister:32|d:53|
|pc:4|4bitregister:32|d:53|lpm_ff:lpm_ff_component|
|dr:5|
|dr:5|4bitregister:1|
|dr:5|4bitregister:1|ha:58|
|dr:5|4bitregister:1|ha:59|
|dr:5|4bitregister:1|ha:60|
|dr:5|4bitregister:1|ha:61|
|dr:5|4bitregister:1|mux2x1:54|
|dr:5|4bitregister:1|mux2x1:55|
|dr:5|4bitregister:1|mux2x1:56|
|dr:5|4bitregister:1|mux2x1:57|
|dr:5|4bitregister:1|d:50|
|dr:5|4bitregister:1|d:50|lpm_ff:lpm_ff_component|
|dr:5|4bitregister:1|d:51|
|dr:5|4bitregister:1|d:51|lpm_ff:lpm_ff_component|
|dr:5|4bitregister:1|d:52|
|dr:5|4bitregister:1|d:52|lpm_ff:lpm_ff_component|
|dr:5|4bitregister:1|d:53|
|dr:5|4bitregister:1|d:53|lpm_ff:lpm_ff_component|
|dr:5|4bitregister:4|
|dr:5|4bitregister:4|ha:58|
|dr:5|4bitregister:4|ha:59|
|dr:5|4bitregister:4|ha:60|
|dr:5|4bitregister:4|ha:61|
|dr:5|4bitregister:4|mux2x1:54|
|dr:5|4bitregister:4|mux2x1:55|
|dr:5|4bitregister:4|mux2x1:56|
|dr:5|4bitregister:4|mux2x1:57|
|dr:5|4bitregister:4|d:50|
|dr:5|4bitregister:4|d:50|lpm_ff:lpm_ff_component|
|dr:5|4bitregister:4|d:51|
|dr:5|4bitregister:4|d:51|lpm_ff:lpm_ff_component|
|dr:5|4bitregister:4|d:52|
|dr:5|4bitregister:4|d:52|lpm_ff:lpm_ff_component|
|dr:5|4bitregister:4|d:53|
|dr:5|4bitregister:4|d:53|lpm_ff:lpm_ff_component|
|dr:5|4bitregister:3|
|dr:5|4bitregister:3|ha:58|
|dr:5|4bitregister:3|ha:59|
|dr:5|4bitregister:3|ha:60|
|dr:5|4bitregister:3|ha:61|
|dr:5|4bitregister:3|mux2x1:54|
|dr:5|4bitregister:3|mux2x1:55|
|dr:5|4bitregister:3|mux2x1:56|
|dr:5|4bitregister:3|mux2x1:57|
|dr:5|4bitregister:3|d:50|
|dr:5|4bitregister:3|d:50|lpm_ff:lpm_ff_component|
|dr:5|4bitregister:3|d:51|
|dr:5|4bitregister:3|d:51|lpm_ff:lpm_ff_component|
|dr:5|4bitregister:3|d:52|
|dr:5|4bitregister:3|d:52|lpm_ff:lpm_ff_component|
|dr:5|4bitregister:3|d:53|
|dr:5|4bitregister:3|d:53|lpm_ff:lpm_ff_component|
|dr:5|4bitregister:2|
|dr:5|4bitregister:2|ha:58|
|dr:5|4bitregister:2|ha:59|
|dr:5|4bitregister:2|ha:60|
|dr:5|4bitregister:2|ha:61|
|dr:5|4bitregister:2|mux2x1:54|
|dr:5|4bitregister:2|mux2x1:55|
|dr:5|4bitregister:2|mux2x1:56|
|dr:5|4bitregister:2|mux2x1:57|
|dr:5|4bitregister:2|d:50|
|dr:5|4bitregister:2|d:50|lpm_ff:lpm_ff_component|
|dr:5|4bitregister:2|d:51|
|dr:5|4bitregister:2|d:51|lpm_ff:lpm_ff_component|
|dr:5|4bitregister:2|d:52|
|dr:5|4bitregister:2|d:52|lpm_ff:lpm_ff_component|
|dr:5|4bitregister:2|d:53|
|dr:5|4bitregister:2|d:53|lpm_ff:lpm_ff_component|
|ac:9|
|ac:9|4bitregister:38|
|ac:9|4bitregister:38|ha:58|
|ac:9|4bitregister:38|ha:59|
|ac:9|4bitregister:38|ha:60|
|ac:9|4bitregister:38|ha:61|
|ac:9|4bitregister:38|mux2x1:54|
|ac:9|4bitregister:38|mux2x1:55|
|ac:9|4bitregister:38|mux2x1:56|
|ac:9|4bitregister:38|mux2x1:57|
|ac:9|4bitregister:38|d:50|
|ac:9|4bitregister:38|d:50|lpm_ff:lpm_ff_component|
|ac:9|4bitregister:38|d:51|
|ac:9|4bitregister:38|d:51|lpm_ff:lpm_ff_component|
|ac:9|4bitregister:38|d:52|
|ac:9|4bitregister:38|d:52|lpm_ff:lpm_ff_component|
|ac:9|4bitregister:38|d:53|
|ac:9|4bitregister:38|d:53|lpm_ff:lpm_ff_component|
|ac:9|4bitregister:39|
|ac:9|4bitregister:39|ha:58|
|ac:9|4bitregister:39|ha:59|
|ac:9|4bitregister:39|ha:60|
|ac:9|4bitregister:39|ha:61|
|ac:9|4bitregister:39|mux2x1:54|
|ac:9|4bitregister:39|mux2x1:55|
|ac:9|4bitregister:39|mux2x1:56|
|ac:9|4bitregister:39|mux2x1:57|
|ac:9|4bitregister:39|d:50|
|ac:9|4bitregister:39|d:50|lpm_ff:lpm_ff_component|
|ac:9|4bitregister:39|d:51|
|ac:9|4bitregister:39|d:51|lpm_ff:lpm_ff_component|
|ac:9|4bitregister:39|d:52|
|ac:9|4bitregister:39|d:52|lpm_ff:lpm_ff_component|
|ac:9|4bitregister:39|d:53|
|ac:9|4bitregister:39|d:53|lpm_ff:lpm_ff_component|
|ac:9|4bitregister:40|
|ac:9|4bitregister:40|ha:58|
|ac:9|4bitregister:40|ha:59|
|ac:9|4bitregister:40|ha:60|
|ac:9|4bitregister:40|ha:61|
|ac:9|4bitregister:40|mux2x1:54|
|ac:9|4bitregister:40|mux2x1:55|
|ac:9|4bitregister:40|mux2x1:56|
|ac:9|4bitregister:40|mux2x1:57|
|ac:9|4bitregister:40|d:50|
|ac:9|4bitregister:40|d:50|lpm_ff:lpm_ff_component|
|ac:9|4bitregister:40|d:51|
|ac:9|4bitregister:40|d:51|lpm_ff:lpm_ff_component|
|ac:9|4bitregister:40|d:52|
|ac:9|4bitregister:40|d:52|lpm_ff:lpm_ff_component|
|ac:9|4bitregister:40|d:53|
|ac:9|4bitregister:40|d:53|lpm_ff:lpm_ff_component|
|ac:9|4bitregister:41|
|ac:9|4bitregister:41|ha:58|
|ac:9|4bitregister:41|ha:59|
|ac:9|4bitregister:41|ha:60|
|ac:9|4bitregister:41|ha:61|
|ac:9|4bitregister:41|mux2x1:54|
|ac:9|4bitregister:41|mux2x1:55|
|ac:9|4bitregister:41|mux2x1:56|
|ac:9|4bitregister:41|mux2x1:57|
|ac:9|4bitregister:41|d:50|
|ac:9|4bitregister:41|d:50|lpm_ff:lpm_ff_component|
|ac:9|4bitregister:41|d:51|
|ac:9|4bitregister:41|d:51|lpm_ff:lpm_ff_component|
|ac:9|4bitregister:41|d:52|
|ac:9|4bitregister:41|d:52|lpm_ff:lpm_ff_component|
|ac:9|4bitregister:41|d:53|
|ac:9|4bitregister:41|d:53|lpm_ff:lpm_ff_component|
|ir:10|
|ir:10|4bitregister:37|
|ir:10|4bitregister:37|ha:58|
|ir:10|4bitregister:37|ha:59|
|ir:10|4bitregister:37|ha:60|
|ir:10|4bitregister:37|ha:61|
|ir:10|4bitregister:37|mux2x1:54|
|ir:10|4bitregister:37|mux2x1:55|
|ir:10|4bitregister:37|mux2x1:56|
|ir:10|4bitregister:37|mux2x1:57|
|ir:10|4bitregister:37|d:50|
|ir:10|4bitregister:37|d:50|lpm_ff:lpm_ff_component|
|ir:10|4bitregister:37|d:51|
|ir:10|4bitregister:37|d:51|lpm_ff:lpm_ff_component|
|ir:10|4bitregister:37|d:52|
|ir:10|4bitregister:37|d:52|lpm_ff:lpm_ff_component|
|ir:10|4bitregister:37|d:53|
|ir:10|4bitregister:37|d:53|lpm_ff:lpm_ff_component|
|ir:10|4bitregister:38|
|ir:10|4bitregister:38|ha:58|
|ir:10|4bitregister:38|ha:59|
|ir:10|4bitregister:38|ha:60|
|ir:10|4bitregister:38|ha:61|
|ir:10|4bitregister:38|mux2x1:54|
|ir:10|4bitregister:38|mux2x1:55|
|ir:10|4bitregister:38|mux2x1:56|
|ir:10|4bitregister:38|mux2x1:57|
|ir:10|4bitregister:38|d:50|
|ir:10|4bitregister:38|d:50|lpm_ff:lpm_ff_component|
|ir:10|4bitregister:38|d:51|
|ir:10|4bitregister:38|d:51|lpm_ff:lpm_ff_component|
|ir:10|4bitregister:38|d:52|
|ir:10|4bitregister:38|d:52|lpm_ff:lpm_ff_component|
|ir:10|4bitregister:38|d:53|
|ir:10|4bitregister:38|d:53|lpm_ff:lpm_ff_component|
|ir:10|4bitregister:39|
|ir:10|4bitregister:39|ha:58|
|ir:10|4bitregister:39|ha:59|
|ir:10|4bitregister:39|ha:60|
|ir:10|4bitregister:39|ha:61|
|ir:10|4bitregister:39|mux2x1:54|
|ir:10|4bitregister:39|mux2x1:55|
|ir:10|4bitregister:39|mux2x1:56|
|ir:10|4bitregister:39|mux2x1:57|
|ir:10|4bitregister:39|d:50|
|ir:10|4bitregister:39|d:50|lpm_ff:lpm_ff_component|
|ir:10|4bitregister:39|d:51|
|ir:10|4bitregister:39|d:51|lpm_ff:lpm_ff_component|
|ir:10|4bitregister:39|d:52|
|ir:10|4bitregister:39|d:52|lpm_ff:lpm_ff_component|
|ir:10|4bitregister:39|d:53|
|ir:10|4bitregister:39|d:53|lpm_ff:lpm_ff_component|
|ir:10|4bitregister:40|
|ir:10|4bitregister:40|ha:58|
|ir:10|4bitregister:40|ha:59|
|ir:10|4bitregister:40|ha:60|
|ir:10|4bitregister:40|ha:61|
|ir:10|4bitregister:40|mux2x1:54|
|ir:10|4bitregister:40|mux2x1:55|
|ir:10|4bitregister:40|mux2x1:56|
|ir:10|4bitregister:40|mux2x1:57|
|ir:10|4bitregister:40|d:50|
|ir:10|4bitregister:40|d:50|lpm_ff:lpm_ff_component|
|ir:10|4bitregister:40|d:51|
|ir:10|4bitregister:40|d:51|lpm_ff:lpm_ff_component|
|ir:10|4bitregister:40|d:52|
|ir:10|4bitregister:40|d:52|lpm_ff:lpm_ff_component|
|ir:10|4bitregister:40|d:53|
|ir:10|4bitregister:40|d:53|lpm_ff:lpm_ff_component|
|ir:10|zero:41|
|ir:10|zero:41|lpm_constant:lpm_constant_component|
|tr:12|
|tr:12|4bitregister:37|
|tr:12|4bitregister:37|ha:58|
|tr:12|4bitregister:37|ha:59|
|tr:12|4bitregister:37|ha:60|
|tr:12|4bitregister:37|ha:61|
|tr:12|4bitregister:37|mux2x1:54|
|tr:12|4bitregister:37|mux2x1:55|
|tr:12|4bitregister:37|mux2x1:56|
|tr:12|4bitregister:37|mux2x1:57|
|tr:12|4bitregister:37|d:50|
|tr:12|4bitregister:37|d:50|lpm_ff:lpm_ff_component|
|tr:12|4bitregister:37|d:51|
|tr:12|4bitregister:37|d:51|lpm_ff:lpm_ff_component|
|tr:12|4bitregister:37|d:52|
|tr:12|4bitregister:37|d:52|lpm_ff:lpm_ff_component|
|tr:12|4bitregister:37|d:53|
|tr:12|4bitregister:37|d:53|lpm_ff:lpm_ff_component|
|tr:12|4bitregister:38|
|tr:12|4bitregister:38|ha:58|
|tr:12|4bitregister:38|ha:59|
|tr:12|4bitregister:38|ha:60|
|tr:12|4bitregister:38|ha:61|
|tr:12|4bitregister:38|mux2x1:54|
|tr:12|4bitregister:38|mux2x1:55|
|tr:12|4bitregister:38|mux2x1:56|
|tr:12|4bitregister:38|mux2x1:57|
|tr:12|4bitregister:38|d:50|
|tr:12|4bitregister:38|d:50|lpm_ff:lpm_ff_component|
|tr:12|4bitregister:38|d:51|
|tr:12|4bitregister:38|d:51|lpm_ff:lpm_ff_component|
|tr:12|4bitregister:38|d:52|
|tr:12|4bitregister:38|d:52|lpm_ff:lpm_ff_component|
|tr:12|4bitregister:38|d:53|
|tr:12|4bitregister:38|d:53|lpm_ff:lpm_ff_component|
|tr:12|4bitregister:39|
|tr:12|4bitregister:39|ha:58|
|tr:12|4bitregister:39|ha:59|
|tr:12|4bitregister:39|ha:60|
|tr:12|4bitregister:39|ha:61|
|tr:12|4bitregister:39|mux2x1:54|
|tr:12|4bitregister:39|mux2x1:55|
|tr:12|4bitregister:39|mux2x1:56|
|tr:12|4bitregister:39|mux2x1:57|
|tr:12|4bitregister:39|d:50|
|tr:12|4bitregister:39|d:50|lpm_ff:lpm_ff_component|
|tr:12|4bitregister:39|d:51|
|tr:12|4bitregister:39|d:51|lpm_ff:lpm_ff_component|
|tr:12|4bitregister:39|d:52|
|tr:12|4bitregister:39|d:52|lpm_ff:lpm_ff_component|
|tr:12|4bitregister:39|d:53|
|tr:12|4bitregister:39|d:53|lpm_ff:lpm_ff_component|
|tr:12|4bitregister:40|
|tr:12|4bitregister:40|ha:58|
|tr:12|4bitregister:40|ha:59|
|tr:12|4bitregister:40|ha:60|
|tr:12|4bitregister:40|ha:61|
|tr:12|4bitregister:40|mux2x1:54|
|tr:12|4bitregister:40|mux2x1:55|
|tr:12|4bitregister:40|mux2x1:56|
|tr:12|4bitregister:40|mux2x1:57|
|tr:12|4bitregister:40|d:50|
|tr:12|4bitregister:40|d:50|lpm_ff:lpm_ff_component|
|tr:12|4bitregister:40|d:51|
|tr:12|4bitregister:40|d:51|lpm_ff:lpm_ff_component|
|tr:12|4bitregister:40|d:52|
|tr:12|4bitregister:40|d:52|lpm_ff:lpm_ff_component|
|tr:12|4bitregister:40|d:53|
|tr:12|4bitregister:40|d:53|lpm_ff:lpm_ff_component|
|mux8x1:21|
|mux8x1:21|mux4x1:13|
|mux8x1:21|mux4x1:12|
|mux8x1:21|mux2x1:14|
|mux8x1:80|
|mux8x1:80|mux4x1:13|
|mux8x1:80|mux4x1:12|
|mux8x1:80|mux2x1:14|
|mux8x1:82|
|mux8x1:82|mux4x1:13|
|mux8x1:82|mux4x1:12|
|mux8x1:82|mux2x1:14|
|mux8x1:84|
|mux8x1:84|mux4x1:13|
|mux8x1:84|mux4x1:12|
|mux8x1:84|mux2x1:14|
|mux8x1:86|
|mux8x1:86|mux4x1:13|
|mux8x1:86|mux4x1:12|
|mux8x1:86|mux2x1:14|
|mux8x1:88|
|mux8x1:88|mux4x1:13|
|mux8x1:88|mux4x1:12|
|mux8x1:88|mux2x1:14|
|mux8x1:90|
|mux8x1:90|mux4x1:13|
|mux8x1:90|mux4x1:12|
|mux8x1:90|mux2x1:14|
|mux8x1:92|
|mux8x1:92|mux4x1:13|
|mux8x1:92|mux4x1:12|
|mux8x1:92|mux2x1:14|
|mux8x1:94|
|mux8x1:94|mux4x1:13|
|mux8x1:94|mux4x1:12|
|mux8x1:94|mux2x1:14|
|mux8x1:38|
|mux8x1:38|mux4x1:13|
|mux8x1:38|mux4x1:12|
|mux8x1:38|mux2x1:14|
|mux8x1:40|
|mux8x1:40|mux4x1:13|
|mux8x1:40|mux4x1:12|
|mux8x1:40|mux2x1:14|
|mux8x1:42|
|mux8x1:42|mux4x1:13|
|mux8x1:42|mux4x1:12|
|mux8x1:42|mux2x1:14|
|mux8x1:44|
|mux8x1:44|mux4x1:13|
|mux8x1:44|mux4x1:12|
|mux8x1:44|mux2x1:14|
|mux8x1:34|
|mux8x1:34|mux4x1:13|
|mux8x1:34|mux4x1:12|
|mux8x1:34|mux2x1:14|
|mux8x1:36|
|mux8x1:36|mux4x1:13|
|mux8x1:36|mux4x1:12|
|mux8x1:36|mux2x1:14|
|mux8x1:24|
|mux8x1:24|mux4x1:13|
|mux8x1:24|mux4x1:12|
|mux8x1:24|mux2x1:14|
|compressor16:22|
|compressor16:184|
|extractor3:23|
|extractor3:81|
|extractor3:83|
|extractor3:85|
|extractor3:87|
|extractor3:89|
|extractor3:91|
|extractor3:93|
|extractor3:95|
|extractor3:39|
|extractor3:41|
|extractor3:43|
|extractor3:47|
|extractor3:35|
|extractor3:37|
|extractor3:25|
|compressor12:96|
|extractor16:98|
|extractor16:189|
|extractor16:188|
|extractor16:187|
|extractor16:120|
|extractor16:108|
|extractor16:107|
|extractor16:106|
|zero:109|
|zero:109|lpm_constant:lpm_constant_component|
|basic_ram:191|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|altshift:external_latency_ffs|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|altshift:external_latency_ffs|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:117|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:132|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:147|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:162|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:177|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:192|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:207|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:222|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:237|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:252|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:267|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:282|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:297|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:312|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:327|
|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:342|


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer

***** Logic for device 'moris_computer' compiled without errors.




Device: EP1K100QC208-1

ACEX 1K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF
    Enable Lock Output                         = OFF

                                                                                                                         
                                                                                                                         
                R R R R R R R   R R R R R R   R R R R R   R R           R R   R R R R   R       R   R                    
                E E E E E E E   E E E E E E   E E E E E   E E   ~ ~ ~   E E   E E E E ~ E     ~ E   E             ~      
                S S S S S S S V S S S S S S   S S S S S   S S V P P P   S S   S S S S P S     P S   S             P      
                E E E E E E E C E E E E E E V E E E E E   E E C I I I   E E V E E E E I E     I E   E V           I O O  
                R R R R R R R C R R R R R R C R R R R R   R R C N N N   R R C R R R R N R   O N R O R C O O O O O N u u  
                V V V V V V V I V V V V V V C V V V V V G V V I 0 0 0 G V V C V V V V 0 V G u 0 V u V C u u u u u 0 t t  
                E E E E E E E N E E E E E E I E E E E E N E E N 1 0 1 N E E I E E E E 0 E N t 0 E t E I t t t t t 0 1 1  
                D D D D D D D T D D D D D D O D D D D D D D D T 3 8 1 D D D O D D D D 1 D D 6 4 D 7 D O 5 4 9 2 1 5 5 3  
              ----------------------------------------------------------------------------------------------------------_ 
             / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
            /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
      #TCK |  1                                                                                                         156 | ^DATA0 
^CONF_DONE |  2                                                                                                         155 | ^DCLK 
     ^nCEO |  3                                                                                                         154 | ^nCE 
      #TDO |  4                                                                                                         153 | #TDI 
     VCCIO |  5                                                                                                         152 | VCCINT 
       GND |  6                                                                                                         151 | GND 
  RESERVED |  7                                                                                                         150 | RAM_write 
      Out3 |  8                                                                                                         149 | ~PIN000 
   ~PIN015 |  9                                                                                                         148 | ~PIN002 
   ~PIN024 | 10                                                                                                         147 | ~PIN025 
  RESERVED | 11                                                                                                         146 | VCCIO 
  RESERVED | 12                                                                                                         145 | GND 
  RESERVED | 13                                                                                                         144 | RESERVED 
  RESERVED | 14                                                                                                         143 | ~PIN022 
  RESERVED | 15                                                                                                         142 | RESERVED 
  RESERVED | 16                                                                                                         141 | ~PIN026 
  RESERVED | 17                                                                                                         140 | RESERVED 
  RESERVED | 18                                                                                                         139 | ~PIN027 
  RESERVED | 19                                                                                                         138 | VCCIO 
       GND | 20                                                                                                         137 | GND 
    VCCINT | 21                                                                                                         136 | RESERVED 
     VCCIO | 22                                                                                                         135 | ~PIN014 
       GND | 23                                                                                                         134 | ~PIN016 
  RESERVED | 24                                                                                                         133 | RESERVED 
  RESERVED | 25                                                                                                         132 | RESERVED 
  RESERVED | 26                                                                                                         131 | ~PIN017 
  RESERVED | 27                                             EP1K100QC208-1                                              130 | VCCINT 
  RESERVED | 28                                                                                                         129 | GND 
  RESERVED | 29                                                                                                         128 | ~PIN018 
  RESERVED | 30                                                                                                         127 | ~PIN021 
  RESERVED | 31                                                                                                         126 | ~PIN019 
       GND | 32                                                                                                         125 | RESERVED 
    VCCINT | 33                                                                                                         124 | VCCINT 
     VCCIO | 34                                                                                                         123 | GND 
       GND | 35                                                                                                         122 | RESERVED 
  RESERVED | 36                                                                                                         121 | RESERVED 
  RESERVED | 37                                                                                                         120 | RESERVED 
  RESERVED | 38                                                                                                         119 | RESERVED 
  RESERVED | 39                                                                                                         118 | VCCIO 
  RESERVED | 40                                                                                                         117 | GND 
  RESERVED | 41                                                                                                         116 | RESERVED 
     VCCIO | 42                                                                                                         115 | RESERVED 
       GND | 43                                                                                                         114 | RESERVED 
  RESERVED | 44                                                                                                         113 | RESERVED 
  RESERVED | 45                                                                                                         112 | RESERVED 
  RESERVED | 46                                                                                                         111 | RESERVED 
  RESERVED | 47                                                                                                         110 | VCCIO 
    VCCINT | 48                                                                                                         109 | GND 
       GND | 49                                                                                                         108 | ^MSEL0 
      #TMS | 50                                                                                                         107 | ^MSEL1 
     #TRST | 51                                                                                                         106 | VCCINT 
  ^nSTATUS | 52                                                                                                         105 | ^nCONFIG 
           |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
            \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
             \----------------------------------------------------------------------------------------------------------- 
                R R R R R R G R R R R R R V R R R R R V R R R G V ~ ~ ~ G G R V R R R R R R V R R R ~ R R V O ~ R R ~ O  
                E E E E E E N E E E E E E C E E E E E C E E E N C P P P N N E C E E E E E E C E E E P E E C u P E E P u  
                S S S S S S D S S S S S S C S S S S S C S S S D C I I I D D S C S S S S S S C S S S I S S C t I S S I t  
                E E E E E E   E E E E E E I E E E E E I E E E   _ N N N _   E I E E E E E E I E E E N E E I 1 N E E N 1  
                R R R R R R   R R R R R R O R R R R R N R R R   C 0 0 0 C   R O R R R R R R N R R R 0 R R O 0 0 R R 0 2  
                V V V V V V   V V V V V V   V V V V V T V V V   K 1 0 1 K   V   V V V V V V T V V V 0 V V     0 V V 0    
                E E E E E E   E E E E E E   E E E E E   E E E   L 2 9 0 L   E   E E E E E E   E E E 6 E E     7 E E 3    
                D D D D D D   D D D D D D   D D D D D   D D D   K       K   D   D D D D D D   D D D   D D       D D      
                                                                                                                         
                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       3/ 8( 37%)   2/ 8( 25%)   3/ 8( 37%)    0/2    0/2       4/26( 15%)   
B2       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/26( 19%)   
C3       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/26( 19%)   
D4       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/26( 19%)   
E5       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/26( 19%)   
F6       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/26( 19%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
A53      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    2/6      14/104( 13%)   
B53      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    2/6      14/104( 13%)   
C53      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    2/6      14/104( 13%)   
D53      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    2/6      14/104( 13%)   
E53      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    2/6      14/104( 13%)   
F53      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    2/6      14/104( 13%)   
G53      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    2/6      14/104( 13%)   
H53      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    2/6      14/104( 13%)   
I53      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    2/6      14/104( 13%)   
J53      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    2/6      14/104( 13%)   
K53      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    2/6      14/104( 13%)   
L53      1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    2/6      13/104( 12%)   


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            33/141    ( 23%)
Total logic cells used:                         13/4992   (  0%)
Total embedded cells used:                      23/192    ( 11%)
Total EABs used:                                12/12     (100%)
Average fan-in:                                 2.84/4    ( 71%)
Total fan-in:                                  37/19968   (  0%)

Total input pins required:                      25
Total input I/O cell registers required:         0
Total output pins required:                     14
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     13
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                         0/4992   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      3   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      3/2  
 B:      0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      2/2  
 C:      0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      2/2  
 D:      0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      2/2  
 E:      0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      2/2  
 F:      0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      2/2  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/2  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/2  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/2  
 J:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/2  
 K:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/2  
 L:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/1  

Total:   3   2   2   2   2   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0  23   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     13/23 



Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 160      -     -    -    12      INPUT             ^    0    0    0    2  Out1
 161      -     -    -    12      INPUT             ^    0    0    0    2  Out2
   8      -     -    A    --      INPUT             ^    0    0    0    1  Out3
 163      -     -    -    14      INPUT             ^    0    0    0    2  Out4
 164      -     -    -    14      INPUT             ^    0    0    0    2  Out5
 170      -     -    -    19      INPUT             ^    0    0    0    2  Out6
 167      -     -    -    16      INPUT             ^    0    0    0    2  Out7
 162      -     -    -    13      INPUT             ^    0    0    0    2  Out9
  99      -     -    -    06      INPUT             ^    0    0    0    2  Out10
 104      -     -    -    01      INPUT             ^    0    0    0    2  Out12
 157      -     -    -    09      INPUT             ^    0    0    0    2  Out13
 158      -     -    -    10      INPUT             ^    0    0    0    2  Out15
 173      -     -    -    21      INPUT    s        ^    0    0    0   13  ~PIN001
 103      -     -    -    02      INPUT    s        ^    0    0    0   23  ~PIN003
 169      -     -    -    18      INPUT    s        ^    0    0    0   23  ~PIN004
 159      -     -    -    11      INPUT    s        ^    0    0    0   23  ~PIN005
  95      -     -    -    09      INPUT    s        ^    0    0    0   23  ~PIN006
 100      -     -    -    05      INPUT    s        ^    0    0    0   23  ~PIN007
 183      -     -    -    --      INPUT    s        ^    0    0    0   23  ~PIN008
  79      -     -    -    --      INPUT    s        ^    0    0    0   23  ~PIN009
  80      -     -    -    --      INPUT    s        ^    0    0    0   23  ~PIN010
 182      -     -    -    --      INPUT    s        ^    0    0    0   23  ~PIN011
  78      -     -    -    --      INPUT    s        ^    0    0    0   23  ~PIN012
 184      -     -    -    --      INPUT    s        ^    0    0    0   23  ~PIN013
 150      -     -    A    --      INPUT             ^    0    0    0    2  RAM_write


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 149      -     -    A    --     OUTPUT                 0    1    0    0  ~PIN000
 148      -     -    A    --     OUTPUT                 0    1    0    0  ~PIN002
 135      -     -    D    --     OUTPUT                 0    1    0    0  ~PIN014
   9      -     -    A    --     OUTPUT                 0    1    0    0  ~PIN015
 134      -     -    D    --     OUTPUT                 0    1    0    0  ~PIN016
 131      -     -    E    --     OUTPUT                 0    1    0    0  ~PIN017
 128      -     -    E    --     OUTPUT                 0    1    0    0  ~PIN018
 126      -     -    F    --     OUTPUT                 0    1    0    0  ~PIN019
 127      -     -    F    --     OUTPUT                 0    1    0    0  ~PIN021
 143      -     -    B    --     OUTPUT                 0    1    0    0  ~PIN022
  10      -     -    A    --     OUTPUT                 0    1    0    0  ~PIN024
 147      -     -    B    --     OUTPUT                 0    1    0    0  ~PIN025
 141      -     -    C    --     OUTPUT                 0    1    0    0  ~PIN026
 139      -     -    C    --     OUTPUT                 0    1    0    0  ~PIN027


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      4     -    A    01       AND2                2    0    1   11  ~PIN000
   -      3     -    A    01       AND2                2    0    1   12  ~PIN024
   -      6     -    A    01        OR2                1    2    1    0  ~PIN002
   -      1     -    D    04        OR2                1    2    1    0  ~PIN014
   -      5     -    D    04        OR2                1    2    1    0  ~PIN016
   -      5     -    E    05        OR2                1    2    1    0  ~PIN017
   -      7     -    E    05        OR2                1    2    1    0  ~PIN018
   -      5     -    F    06        OR2                1    2    1    0  ~PIN019
   -      2     -    F    06        OR2                1    2    1    0  ~PIN021
   -      5     -    B    02        OR2                1    2    1    0  ~PIN022
   -      1     -    B    02        OR2                1    2    1    0  ~PIN025
   -      1     -    C    03        OR2                1    2    1    0  ~PIN026
   -      5     -    C    03        OR2                1    2    1    0  ~PIN027
   -      -     1    J    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_1
   -      -     1    K    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_2
   -      -     9    K    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_4
   -      -     1    L    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_5
   -      -     9    J    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_6
   -      -     1    I    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_7
   -      -     9    I    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_9
   -      -     1    B    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_10
   -      -     9    B    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_12
   -      -     1    C    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_13
   -      -     9    C    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_15
   -      -     1    A    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_1
   -      -     1    D    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_2
   -      -     9    A    --   MEM_SGMT               12    1    1    0  ~PIN015
   -      -     9    D    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_4
   -      -     1    E    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_5
   -      -     9    E    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_6
   -      -     1    F    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_7
   -      -     9    F    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_9
   -      -     1    G    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_10
   -      -     9    G    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_12
   -      -     1    H    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_13
   -      -     9    H    --   MEM_SGMT               12    1    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_15


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       6/208(  2%)     9/104(  8%)     0/104(  0%)    2/16( 12%)      4/16( 25%)     0/16(  0%)
B:       5/208(  2%)    10/104(  9%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
C:       5/208(  2%)    10/104(  9%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
D:       5/208(  2%)    10/104(  9%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
E:       5/208(  2%)    10/104(  9%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
F:       5/208(  2%)    10/104(  9%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
G:       1/208(  0%)     7/104(  6%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
H:       1/208(  0%)     7/104(  6%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
I:       1/208(  0%)     7/104(  6%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
J:       1/208(  0%)     7/104(  6%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
K:       1/208(  0%)     7/104(  6%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
L:       1/208(  0%)     6/104(  5%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
02:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
03:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
06:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
10:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
11:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
12:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
13:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
14:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
19:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
38:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
48:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:     11/24( 45%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer

** EQUATIONS **

Out1     : INPUT;
Out2     : INPUT;
Out3     : INPUT;
Out4     : INPUT;
Out5     : INPUT;
Out6     : INPUT;
Out7     : INPUT;
Out9     : INPUT;
Out10    : INPUT;
Out12    : INPUT;
Out13    : INPUT;
Out15    : INPUT;
RAM_write : INPUT;
~PIN001  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|eq_node0' = '~PIN000' from file "lpm_decode.tdf" line 145, column 25
-- Equation name is '~PIN000', location is LC4_A1, type is buried.
~PIN000  = LCELL( _EQ001);
  _EQ001 = !~PIN001 &  RAM_write;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|eq_node0' from file "lpm_decode.tdf" line 145, column 25
-- Equation name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|eq_node0', type is output 
~PIN000  =  ~PIN000;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:132|result_node' = '~PIN002' from file "muxlut.tdf" line 130, column 40
-- Equation name is '~PIN002', location is LC6_A1, type is buried.
~PIN002  = LCELL( _EQ002);
  _EQ002 =  _EC1_J & !~PIN001
         #  _EC1_A &  ~PIN001;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:132|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:132|result_node', type is output 
~PIN002  =  ~PIN002;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:147|result_node' = '~PIN014' from file "muxlut.tdf" line 130, column 40
-- Equation name is '~PIN014', location is LC1_D4, type is buried.
~PIN014  = LCELL( _EQ003);
  _EQ003 =  _EC1_K & !~PIN001
         #  _EC1_D &  ~PIN001;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:147|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:147|result_node', type is output 
~PIN014  =  ~PIN014;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_3' from file "altdpram.tdf" line 163, column 13
-- Equation name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_3', type is output 
~PIN015  =  ~PIN015;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:177|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:177|result_node', type is output 
~PIN016  =  ~PIN016;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:177|result_node' = '~PIN016' from file "muxlut.tdf" line 130, column 40
-- Equation name is '~PIN016', location is LC5_D4, type is buried.
~PIN016  = LCELL( _EQ004);
  _EQ004 =  _EC9_K & !~PIN001
         #  _EC9_D &  ~PIN001;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:192|result_node' = '~PIN017' from file "muxlut.tdf" line 130, column 40
-- Equation name is '~PIN017', location is LC5_E5, type is buried.
~PIN017  = LCELL( _EQ005);
  _EQ005 =  _EC1_L & !~PIN001
         #  _EC1_E &  ~PIN001;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:192|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:192|result_node', type is output 
~PIN017  =  ~PIN017;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:207|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:207|result_node', type is output 
~PIN018  =  ~PIN018;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:207|result_node' = '~PIN018' from file "muxlut.tdf" line 130, column 40
-- Equation name is '~PIN018', location is LC7_E5, type is buried.
~PIN018  = LCELL( _EQ006);
  _EQ006 =  _EC9_J & !~PIN001
         #  _EC9_E &  ~PIN001;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:222|result_node' = '~PIN019' from file "muxlut.tdf" line 130, column 40
-- Equation name is '~PIN019', location is LC5_F6, type is buried.
~PIN019  = LCELL( _EQ007);
  _EQ007 =  _EC1_I & !~PIN001
         #  _EC1_F &  ~PIN001;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:222|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:222|result_node', type is output 
~PIN019  =  ~PIN019;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:252|result_node' = '~PIN021' from file "muxlut.tdf" line 130, column 40
-- Equation name is '~PIN021', location is LC2_F6, type is buried.
~PIN021  = LCELL( _EQ008);
  _EQ008 =  _EC9_I & !~PIN001
         #  _EC9_F &  ~PIN001;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:252|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:252|result_node', type is output 
~PIN021  =  ~PIN021;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:267|result_node' = '~PIN022' from file "muxlut.tdf" line 130, column 40
-- Equation name is '~PIN022', location is LC5_B2, type is buried.
~PIN022  = LCELL( _EQ009);
  _EQ009 =  _EC1_B & !~PIN001
         #  _EC1_G &  ~PIN001;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:267|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:267|result_node', type is output 
~PIN022  =  ~PIN022;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|eq_node1' = '~PIN024' from file "lpm_decode.tdf" line 147, column 25
-- Equation name is '~PIN024', location is LC3_A1, type is buried.
~PIN024  = LCELL( _EQ010);
  _EQ010 =  ~PIN001 &  RAM_write;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|eq_node1' from file "lpm_decode.tdf" line 147, column 25
-- Equation name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|eq_node1', type is output 
~PIN024  =  ~PIN024;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:297|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:297|result_node', type is output 
~PIN025  =  ~PIN025;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:297|result_node' = '~PIN025' from file "muxlut.tdf" line 130, column 40
-- Equation name is '~PIN025', location is LC1_B2, type is buried.
~PIN025  = LCELL( _EQ011);
  _EQ011 =  _EC9_B & !~PIN001
         #  _EC9_G &  ~PIN001;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:312|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:312|result_node', type is output 
~PIN026  =  ~PIN026;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:312|result_node' = '~PIN026' from file "muxlut.tdf" line 130, column 40
-- Equation name is '~PIN026', location is LC1_C3, type is buried.
~PIN026  = LCELL( _EQ012);
  _EQ012 =  _EC1_C & !~PIN001
         #  _EC1_H &  ~PIN001;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:342|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:342|result_node', type is output 
~PIN027  =  ~PIN027;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:342|result_node' = '~PIN027' from file "muxlut.tdf" line 130, column 40
-- Equation name is '~PIN027', location is LC5_C3, type is buried.
~PIN027  = LCELL( _EQ013);
  _EQ013 =  _EC9_C & !~PIN001
         #  _EC9_H &  ~PIN001;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_1' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_J', type is memory 
_EC1_J   = MEMORY_SEGMENT( Out1, VCC, VCC, ~PIN000, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_2' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_K', type is memory 
_EC1_K   = MEMORY_SEGMENT( Out2, VCC, VCC, ~PIN000, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_4' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_K', type is memory 
_EC9_K   = MEMORY_SEGMENT( Out4, VCC, VCC, ~PIN000, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_5' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_L', type is memory 
_EC1_L   = MEMORY_SEGMENT( Out5, VCC, VCC, ~PIN000, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_6' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_J', type is memory 
_EC9_J   = MEMORY_SEGMENT( Out6, VCC, VCC, ~PIN000, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_7' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_I', type is memory 
_EC1_I   = MEMORY_SEGMENT( Out7, VCC, VCC, ~PIN000, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_9' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_I', type is memory 
_EC9_I   = MEMORY_SEGMENT( Out9, VCC, VCC, ~PIN000, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_10' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_B', type is memory 
_EC1_B   = MEMORY_SEGMENT( Out10, VCC, VCC, ~PIN000, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_12' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_B', type is memory 
_EC9_B   = MEMORY_SEGMENT( Out12, VCC, VCC, ~PIN000, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_13' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_C', type is memory 
_EC1_C   = MEMORY_SEGMENT( Out13, VCC, VCC, ~PIN000, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_15' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_C', type is memory 
_EC9_C   = MEMORY_SEGMENT( Out15, VCC, VCC, ~PIN000, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_1' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_A', type is memory 
_EC1_A   = MEMORY_SEGMENT( Out1, VCC, VCC, ~PIN024, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_2' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_D', type is memory 
_EC1_D   = MEMORY_SEGMENT( Out2, VCC, VCC, ~PIN024, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_4' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_D', type is memory 
_EC9_D   = MEMORY_SEGMENT( Out4, VCC, VCC, ~PIN024, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_5' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_E', type is memory 
_EC1_E   = MEMORY_SEGMENT( Out5, VCC, VCC, ~PIN024, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_6' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_E', type is memory 
_EC9_E   = MEMORY_SEGMENT( Out6, VCC, VCC, ~PIN024, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_7' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_F', type is memory 
_EC1_F   = MEMORY_SEGMENT( Out7, VCC, VCC, ~PIN024, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_9' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_F', type is memory 
_EC9_F   = MEMORY_SEGMENT( Out9, VCC, VCC, ~PIN024, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_10' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_G', type is memory 
_EC1_G   = MEMORY_SEGMENT( Out10, VCC, VCC, ~PIN024, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_12' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_G', type is memory 
_EC9_G   = MEMORY_SEGMENT( Out12, VCC, VCC, ~PIN024, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_13' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_H', type is memory 
_EC1_H   = MEMORY_SEGMENT( Out13, VCC, VCC, ~PIN024, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_15' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_H', type is memory 
_EC9_H   = MEMORY_SEGMENT( Out15, VCC, VCC, ~PIN024, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_3' = '~PIN015' from file "altdpram.tdf" line 163, column 13
-- Equation name is '~PIN015', location is EC9_A, type is memory.
~PIN015  = MEMORY_SEGMENT( Out3, VCC, VCC, ~PIN024, VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);



Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer1

***** Logic for device 'moris_computer1' compiled without errors.




Device: EP1K10TC100-1

ACEX 1K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF
    Enable Lock Output                         = OFF

                                                                   
                                                                   
                  R R R R   R R           R R R           R        
                  E E E E   E E   ~ ~ ~   E E E ~   ~ ~   E ~ ~    
                  S S S S   S S V P P P   S S S P   P P   S P P ^  
                  E E E E   E E C I I I   E E E I V I I O E I I D  
                # R R R R   R R C N N N   R R R N C N N u R N N A  
                T V V V V G V V I 0 0 0 G V V V 0 C 0 0 t V 0 0 T  
                C E E E E N E E N 0 1 0 N E E E 0 I 0 0 1 E 1 0 A  
                K D D D D D D D T 8 0 9 D D D D 7 O 4 5 1 D 2 6 0  
              ----------------------------------------------------_ 
             / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
            /     99  97  95  93  91  89  87  85  83  81  79  77    | 
^CONF_DONE |  1                                                    75 | ^DCLK 
     ^nCEO |  2                                                    74 | ^nCE 
      #TDO |  3                                                    73 | #TDI 
     VCCIO |  4                                                    72 | VCCINT 
   ~PIN001 |  5                                                    71 | ~PIN020 
  RESERVED |  6                                                    70 | RESERVED 
  RESERVED |  7                                                    69 | RESERVED 
  RESERVED |  8                                                    68 | ~PIN023 
  RESERVED |  9                                                    67 | VCCIO 
  RESERVED | 10                                                    66 | GND 
       GND | 11                                                    65 | RESERVED 
    VCCINT | 12                                                    64 | RESERVED 
  RESERVED | 13                   EP1K10TC100-1                    63 | RESERVED 
  RESERVED | 14                                                    62 | RESERVED 
  RESERVED | 15                                                    61 | RESERVED 
  RESERVED | 16                                                    60 | VCCINT 
     VCCIO | 17                                                    59 | GND 
       GND | 18                                                    58 | RESERVED 
  RESERVED | 19                                                    57 | RESERVED 
  RESERVED | 20                                                    56 | RESERVED 
  RESERVED | 21                                                    55 | RESERVED 
  RESERVED | 22                                                    54 | ^MSEL0 
  RESERVED | 23                                                    53 | ^MSEL1 
      #TMS | 24                                                    52 | VCCINT 
  ^nSTATUS | 25                                                    51 | ^nCONFIG 
           |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
            \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
             \----------------------------------------------------- 
                R R R R R R R R R V G V ~ ~ ~ G G R V R R R O ~ ~  
                E E E E E E E E E C N C P P P N N E C E E E u P P  
                S S S S S S S S S C D C I I I D D S C S S S t I I  
                E E E E E E E E E I   _ N N N _   E I E E E 8 N N  
                R R R R R R R R R N   C 0 0 0 C   R O R R R   0 0  
                V V V V V V V V V T   K 2 1 0 K   V   V V V   0 1  
                E E E E E E E E E     L 4 1 0 L   E   E E E   3 3  
                D D D D D D D D D     K       K   D   D D D        
                                                                   
                                                                   


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer1

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/22( 22%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
A25      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    2/6      13/88( 14%)   
B25      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    2/6      13/88( 14%)   


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            12/60     ( 20%)
Total logic cells used:                          2/576    (  0%)
Total embedded cells used:                       4/48     (  8%)
Total EABs used:                                 2/3      ( 66%)
Average fan-in:                                 3.00/4    ( 75%)
Total fan-in:                                   6/2304    (  0%)

Total input pins required:                      16
Total input I/O cell registers required:         0
Total output pins required:                      2
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                      2
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                         0/ 576   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      2   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0      2/2  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0      0/2  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   2   0   0   0   0   0   0   0   0   0   0   0   4   0   0   0   0   0   0   0   0   0   0   0   0      2/4  



Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer1

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  48      -     -    -    07      INPUT             ^    0    0    0    2  Out8
  80      -     -    -    03      INPUT             ^    0    0    0    2  Out11
  40      -     -    -    --      INPUT  G s        ^    0    0    0    0  ~PIN000
   5      -     -    A    --      INPUT    s        ^    0    0    0    2  ~PIN001
  49      -     -    -    06      INPUT    s        ^    0    0    0    4  ~PIN003
  82      -     -    -    04      INPUT    s        ^    0    0    0    4  ~PIN004
  81      -     -    -    03      INPUT    s        ^    0    0    0    4  ~PIN005
  77      -     -    -    01      INPUT    s        ^    0    0    0    4  ~PIN006
  84      -     -    -    05      INPUT    s        ^    0    0    0    4  ~PIN007
  91      -     -    -    --      INPUT    s        ^    0    0    0    4  ~PIN008
  89      -     -    -    --      INPUT    s        ^    0    0    0    4  ~PIN009
  90      -     -    -    --      INPUT    s        ^    0    0    0    4  ~PIN010
  39      -     -    -    --      INPUT    s        ^    0    0    0    4  ~PIN011
  78      -     -    -    01      INPUT    s        ^    0    0    0    4  ~PIN012
  50      -     -    -    02      INPUT    s        ^    0    0    0    4  ~PIN013
  38      -     -    -    --      INPUT  G s        ^    0    0    0    0  ~PIN024


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer1

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  71      -     -    A    --     OUTPUT                 0    1    0    0  ~PIN020
  68      -     -    A    --     OUTPUT                 0    1    0    0  ~PIN023


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer1

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      1     -    A    01        OR2                1    2    1    0  ~PIN020
   -      7     -    A    01        OR2                1    2    1    0  ~PIN023
   -      -     1    A    --   MEM_SGMT               12    0    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_8
   -      -     9    A    --   MEM_SGMT               12    0    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_11
   -      -     1    B    --   MEM_SGMT               12    0    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_8
   -      -     9    B    --   MEM_SGMT               12    0    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_11


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer1

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       5/ 96(  5%)    11/ 48( 22%)     0/ 48(  0%)    1/16(  6%)      2/16( 12%)     0/16(  0%)
B:       0/ 96(  0%)     9/ 48( 18%)     0/ 48(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
C:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
02:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
03:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
04:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
05:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
06:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
07:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer1

** EQUATIONS **

Out8     : INPUT;
Out11    : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN024  : INPUT;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:237|result_node' = '~PIN020' from file "muxlut.tdf" line 130, column 40
-- Equation name is '~PIN020', location is LC1_A1, type is buried.
~PIN020  = LCELL( _EQ001);
  _EQ001 =  _EC1_A & !~PIN001
         #  _EC1_B &  ~PIN001;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:237|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:237|result_node', type is output 
~PIN020  =  ~PIN020;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:282|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:282|result_node', type is output 
~PIN023  =  ~PIN023;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:282|result_node' = '~PIN023' from file "muxlut.tdf" line 130, column 40
-- Equation name is '~PIN023', location is LC7_A1, type is buried.
~PIN023  = LCELL( _EQ002);
  _EQ002 =  _EC9_A & !~PIN001
         #  _EC9_B &  ~PIN001;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_8' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_A', type is memory 
_EC1_A   = MEMORY_SEGMENT( Out8, VCC, VCC, GLOBAL( ~PIN000), VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_11' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_A', type is memory 
_EC9_A   = MEMORY_SEGMENT( Out11, VCC, VCC, GLOBAL( ~PIN000), VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_8' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_B', type is memory 
_EC1_B   = MEMORY_SEGMENT( Out8, VCC, VCC, GLOBAL( ~PIN024), VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_11' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_B', type is memory 
_EC9_B   = MEMORY_SEGMENT( Out11, VCC, VCC, GLOBAL( ~PIN024), VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);



Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer2

***** Logic for device 'moris_computer2' compiled without errors.




Device: EP1K10TC144-1

ACEX 1K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF
    Enable Lock Output                         = OFF

                                                     B   B                                
                                                     U   U                                
                                                     S   S                                
                   R R   R   R   R         P         _   _       R                        
                   E E   E   E   E       P C         S   S     ~ E           ~ ~ ~     I  
                   S S   S   S   S       C _       V e A e     P S           P P P A A R  
                   E E   E   E   E O V O _ C     O C l L l     I E O O     V I I I L L _  
                 O R R O R   R O R u C u L l O   u C e U e   O N R u u O O C N N N U U L  
                 u V V u V G V u V t C t o e u G t I c _ c G u 0 V t t u u C 0 0 0 _ _ o  
                 t E E t E N E t E 1 I 1 a a t N 1 N t S t N t 1 E 1 1 t t I 0 1 0 S S a  
                 8 D D 5 D D D 7 D 4 O 2 d r 2 D 1 T 1 0 0 D 3 1 D 5 0 9 0 O 9 0 8 3 1 d  
               --------------------------------------------------------------------------_ 
              / 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110   |_ 
             /    143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109    | 
       #TCK |  1                                                                         108 | ^DATA0 
 ^CONF_DONE |  2                                                                         107 | ^DCLK 
      ^nCEO |  3                                                                         106 | ^nCE 
       #TDO |  4                                                                         105 | #TDI 
      VCCIO |  5                                                                         104 | N.C. 
       N.C. |  6                                                                         103 | VCCINT 
   AR_Clear |  7                                                                         102 | ~PIN018 
     PC_INR |  8                                                                         101 | N.C. 
    AR_Load |  9                                                                         100 | DR_INR 
       N.C. | 10                                                                          99 | N.C. 
    ~PIN016 | 11                                                                          98 | ~PIN019 
       N.C. | 12                                                                          97 | ~PIN005 
     AR_INR | 13                                                                          96 | ~PIN015 
    ~PIN017 | 14                                                                          95 | ~PIN006 
        GND | 15                                                                          94 | VCCIO 
     VCCINT | 16                                                                          93 | GND 
    ~PIN026 | 17                                                                          92 | ~PIN027 
    ~PIN023 | 18                                                                          91 | ~PIN002 
    ~PIN025 | 19                              EP1K10TC144-1                               90 | ~PIN014 
       N.C. | 20                                                                          89 | N.C. 
    ALU_Cin | 21                                                                          88 | ~PIN022 
       N.C. | 22                                                                          87 | ~PIN021 
     TR_INR | 23                                                                          86 | ~PIN020 
      VCCIO | 24                                                                          85 | VCCINT 
        GND | 25                                                                          84 | GND 
   AC_Clear | 26                                                                          83 | RESERVED 
     AC_INR | 27                                                                          82 | N.C. 
       N.C. | 28                                                                          81 | ~PIN001 
    AC_Load | 29                                                                          80 | ~PIN004 
    ~PIN012 | 30                                                                          79 | RESERVED 
       N.C. | 31                                                                          78 | RESERVED 
    ~PIN003 | 32                                                                          77 | ^MSEL0 
    ~PIN013 | 33                                                                          76 | ^MSEL1 
       #TMS | 34                                                                          75 | VCCINT 
   ^nSTATUS | 35                                                                          74 | ^nCONFIG 
   RESERVED | 36                                                                          73 | ALU_S2 
            |      38  40  42  44  46  48  50  52  54  56  58  60  62  64  66  68  70  72  _| 
             \   37  39  41  43  45  47  49  51  53  55  57  59  61  63  65  67  69  71   | 
              \--------------------------------------------------------------------------- 
                 R R R G R R R O V R O D R V D G V ~ c ~ G G R R V R R O T G R T ~ O V B  
                 E E E N E E E u C E u R E C R N C P l P N N E E C E E u R N E R P u C U  
                 S S S D S S S t C S t _ S C _ D C I k I D D S S C S S t _ D S _ I t C S  
                 E E E   E E E 1 I E 1 L E I C   _ N   N _   E E I E E 6 L   E C N 4 I _  
                 R R R   R R R 3 O R   o R N l   C 0   0 C   R R O R R   o   R l 0   O S  
                 V V V   V V V     V   a V T e   K 2   0 K   V V   V V   a   V e 0     e  
                 E E E   E E E     E   d E   a   L 4   0 L   E E   E E   d   E a 7     l  
                 D D D   D D D     D     D   r   K       K   D D   D D       D r       e  
                                                                                       c  
                                                                                       t  
                                                                                       2  


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer2

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       7/ 8( 87%)   3/ 8( 37%)   3/ 8( 37%)    1/2    0/2       6/22( 27%)   
A2       8/ 8(100%)   3/ 8( 37%)   3/ 8( 37%)    1/2    0/2       7/22( 31%)   
A3       8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2       8/22( 36%)   
A4       5/ 8( 62%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       8/22( 36%)   
A5       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/22( 22%)   
A6       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      13/22( 59%)   
A7       7/ 8( 87%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       9/22( 40%)   
A8       6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       7/22( 31%)   
A9       6/ 8( 75%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      10/22( 45%)   
A10      3/ 8( 37%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       4/22( 18%)   
A11      3/ 8( 37%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/22( 40%)   
A12      7/ 8( 87%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
A13      8/ 8(100%)   3/ 8( 37%)   2/ 8( 25%)    1/2    0/2       8/22( 36%)   
A14      3/ 8( 37%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       8/22( 36%)   
A15      4/ 8( 50%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       5/22( 22%)   
A16      6/ 8( 75%)   2/ 8( 25%)   1/ 8( 12%)    0/2    0/2      11/22( 50%)   
A17      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       8/22( 36%)   
A18      5/ 8( 62%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       8/22( 36%)   
A19      5/ 8( 62%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       6/22( 27%)   
A20      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      13/22( 59%)   
A21      5/ 8( 62%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       9/22( 40%)   
A22      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       8/22( 36%)   
A23      5/ 8( 62%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       6/22( 27%)   
A24      2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       7/22( 31%)   
B1       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       8/22( 36%)   
B2       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       4/22( 18%)   
B3       3/ 8( 37%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      10/22( 45%)   
B4       6/ 8( 75%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      15/22( 68%)   
B5       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      13/22( 59%)   
B6       6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/22( 54%)   
B7       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      11/22( 50%)   
B8       7/ 8( 87%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      10/22( 45%)   
B9       5/ 8( 62%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       6/22( 27%)   
B10      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    0/2    0/2       9/22( 40%)   
B11      7/ 8( 87%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      10/22( 45%)   
B12      7/ 8( 87%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       6/22( 27%)   
B13      7/ 8( 87%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       9/22( 40%)   
B14      7/ 8( 87%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      11/22( 50%)   
B15      3/ 8( 37%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       7/22( 31%)   
B16      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      11/22( 50%)   
B17      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      12/22( 54%)   
B18      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      11/22( 50%)   
B19      2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/22( 22%)   
B20      4/ 8( 50%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       5/22( 22%)   
B21      5/ 8( 62%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       6/22( 27%)   
B22      5/ 8( 62%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       8/22( 36%)   
B23      7/ 8( 87%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       8/22( 36%)   
B24      6/ 8( 75%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      10/22( 45%)   
C1       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
C2       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       7/22( 31%)   
C3       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       3/22( 13%)   
C4       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      10/22( 45%)   
C5       7/ 8( 87%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
C6       5/ 8( 62%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      11/22( 50%)   
C7       7/ 8( 87%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
C8       8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2      10/22( 45%)   
C9       6/ 8( 75%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      10/22( 45%)   
C10      6/ 8( 75%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      10/22( 45%)   
C11      6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       8/22( 36%)   
C12      7/ 8( 87%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      14/22( 63%)   
C13      7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       9/22( 40%)   
C14      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       9/22( 40%)   
C15      7/ 8( 87%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
C16      3/ 8( 37%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       4/22( 18%)   
C17      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      10/22( 45%)   
C18      4/ 8( 50%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       7/22( 31%)   
C19      7/ 8( 87%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      13/22( 59%)   
C20      7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       9/22( 40%)   
C21      2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       7/22( 31%)   
C22      7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      10/22( 45%)   
C23      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      13/22( 59%)   
C24      7/ 8( 87%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      11/22( 50%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
A25      1/16(  6%)   0/16(  0%)   1/16(  6%)    0/2    2/6      12/88( 13%)   
B25      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    2/6      13/88( 14%)   
C25      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    2/6      13/88( 14%)   


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            63/86     ( 73%)
Total logic cells used:                        416/576    ( 72%)
Total embedded cells used:                       5/48     ( 10%)
Total EABs used:                                 3/3      (100%)
Average fan-in:                                 3.43/4    ( 85%)
Total fan-in:                                1428/2304    ( 61%)

Total input pins required:                      41
Total input I/O cell registers required:         0
Total output pins required:                     28
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    416
Total flipflops required:                       88
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        77/ 576   ( 13%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      7   8   8   5   2   8   7   6   6   3   3   7   1   8   3   4   6   8   5   5   8   5   8   5   2    137/1  
 B:      2   2   3   6   8   6   8   7   5   8   7   7   2   7   7   3   8   8   8   2   4   5   5   7   6    139/2  
 C:      1   2   2   8   7   5   7   8   6   6   6   7   2   7   8   7   3   8   4   7   7   2   7   8   7    140/2  

Total:  10  12  13  19  17  19  22  21  17  17  16  21   5  22  18  14  17  24  17  14  19  12  20  20  15    416/5  



Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer2

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  26      -     -    C    --      INPUT             ^    0    0    0   16  AC_Clear
  27      -     -    C    --      INPUT             ^    0    0    0    7  AC_INR
  29      -     -    C    --      INPUT             ^    0    0    0    4  AC_Load
  21      -     -    B    --      INPUT             ^    0    0    0    2  ALU_Cin
 125      -     -    -    --      INPUT             ^    0    0    0   46  ALU_S0
 110      -     -    -    01      INPUT             ^    0    0    0   46  ALU_S1
  73      -     -    -    02      INPUT             ^    0    0    0   18  ALU_S2
 111      -     -    -    02      INPUT             ^    0    0    0   32  ALU_S3
   7      -     -    A    --      INPUT             ^    0    0    0   12  AR_Clear
  13      -     -    A    --      INPUT             ^    0    0    0    7  AR_INR
   9      -     -    A    --      INPUT             ^    0    0    0    3  AR_Load
 124      -     -    -    --      INPUT             ^    0    0    0   48  BUS_Select0
 126      -     -    -    --      INPUT             ^    0    0    0   60  BUS_Select1
  72      -     -    -    04      INPUT             ^    0    0    0   20  BUS_Select2
  55      -     -    -    --      INPUT  G          ^    0    0    0    0  clk
  51      -     -    -    13      INPUT             ^    0    0    0   16  DR_Clear
 100      -     -    A    --      INPUT             ^    0    0    0    7  DR_INR
  48      -     -    -    15      INPUT             ^    0    0    0    4  DR_Load
 109      -     -    -    01      INPUT             ^    0    0    0   16  IR_Load
 131      -     -    -    15      INPUT             ^    0    0    0   12  PC_Clear
   8      -     -    A    --      INPUT             ^    0    0    0    7  PC_INR
 132      -     -    -    16      INPUT             ^    0    0    0    3  PC_Load
  56      -     -    -    --      INPUT  G s        ^    0    0    0    0  ~PIN000
  91      -     -    B    --      INPUT    s        ^    0    0    0    1  ~PIN002
  90      -     -    B    --      INPUT    s        ^    0    0    0    1  ~PIN014
  96      -     -    A    --      INPUT    s        ^    0    0    0    1  ~PIN015
  11      -     -    A    --      INPUT    s        ^    0    0    0    1  ~PIN016
  14      -     -    A    --      INPUT    s        ^    0    0    0    1  ~PIN017
 102      -     -    A    --      INPUT    s        ^    0    0    0    1  ~PIN018
  98      -     -    A    --      INPUT    s        ^    0    0    0    1  ~PIN019
  86      -     -    B    --      INPUT    s        ^    0    0    0    1  ~PIN020
  87      -     -    B    --      INPUT    s        ^    0    0    0    1  ~PIN021
  88      -     -    B    --      INPUT    s        ^    0    0    0    1  ~PIN022
  18      -     -    B    --      INPUT    s        ^    0    0    0    1  ~PIN023
  54      -     -    -    --      INPUT  G s        ^    0    0    0    0  ~PIN024
  19      -     -    B    --      INPUT    s        ^    0    0    0    1  ~PIN025
  17      -     -    B    --      INPUT    s        ^    0    0    0    1  ~PIN026
  92      -     -    B    --      INPUT    s        ^    0    0    0    1  ~PIN027
  68      -     -    -    07      INPUT             ^    0    0    0   16  TR_Clear
  23      -     -    B    --      INPUT             ^    0    0    0    7  TR_INR
  65      -     -    -    09      INPUT             ^    0    0    0    4  TR_Load


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer2

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 116      -     -    -    05     OUTPUT                 0    1    0    0  Out0
  47      -     -    -    16     OUTPUT                 0    1    0    0  Out1
 130      -     -    -    14     OUTPUT                 0    1    0    0  Out2
 122      -     -    -    12     OUTPUT                 0    1    0    0  Out3
  70      -     -    -    05     OUTPUT                 0    1    0    0  Out4
 141      -     -    -    22     OUTPUT                 0    1    0    0  Out5
  64      -     -    -    10     OUTPUT                 0    1    0    0  Out6
 137      -     -    -    19     OUTPUT                 0    1    0    0  Out7
 144      -     -    -    24     OUTPUT                 0    1    0    0  Out8
 117      -     -    -    06     OUTPUT                 0    1    0    0  Out9
 118      -     -    -    07     OUTPUT                 0    1    0    0  Out10
 128      -     -    -    13     OUTPUT                 0    1    0    0  Out11
 133      -     -    -    17     OUTPUT                 0    1    0    0  Out12
  44      -     -    -    18     OUTPUT                 0    1    0    0  Out13
 135      -     -    -    18     OUTPUT                 0    1    0    0  Out14
 119      -     -    -    08     OUTPUT                 0    1    0    0  Out15
  81      -     -    C    --     OUTPUT                 0    1    0    0  ~PIN001
  32      -     -    C    --     OUTPUT                 0    1    0    0  ~PIN003
  80      -     -    C    --     OUTPUT                 0    1    0    0  ~PIN004
  97      -     -    A    --     OUTPUT                 0    1    0    0  ~PIN005
  95      -     -    A    --     OUTPUT                 0    1    0    0  ~PIN006
  69      -     -    -    06     OUTPUT                 0    1    0    0  ~PIN007
 112      -     -    -    03     OUTPUT                 0    1    0    0  ~PIN008
 114      -     -    -    04     OUTPUT                 0    1    0    0  ~PIN009
 113      -     -    -    03     OUTPUT                 0    1    0    0  ~PIN010
 121      -     -    -    10     OUTPUT                 0    1    0    0  ~PIN011
  30      -     -    C    --     OUTPUT                 0    1    0    0  ~PIN012
  33      -     -    C    --     OUTPUT                 0    1    0    0  ~PIN013


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer2

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      3     -    C    09       DFFE   +            1    2    0    9  |ac:9|4bitregister:38|D:50|lpm_ff:lpm_ff_component|dffs0
   -      1     -    C    09       DFFE   +            1    2    0    9  |ac:9|4bitregister:38|D:51|lpm_ff:lpm_ff_component|dffs0
   -      8     -    C    07       DFFE   +            1    3    0    8  |ac:9|4bitregister:38|D:52|lpm_ff:lpm_ff_component|dffs0
   -      3     -    C    05       DFFE   +            1    2    0    9  |ac:9|4bitregister:38|D:53|lpm_ff:lpm_ff_component|dffs0
   -      1     -    C    02       AND2                1    3    0    3  |ac:9|4bitregister:38|ha:60|c (|ac:9|4bitregister:38|ha:60|:4)
   -      1     -    C    01       AND2                0    2    0    6  |ac:9|4bitregister:38|ha:61|c (|ac:9|4bitregister:38|ha:61|:4)
   -      2     -    C    09        OR2                1    3    0    1  |ac:9|4bitregister:38|mux2x1:54|O (|ac:9|4bitregister:38|mux2x1:54|:8)
   -      4     -    C    09        OR2                1    3    0    1  |ac:9|4bitregister:38|mux2x1:55|O (|ac:9|4bitregister:38|mux2x1:55|:8)
   -      2     -    C    07        OR2                2    2    0    1  |ac:9|4bitregister:38|mux2x1:56|:5
   -      1     -    C    07        OR2                1    3    0    1  |ac:9|4bitregister:38|mux2x1:56|:6
   -      1     -    C    05        OR2                1    3    0    1  |ac:9|4bitregister:38|mux2x1:57|O (|ac:9|4bitregister:38|mux2x1:57|:8)
   -      2     -    C    03        OR2                2    0    0    4  |ac:9|4bitregister:38|:49
   -      1     -    C    06       DFFE   +            1    2    0    9  |ac:9|4bitregister:39|D:50|lpm_ff:lpm_ff_component|dffs0
   -      7     -    C    12       DFFE   +            1    2    0    8  |ac:9|4bitregister:39|D:51|lpm_ff:lpm_ff_component|dffs0
   -      2     -    C    08       DFFE   +            1    2    0    9  |ac:9|4bitregister:39|D:52|lpm_ff:lpm_ff_component|dffs0
   -      6     -    C    08       DFFE   +            1    3    0    8  |ac:9|4bitregister:39|D:53|lpm_ff:lpm_ff_component|dffs0
   -      3     -    C    08       AND2                0    3    0    3  |ac:9|4bitregister:39|ha:59|c (|ac:9|4bitregister:39|ha:59|:4)
   -      1     -    C    08       AND2                0    3    0    7  |ac:9|4bitregister:39|ha:61|c (|ac:9|4bitregister:39|ha:61|:4)
   -      2     -    C    06        OR2                0    4    0    1  |ac:9|4bitregister:39|mux2x1:54|O (|ac:9|4bitregister:39|mux2x1:54|:8)
   -      2     -    C    12        OR2                0    4    0    1  |ac:9|4bitregister:39|mux2x1:55|O (|ac:9|4bitregister:39|mux2x1:55|:8)
   -      4     -    C    08        OR2                0    4    0    1  |ac:9|4bitregister:39|mux2x1:56|O (|ac:9|4bitregister:39|mux2x1:56|:8)
   -      5     -    C    08        OR2                1    3    0    1  |ac:9|4bitregister:39|mux2x1:57|:5
   -      7     -    C    08        OR2                0    4    0    1  |ac:9|4bitregister:39|mux2x1:57|:6
   -      1     -    C    03        OR2                1    1    0    4  |ac:9|4bitregister:39|:49
   -      8     -    C    19       DFFE   +            1    2    0   10  |ac:9|4bitregister:40|D:50|lpm_ff:lpm_ff_component|dffs0
   -      3     -    C    24       DFFE   +            1    2    0    9  |ac:9|4bitregister:40|D:51|lpm_ff:lpm_ff_component|dffs0
   -      6     -    C    24       DFFE   +            1    3    0    8  |ac:9|4bitregister:40|D:52|lpm_ff:lpm_ff_component|dffs0
   -      7     -    C    19       DFFE   +            1    2    0    9  |ac:9|4bitregister:40|D:53|lpm_ff:lpm_ff_component|dffs0
   -      4     -    C    21       AND2                0    4    0    3  |ac:9|4bitregister:40|ha:60|c (|ac:9|4bitregister:40|ha:60|:4)
   -      1     -    C    16       AND2                0    2    0    5  |ac:9|4bitregister:40|ha:61|c (|ac:9|4bitregister:40|ha:61|:4)
   -      1     -    C    19        OR2                0    4    0    1  |ac:9|4bitregister:40|mux2x1:54|O (|ac:9|4bitregister:40|mux2x1:54|:8)
   -      1     -    C    24        OR2                0    4    0    1  |ac:9|4bitregister:40|mux2x1:55|O (|ac:9|4bitregister:40|mux2x1:55|:8)
   -      4     -    C    22        OR2                1    3    0    1  |ac:9|4bitregister:40|mux2x1:56|:5
   -      2     -    C    24        OR2                0    4    0    1  |ac:9|4bitregister:40|mux2x1:56|:6
   -      2     -    C    19        OR2                0    4    0    1  |ac:9|4bitregister:40|mux2x1:57|O (|ac:9|4bitregister:40|mux2x1:57|:8)
   -      2     -    C    16        OR2                1    1    0    4  |ac:9|4bitregister:40|:49
   -      4     -    C    23       DFFE   +            1    2    0    9  |ac:9|4bitregister:41|D:50|lpm_ff:lpm_ff_component|dffs0
   -      1     -    C    18       DFFE   +            1    2    0    8  |ac:9|4bitregister:41|D:51|lpm_ff:lpm_ff_component|dffs0
   -      5     -    C    18       DFFE   +            1    2    0    8  |ac:9|4bitregister:41|D:52|lpm_ff:lpm_ff_component|dffs0
   -      2     -    C    15       DFFE   +            1    2    0    5  |ac:9|4bitregister:41|D:53|lpm_ff:lpm_ff_component|dffs0
   -      7     -    C    21       AND2                0    3    0    2  |ac:9|4bitregister:41|ha:59|c (|ac:9|4bitregister:41|ha:59|:4)
   -      3     -    C    15        OR2                0    3    0    1  |ac:9|4bitregister:41|ha:61|S (|ac:9|4bitregister:41|ha:61|:3)
   -      1     -    C    23        OR2                0    3    0    1  |ac:9|4bitregister:41|mux2x1:54|O (|ac:9|4bitregister:41|mux2x1:54|:8)
   -      2     -    C    18        OR2                0    4    0    1  |ac:9|4bitregister:41|mux2x1:55|O (|ac:9|4bitregister:41|mux2x1:55|:8)
   -      3     -    C    18        OR2                0    4    0    1  |ac:9|4bitregister:41|mux2x1:56|O (|ac:9|4bitregister:41|mux2x1:56|:8)
   -      1     -    C    15        OR2                0    4    0    1  |ac:9|4bitregister:41|mux2x1:57|O (|ac:9|4bitregister:41|mux2x1:57|:8)
   -      5     -    C    16        OR2                1    1    0    4  |ac:9|4bitregister:41|:49
   -      4     -    B    10        OR2                2    2    0    1  |alu:1|alulayer:1|arithmeticlayer:8|fulladder:12|:6
   -      1     -    B    10        OR2                2    2    0    2  |alu:1|alulayer:1|arithmeticlayer:8|fulladder:12|cout (|alu:1|alulayer:1|arithmeticlayer:8|fulladder:12|:10)
   -      2     -    B    10        OR2    s           1    1    0    1  |alu:1|alulayer:1|arithmeticlayer:8|mux4x1:6|Q~1 (|alu:1|alulayer:1|arithmeticlayer:8|mux4x1:6|~42~1)
   -      5     -    C    09        OR2                2    2    0    1  |alu:1|alulayer:1|logiclayer:2|mux4x1:2|Q (|alu:1|alulayer:1|logiclayer:2|mux4x1:2|:42)
   -      6     -    C    09        OR2    s           2    2    0    1  |alu:1|alulayer:1|mux4x1:3|Q~1 (|alu:1|alulayer:1|mux4x1:3|~42~1)
   -      5     -    B    10        OR2                3    1    0    1  |alu:1|alulayer:1|mux4x1:3|:59
   -      6     -    B    10        OR2                2    2    0    1  |alu:1|alulayer:15|arithmeticlayer:8|fulladder:12|:6
   -      3     -    B    10        OR2                0    3    0    2  |alu:1|alulayer:15|arithmeticlayer:8|fulladder:12|cout (|alu:1|alulayer:15|arithmeticlayer:8|fulladder:12|:10)
   -      8     -    B    10        OR2                2    1    0    1  |alu:1|alulayer:15|arithmeticlayer:8|mux4x1:6|Q (|alu:1|alulayer:15|arithmeticlayer:8|mux4x1:6|:42)
   -      4     -    B    04        OR2                2    2    0    1  |alu:1|alulayer:15|logiclayer:2|mux4x1:2|Q (|alu:1|alulayer:15|logiclayer:2|mux4x1:2|:42)
   -      7     -    B    10        OR2    s           1    3    0    1  |alu:1|alulayer:15|mux4x1:3|Q~1 (|alu:1|alulayer:15|mux4x1:3|~42~1)
   -      5     -    B    04        OR2    s           1    2    0    1  |alu:1|alulayer:15|mux4x1:3|Q~2 (|alu:1|alulayer:15|mux4x1:3|~42~2)
   -      2     -    B    04        OR2                1    2    0    1  |alu:1|alulayer:15|mux4x1:3|Q (|alu:1|alulayer:15|mux4x1:3|:42)
   -      4     -    C    07        OR2                2    2    0    1  |alu:1|alulayer:20|arithmeticlayer:8|fulladder:12|:6
   -      1     -    C    12        OR2                0    3    0    2  |alu:1|alulayer:20|arithmeticlayer:8|fulladder:12|cout (|alu:1|alulayer:20|arithmeticlayer:8|fulladder:12|:10)
   -      6     -    C    12        OR2                2    1    0    1  |alu:1|alulayer:20|arithmeticlayer:8|mux4x1:6|Q (|alu:1|alulayer:20|arithmeticlayer:8|mux4x1:6|:42)
   -      6     -    C    07        OR2                2    2    0    1  |alu:1|alulayer:20|logiclayer:2|mux4x1:2|Q (|alu:1|alulayer:20|logiclayer:2|mux4x1:2|:42)
   -      5     -    C    07        OR2    s           1    3    0    1  |alu:1|alulayer:20|mux4x1:3|Q~1 (|alu:1|alulayer:20|mux4x1:3|~42~1)
   -      3     -    C    07        OR2    s           1    2    0    1  |alu:1|alulayer:20|mux4x1:3|Q~2 (|alu:1|alulayer:20|mux4x1:3|~42~2)
   -      7     -    C    05        OR2                2    2    0    1  |alu:1|alulayer:23|arithmeticlayer:8|fulladder:12|:6
   -      5     -    C    11        OR2                0    3    0    2  |alu:1|alulayer:23|arithmeticlayer:8|fulladder:12|cout (|alu:1|alulayer:23|arithmeticlayer:8|fulladder:12|:10)
   -      6     -    C    11        OR2                2    1    0    1  |alu:1|alulayer:23|arithmeticlayer:8|mux4x1:6|Q (|alu:1|alulayer:23|arithmeticlayer:8|mux4x1:6|:42)
   -      2     -    C    05        OR2                2    2    0    1  |alu:1|alulayer:23|logiclayer:2|mux4x1:2|Q (|alu:1|alulayer:23|logiclayer:2|mux4x1:2|:42)
   -      4     -    C    05        OR2    s           1    3    0    1  |alu:1|alulayer:23|mux4x1:3|Q~1 (|alu:1|alulayer:23|mux4x1:3|~42~1)
   -      5     -    C    05        OR2    s           1    2    0    1  |alu:1|alulayer:23|mux4x1:3|Q~2 (|alu:1|alulayer:23|mux4x1:3|~42~2)
   -      6     -    C    05        OR2                1    2    0    1  |alu:1|alulayer:23|mux4x1:3|Q (|alu:1|alulayer:23|mux4x1:3|:42)
   -      3     -    C    04        OR2                2    2    0    2  |alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|:6
   -      1     -    C    04       AND2                0    2    0    2  |alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|:8
   -      1     -    C    17        OR2    s           2    2    0    2  |alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|cout~1 (|alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|~10~1)
   -      3     -    C    10        OR2                2    2    0    1  |alu:1|alulayer:64|logiclayer:2|mux4x1:2|Q (|alu:1|alulayer:64|logiclayer:2|mux4x1:2|:42)
   -      5     -    C    04        OR2    s           1    3    0    1  |alu:1|alulayer:64|mux4x1:3|Q~1 (|alu:1|alulayer:64|mux4x1:3|~42~1)
   -      4     -    C    10        OR2    s           1    2    0    1  |alu:1|alulayer:64|mux4x1:3|Q~2 (|alu:1|alulayer:64|mux4x1:3|~42~2)
   -      4     -    C    04        OR2                2    2    0    1  |alu:1|alulayer:69|arithmeticlayer:8|fulladder:12|:6
   -      6     -    C    04        OR2                0    3    0    2  |alu:1|alulayer:69|arithmeticlayer:8|fulladder:12|cout (|alu:1|alulayer:69|arithmeticlayer:8|fulladder:12|:10)
   -      7     -    C    04        OR2                2    1    0    1  |alu:1|alulayer:69|arithmeticlayer:8|mux4x1:6|Q (|alu:1|alulayer:69|arithmeticlayer:8|mux4x1:6|:42)
   -      5     -    C    10        OR2                2    2    0    1  |alu:1|alulayer:69|logiclayer:2|mux4x1:2|Q (|alu:1|alulayer:69|logiclayer:2|mux4x1:2|:42)
   -      8     -    C    04        OR2    s           1    3    0    1  |alu:1|alulayer:69|mux4x1:3|Q~1 (|alu:1|alulayer:69|mux4x1:3|~42~1)
   -      7     -    C    10        OR2    s           1    2    0    1  |alu:1|alulayer:69|mux4x1:3|Q~2 (|alu:1|alulayer:69|mux4x1:3|~42~2)
   -      8     -    C    08        OR2                1    2    0    1  |alu:1|alulayer:69|mux4x1:3|Q (|alu:1|alulayer:69|mux4x1:3|:42)
   -      5     -    C    12        OR2                2    2    0    1  |alu:1|alulayer:73|arithmeticlayer:8|fulladder:12|:6
   -      2     -    C    04        OR2                0    3    0    2  |alu:1|alulayer:73|arithmeticlayer:8|fulladder:12|cout (|alu:1|alulayer:73|arithmeticlayer:8|fulladder:12|:10)
   -      3     -    C    02        OR2                2    1    0    1  |alu:1|alulayer:73|arithmeticlayer:8|mux4x1:6|Q (|alu:1|alulayer:73|arithmeticlayer:8|mux4x1:6|:42)
   -      2     -    C    10        OR2                2    2    0    1  |alu:1|alulayer:73|logiclayer:2|mux4x1:2|Q (|alu:1|alulayer:73|logiclayer:2|mux4x1:2|:42)
   -      3     -    C    12        OR2    s           1    3    0    1  |alu:1|alulayer:73|mux4x1:3|Q~1 (|alu:1|alulayer:73|mux4x1:3|~42~1)
   -      1     -    C    10        OR2    s           1    2    0    1  |alu:1|alulayer:73|mux4x1:3|Q~2 (|alu:1|alulayer:73|mux4x1:3|~42~2)
   -      4     -    C    12        OR2                1    2    0    1  |alu:1|alulayer:73|mux4x1:3|Q (|alu:1|alulayer:73|mux4x1:3|:42)
   -      1     -    C    11        OR2                2    2    0    2  |alu:1|alulayer:77|arithmeticlayer:8|fulladder:12|:6
   -      2     -    C    11        OR2                0    4    0    2  |alu:1|alulayer:77|arithmeticlayer:8|fulladder:12|cout (|alu:1|alulayer:77|arithmeticlayer:8|fulladder:12|:10)
   -      4     -    C    11        OR2                2    1    0    1  |alu:1|alulayer:77|arithmeticlayer:8|mux4x1:6|Q (|alu:1|alulayer:77|arithmeticlayer:8|mux4x1:6|:42)
   -      3     -    C    06        OR2                2    2    0    1  |alu:1|alulayer:77|logiclayer:2|mux4x1:2|Q (|alu:1|alulayer:77|logiclayer:2|mux4x1:2|:42)
   -      3     -    C    11        OR2    s           1    3    0    1  |alu:1|alulayer:77|mux4x1:3|Q~1 (|alu:1|alulayer:77|mux4x1:3|~42~1)
   -      4     -    C    06        OR2    s           1    2    0    1  |alu:1|alulayer:77|mux4x1:3|Q~2 (|alu:1|alulayer:77|mux4x1:3|~42~2)
   -      5     -    C    06        OR2                1    2    0    1  |alu:1|alulayer:77|mux4x1:3|Q (|alu:1|alulayer:77|mux4x1:3|:42)
   -      4     -    C    15        OR2    s           2    2    0    1  |alu:1|alulayer:80|arithmeticlayer:8|fulladder:12|S~1 (|alu:1|alulayer:80|arithmeticlayer:8|fulladder:12|~7~1)
   -      5     -    C    15        OR2                2    2    0    1  |alu:1|alulayer:80|logiclayer:2|mux4x1:2|Q (|alu:1|alulayer:80|logiclayer:2|mux4x1:2|:42)
   -      6     -    C    15        OR2    s           1    3    0    1  |alu:1|alulayer:80|mux4x1:3|Q~1 (|alu:1|alulayer:80|mux4x1:3|~42~1)
   -      7     -    C    15        OR2                2    2    0    1  |alu:1|alulayer:80|mux4x1:3|Q (|alu:1|alulayer:80|mux4x1:3|:42)
   -      1     -    C    20        OR2                2    2    0    1  |alu:1|alulayer:84|arithmeticlayer:8|fulladder:12|:6
   -      2     -    C    20        OR2                0    3    0    1  |alu:1|alulayer:84|arithmeticlayer:8|fulladder:12|cout (|alu:1|alulayer:84|arithmeticlayer:8|fulladder:12|:10)
   -      3     -    C    20        OR2                2    1    0    1  |alu:1|alulayer:84|arithmeticlayer:8|mux4x1:6|Q (|alu:1|alulayer:84|arithmeticlayer:8|mux4x1:6|:42)
   -      5     -    C    20        OR2                2    2    0    1  |alu:1|alulayer:84|logiclayer:2|mux4x1:2|Q (|alu:1|alulayer:84|logiclayer:2|mux4x1:2|:42)
   -      6     -    C    20        OR2    s           1    3    0    1  |alu:1|alulayer:84|mux4x1:3|Q~1 (|alu:1|alulayer:84|mux4x1:3|~42~1)
   -      7     -    C    20        OR2    s           1    2    0    1  |alu:1|alulayer:84|mux4x1:3|Q~2 (|alu:1|alulayer:84|mux4x1:3|~42~2)
   -      4     -    C    20        OR2                1    2    0    1  |alu:1|alulayer:84|mux4x1:3|Q (|alu:1|alulayer:84|mux4x1:3|:42)
   -      2     -    C    13        OR2                2    2    0    1  |alu:1|alulayer:88|arithmeticlayer:8|fulladder:12|:6
   -      5     -    C    13        OR2                0    3    0    2  |alu:1|alulayer:88|arithmeticlayer:8|fulladder:12|cout (|alu:1|alulayer:88|arithmeticlayer:8|fulladder:12|:10)
   -      3     -    C    13        OR2                2    1    0    1  |alu:1|alulayer:88|arithmeticlayer:8|mux4x1:6|Q (|alu:1|alulayer:88|arithmeticlayer:8|mux4x1:6|:42)
   -      4     -    C    13        OR2                2    2    0    1  |alu:1|alulayer:88|logiclayer:2|mux4x1:2|Q (|alu:1|alulayer:88|logiclayer:2|mux4x1:2|:42)
   -      6     -    C    13        OR2    s           1    3    0    1  |alu:1|alulayer:88|mux4x1:3|Q~1 (|alu:1|alulayer:88|mux4x1:3|~42~1)
   -      7     -    C    13        OR2    s           1    2    0    1  |alu:1|alulayer:88|mux4x1:3|Q~2 (|alu:1|alulayer:88|mux4x1:3|~42~2)
   -      1     -    C    13        OR2                1    2    0    1  |alu:1|alulayer:88|mux4x1:3|Q (|alu:1|alulayer:88|mux4x1:3|:42)
   -      4     -    C    14        OR2                2    2    0    1  |alu:1|alulayer:92|arithmeticlayer:8|fulladder:12|:6
   -      2     -    C    14        OR2                0    3    0    2  |alu:1|alulayer:92|arithmeticlayer:8|fulladder:12|cout (|alu:1|alulayer:92|arithmeticlayer:8|fulladder:12|:10)
   -      5     -    C    14        OR2                2    1    0    1  |alu:1|alulayer:92|arithmeticlayer:8|mux4x1:6|Q (|alu:1|alulayer:92|arithmeticlayer:8|mux4x1:6|:42)
   -      2     -    C    23        OR2                2    2    0    1  |alu:1|alulayer:92|logiclayer:2|mux4x1:2|Q (|alu:1|alulayer:92|logiclayer:2|mux4x1:2|:42)
   -      3     -    C    14        OR2    s           1    3    0    1  |alu:1|alulayer:92|mux4x1:3|Q~1 (|alu:1|alulayer:92|mux4x1:3|~42~1)
   -      5     -    C    23        OR2    s           1    2    0    1  |alu:1|alulayer:92|mux4x1:3|Q~2 (|alu:1|alulayer:92|mux4x1:3|~42~2)
   -      6     -    C    23        OR2                1    2    0    1  |alu:1|alulayer:92|mux4x1:3|Q (|alu:1|alulayer:92|mux4x1:3|:42)
   -      6     -    C    14        OR2                2    2    0    1  |alu:1|alulayer:96|arithmeticlayer:8|fulladder:12|:6
   -      7     -    C    14        OR2                0    3    0    2  |alu:1|alulayer:96|arithmeticlayer:8|fulladder:12|cout (|alu:1|alulayer:96|arithmeticlayer:8|fulladder:12|:10)
   -      8     -    C    14        OR2                2    1    0    1  |alu:1|alulayer:96|arithmeticlayer:8|mux4x1:6|Q (|alu:1|alulayer:96|arithmeticlayer:8|mux4x1:6|:42)
   -      7     -    C    23        OR2                2    2    0    1  |alu:1|alulayer:96|logiclayer:2|mux4x1:2|Q (|alu:1|alulayer:96|logiclayer:2|mux4x1:2|:42)
   -      1     -    C    14        OR2    s           1    3    0    1  |alu:1|alulayer:96|mux4x1:3|Q~1 (|alu:1|alulayer:96|mux4x1:3|~42~1)
   -      8     -    C    23        OR2    s           1    2    0    1  |alu:1|alulayer:96|mux4x1:3|Q~2 (|alu:1|alulayer:96|mux4x1:3|~42~2)
   -      3     -    C    23        OR2                1    2    0    1  |alu:1|alulayer:96|mux4x1:3|Q (|alu:1|alulayer:96|mux4x1:3|:42)
   -      5     -    C    22        OR2                2    2    0    1  |alu:1|alulayer:100|arithmeticlayer:8|fulladder:12|:6
   -      7     -    C    22        OR2                0    3    0    2  |alu:1|alulayer:100|arithmeticlayer:8|fulladder:12|cout (|alu:1|alulayer:100|arithmeticlayer:8|fulladder:12|:10)
   -      6     -    C    22        OR2                2    1    0    1  |alu:1|alulayer:100|arithmeticlayer:8|mux4x1:6|Q (|alu:1|alulayer:100|arithmeticlayer:8|mux4x1:6|:42)
   -      3     -    C    22        OR2                2    2    0    1  |alu:1|alulayer:100|logiclayer:2|mux4x1:2|Q (|alu:1|alulayer:100|logiclayer:2|mux4x1:2|:42)
   -      2     -    C    22        OR2    s           1    3    0    1  |alu:1|alulayer:100|mux4x1:3|Q~1 (|alu:1|alulayer:100|mux4x1:3|~42~1)
   -      1     -    C    22        OR2    s           1    2    0    1  |alu:1|alulayer:100|mux4x1:3|Q~2 (|alu:1|alulayer:100|mux4x1:3|~42~2)
   -      3     -    C    17        OR2                2    2    0    1  |alu:1|alulayer:104|arithmeticlayer:8|fulladder:12|:6
   -      4     -    C    17        OR2                0    3    0    2  |alu:1|alulayer:104|arithmeticlayer:8|fulladder:12|cout (|alu:1|alulayer:104|arithmeticlayer:8|fulladder:12|:10)
   -      6     -    C    17        OR2                2    1    0    1  |alu:1|alulayer:104|arithmeticlayer:8|mux4x1:6|Q (|alu:1|alulayer:104|arithmeticlayer:8|mux4x1:6|:42)
   -      4     -    C    24        OR2                2    2    0    1  |alu:1|alulayer:104|logiclayer:2|mux4x1:2|Q (|alu:1|alulayer:104|logiclayer:2|mux4x1:2|:42)
   -      5     -    C    17        OR2    s           1    3    0    1  |alu:1|alulayer:104|mux4x1:3|Q~1 (|alu:1|alulayer:104|mux4x1:3|~42~1)
   -      5     -    C    24        OR2    s           1    2    0    1  |alu:1|alulayer:104|mux4x1:3|Q~2 (|alu:1|alulayer:104|mux4x1:3|~42~2)
   -      7     -    C    24        OR2                1    2    0    1  |alu:1|alulayer:104|mux4x1:3|Q (|alu:1|alulayer:104|mux4x1:3|:42)
   -      2     -    C    17        OR2                0    4    0    1  |alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|S (|alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|:7)
   -      7     -    C    17        OR2                0    4    0    2  |alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|cout (|alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|:10)
   -      8     -    C    17        OR2                2    1    0    2  |alu:1|alulayer:108|arithmeticlayer:8|mux4x1:6|Q (|alu:1|alulayer:108|arithmeticlayer:8|mux4x1:6|:42)
   -      3     -    C    19        OR2                2    2    0    1  |alu:1|alulayer:108|logiclayer:2|mux4x1:2|Q (|alu:1|alulayer:108|logiclayer:2|mux4x1:2|:42)
   -      4     -    C    19        OR2    s           2    2    0    1  |alu:1|alulayer:108|mux4x1:3|Q~1 (|alu:1|alulayer:108|mux4x1:3|~42~1)
   -      5     -    C    19        OR2    s           2    2    0    1  |alu:1|alulayer:108|mux4x1:3|Q~2 (|alu:1|alulayer:108|mux4x1:3|~42~2)
   -      7     -    A    01       DFFE   +            1    2    1   10  ~PIN003
   -      4     -    A    01       DFFE   +            1    2    1    9  ~PIN004
   -      6     -    A    01       DFFE   +            1    2    1    8  ~PIN005
   -      8     -    A    04       DFFE   +            1    2    1   15  ~PIN006
   -      1     -    A    01       AND2                1    2    0    1  |ar:2|4bitregister:39|ha:59|c (|ar:2|4bitregister:39|ha:59|:4)
   -      1     -    A    05       AND2                1    3    0    9  |ar:2|4bitregister:39|ha:60|c (|ar:2|4bitregister:39|ha:60|:4)
   -      2     -    A    01        OR2                1    2    0    1  |ar:2|4bitregister:39|mux2x1:54|O (|ar:2|4bitregister:39|mux2x1:54|:8)
   -      3     -    A    01        OR2                1    3    0    1  |ar:2|4bitregister:39|mux2x1:55|O (|ar:2|4bitregister:39|mux2x1:55|:8)
   -      5     -    A    01        OR2                1    3    0    1  |ar:2|4bitregister:39|mux2x1:56|O (|ar:2|4bitregister:39|mux2x1:56|:8)
   -      4     -    A    04        OR2                1    3    0    1  |ar:2|4bitregister:39|mux2x1:57|O (|ar:2|4bitregister:39|mux2x1:57|:8)
   -      3     -    A    05        OR2                2    0    0    4  |ar:2|4bitregister:39|:49
   -      3     -    A    06       DFFE   +            1    2    1    9  ~PIN007
   -      2     -    A    04       DFFE   +            1    3    1    8  ~PIN008
   -      6     -    A    03       DFFE   +            1    3    1    9  ~PIN009
   -      2     -    A    03       DFFE   +            1    2    1    8  ~PIN010
   -      8     -    A    03       AND2                0    4    0    3  |ar:2|4bitregister:40|ha:59|c (|ar:2|4bitregister:40|ha:59|:4)
   -      7     -    A    03        OR2                0    3    0    1  |ar:2|4bitregister:40|ha:61|S (|ar:2|4bitregister:40|ha:61|:3)
   -      1     -    A    03       AND2                0    3    0    6  |ar:2|4bitregister:40|ha:61|c (|ar:2|4bitregister:40|ha:61|:4)
   -      1     -    A    06        OR2                0    4    0    1  |ar:2|4bitregister:40|mux2x1:54|O (|ar:2|4bitregister:40|mux2x1:54|:8)
   -      3     -    A    04        OR2                0    3    0    1  |ar:2|4bitregister:40|mux2x1:55|:5
   -      1     -    A    04        OR2                0    4    0    1  |ar:2|4bitregister:40|mux2x1:55|:6
   -      3     -    A    03        OR2                0    3    0    1  |ar:2|4bitregister:40|mux2x1:56|:5
   -      4     -    A    03        OR2                0    4    0    1  |ar:2|4bitregister:40|mux2x1:56|:6
   -      5     -    A    03        OR2                0    4    0    1  |ar:2|4bitregister:40|mux2x1:57|O (|ar:2|4bitregister:40|mux2x1:57|:8)
   -      5     -    A    11        OR2                1    2    0    4  |ar:2|4bitregister:40|:49
   -      3     -    A    10       DFFE   +            1    2    1    9  ~PIN011
   -      5     -    A    02       DFFE   +            1    2    1    8  ~PIN012
   -      7     -    A    02       DFFE   +            1    2    1    8  ~PIN013
   -      3     -    A    02       DFFE   +            1    2    1    5  ~PIN001
   -      8     -    A    02       AND2                0    3    0    2  |ar:2|4bitregister:41|ha:59|c (|ar:2|4bitregister:41|ha:59|:4)
   -      6     -    A    02        OR2                0    3    0    1  |ar:2|4bitregister:41|ha:61|S (|ar:2|4bitregister:41|ha:61|:3)
   -      2     -    A    10        OR2                0    3    0    1  |ar:2|4bitregister:41|mux2x1:54|O (|ar:2|4bitregister:41|mux2x1:54|:8)
   -      4     -    A    02        OR2                0    4    0    1  |ar:2|4bitregister:41|mux2x1:55|O (|ar:2|4bitregister:41|mux2x1:55|:8)
   -      2     -    A    02        OR2                0    4    0    1  |ar:2|4bitregister:41|mux2x1:56|O (|ar:2|4bitregister:41|mux2x1:56|:8)
   -      1     -    A    02        OR2                0    3    0    1  |ar:2|4bitregister:41|mux2x1:57|O (|ar:2|4bitregister:41|mux2x1:57|:8)
   -      1     -    A    10        OR2                1    1    0    4  |ar:2|4bitregister:41|:49
   -      2     -    B    05        OR2                0    3    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:117|result_node
   -      1     -    A    12        OR2                1    2    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:162|result_node
   -      1     -    B    04        OR2                0    3    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:327|result_node
   -      -     1    B    --   MEM_SGMT                0   12    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_0
   -      -     1    A    --   MEM_SGMT                0   12    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_3
   -      -     9    B    --   MEM_SGMT                0   12    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_14
   -      -     1    C    --   MEM_SGMT                0   12    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_0
   -      -     9    C    --   MEM_SGMT                0   12    0    1  |Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_14
   -      3     -    A    15       DFFE   +            1    2    0    8  |dr:5|4bitregister:1|D:50|lpm_ff:lpm_ff_component|dffs0
   -      4     -    A    15       DFFE   +            1    2    0    7  |dr:5|4bitregister:1|D:51|lpm_ff:lpm_ff_component|dffs0
   -      1     -    A    18       DFFE   +            1    2    0    6  |dr:5|4bitregister:1|D:52|lpm_ff:lpm_ff_component|dffs0
   -      2     -    A    18       DFFE   +            1    2    0   13  |dr:5|4bitregister:1|D:53|lpm_ff:lpm_ff_component|dffs0
   -      3     -    A    18       AND2                1    2    0    1  |dr:5|4bitregister:1|ha:59|c (|dr:5|4bitregister:1|ha:59|:4)
   -      1     -    A    14       AND2                1    3    0    9  |dr:5|4bitregister:1|ha:60|c (|dr:5|4bitregister:1|ha:60|:4)
   -      1     -    A    15        OR2                1    2    0    1  |dr:5|4bitregister:1|mux2x1:54|O (|dr:5|4bitregister:1|mux2x1:54|:8)
   -      2     -    A    15        OR2                1    3    0    1  |dr:5|4bitregister:1|mux2x1:55|O (|dr:5|4bitregister:1|mux2x1:55|:8)
   -      4     -    A    18        OR2                1    3    0    1  |dr:5|4bitregister:1|mux2x1:56|O (|dr:5|4bitregister:1|mux2x1:56|:8)
   -      5     -    A    18        OR2                1    3    0    1  |dr:5|4bitregister:1|mux2x1:57|O (|dr:5|4bitregister:1|mux2x1:57|:8)
   -      2     -    A    14        OR2                2    0    0    4  |dr:5|4bitregister:1|:49
   -      1     -    A    19       DFFE   +            1    2    0    7  |dr:5|4bitregister:2|D:50|lpm_ff:lpm_ff_component|dffs0
   -      3     -    A    19       DFFE   +            1    3    0    6  |dr:5|4bitregister:2|D:51|lpm_ff:lpm_ff_component|dffs0
   -      8     -    A    13       DFFE   +            1    3    0    7  |dr:5|4bitregister:2|D:52|lpm_ff:lpm_ff_component|dffs0
   -      1     -    A    13       DFFE   +            1    2    0    6  |dr:5|4bitregister:2|D:53|lpm_ff:lpm_ff_component|dffs0
   -      6     -    A    13       AND2                0    4    0    3  |dr:5|4bitregister:2|ha:59|c (|dr:5|4bitregister:2|ha:59|:4)
   -      7     -    A    13        OR2                0    3    0    1  |dr:5|4bitregister:2|ha:61|S (|dr:5|4bitregister:2|ha:61|:3)
   -      2     -    A    13       AND2                0    3    0    7  |dr:5|4bitregister:2|ha:61|c (|dr:5|4bitregister:2|ha:61|:4)
   -      4     -    A    19        OR2                0    4    0    1  |dr:5|4bitregister:2|mux2x1:54|O (|dr:5|4bitregister:2|mux2x1:54|:8)
   -      2     -    A    19        OR2                0    3    0    1  |dr:5|4bitregister:2|mux2x1:55|:5
   -      5     -    A    19        OR2                0    4    0    1  |dr:5|4bitregister:2|mux2x1:55|:6
   -      5     -    A    13        OR2                0    3    0    1  |dr:5|4bitregister:2|mux2x1:56|:5
   -      4     -    A    13        OR2                0    4    0    1  |dr:5|4bitregister:2|mux2x1:56|:6
   -      3     -    A    13        OR2                0    4    0    1  |dr:5|4bitregister:2|mux2x1:57|O (|dr:5|4bitregister:2|mux2x1:57|:8)
   -      2     -    A    24        OR2                1    2    0    4  |dr:5|4bitregister:2|:49
   -      7     -    B    20       DFFE   +            1    2    0    7  |dr:5|4bitregister:3|D:50|lpm_ff:lpm_ff_component|dffs0
   -      3     -    B    20       DFFE   +            1    2    0    7  |dr:5|4bitregister:3|D:51|lpm_ff:lpm_ff_component|dffs0
   -      1     -    B    22       DFFE   +            1    2    0    6  |dr:5|4bitregister:3|D:52|lpm_ff:lpm_ff_component|dffs0
   -      3     -    B    22       DFFE   +            1    2    0   13  |dr:5|4bitregister:3|D:53|lpm_ff:lpm_ff_component|dffs0
   -      2     -    B    22       AND2                0    3    0    1  |dr:5|4bitregister:3|ha:59|c (|dr:5|4bitregister:3|ha:59|:4)
   -      2     -    B    15       AND2                0    4    0    9  |dr:5|4bitregister:3|ha:60|c (|dr:5|4bitregister:3|ha:60|:4)
   -      2     -    B    20        OR2                0    3    0    1  |dr:5|4bitregister:3|mux2x1:54|O (|dr:5|4bitregister:3|mux2x1:54|:8)
   -      1     -    B    20        OR2                0    4    0    1  |dr:5|4bitregister:3|mux2x1:55|O (|dr:5|4bitregister:3|mux2x1:55|:8)
   -      5     -    B    22        OR2                0    4    0    1  |dr:5|4bitregister:3|mux2x1:56|O (|dr:5|4bitregister:3|mux2x1:56|:8)
   -      4     -    B    22        OR2                0    4    0    1  |dr:5|4bitregister:3|mux2x1:57|O (|dr:5|4bitregister:3|mux2x1:57|:8)
   -      5     -    B    15        OR2                1    1    0    4  |dr:5|4bitregister:3|:49
   -      4     -    B    21       DFFE   +            1    2    0    7  |dr:5|4bitregister:4|D:50|lpm_ff:lpm_ff_component|dffs0
   -      8     -    B    21       DFFE   +            1    3    0    6  |dr:5|4bitregister:4|D:51|lpm_ff:lpm_ff_component|dffs0
   -      1     -    B    23       DFFE   +            1    3    0    6  |dr:5|4bitregister:4|D:52|lpm_ff:lpm_ff_component|dffs0
   -      2     -    B    23       DFFE   +            1    2    0    4  |dr:5|4bitregister:4|D:53|lpm_ff:lpm_ff_component|dffs0
   -      7     -    B    23       AND2                0    4    0    2  |dr:5|4bitregister:4|ha:59|c (|dr:5|4bitregister:4|ha:59|:4)
   -      6     -    B    23        OR2                0    3    0    1  |dr:5|4bitregister:4|ha:61|S (|dr:5|4bitregister:4|ha:61|:3)
   -      3     -    B    21        OR2                0    4    0    1  |dr:5|4bitregister:4|mux2x1:54|O (|dr:5|4bitregister:4|mux2x1:54|:8)
   -      2     -    B    21        OR2                0    3    0    1  |dr:5|4bitregister:4|mux2x1:55|:5
   -      1     -    B    21        OR2                0    4    0    1  |dr:5|4bitregister:4|mux2x1:55|:6
   -      5     -    B    23        OR2                0    3    0    1  |dr:5|4bitregister:4|mux2x1:56|:5
   -      4     -    B    23        OR2                0    4    0    1  |dr:5|4bitregister:4|mux2x1:56|:6
   -      3     -    B    23        OR2                0    4    0    1  |dr:5|4bitregister:4|mux2x1:57|O (|dr:5|4bitregister:4|mux2x1:57|:8)
   -      1     -    B    19        OR2                1    2    0    4  |dr:5|4bitregister:4|:49
   -      5     -    B    05       DFFE   +            1    1    0    1  |ir:10|4bitregister:37|D:50|lpm_ff:lpm_ff_component|dffs0
   -      5     -    B    16       DFFE   +            1    1    0    1  |ir:10|4bitregister:37|D:51|lpm_ff:lpm_ff_component|dffs0
   -      6     -    B    14       DFFE   +            1    1    0    1  |ir:10|4bitregister:37|D:52|lpm_ff:lpm_ff_component|dffs0
   -      3     -    A    12       DFFE   +            1    1    0    1  |ir:10|4bitregister:37|D:53|lpm_ff:lpm_ff_component|dffs0
   -      8     -    A    06       DFFE   +            1    1    0    1  |ir:10|4bitregister:38|D:50|lpm_ff:lpm_ff_component|dffs0
   -      5     -    A    21       DFFE   +            1    1    0    1  |ir:10|4bitregister:38|D:51|lpm_ff:lpm_ff_component|dffs0
   -      6     -    A    09       DFFE   +            1    1    0    1  |ir:10|4bitregister:38|D:52|lpm_ff:lpm_ff_component|dffs0
   -      8     -    A    20       DFFE   +            1    1    0    1  |ir:10|4bitregister:38|D:53|lpm_ff:lpm_ff_component|dffs0
   -      6     -    B    24       DFFE   +            1    1    0    1  |ir:10|4bitregister:39|D:50|lpm_ff:lpm_ff_component|dffs0
   -      8     -    B    05       DFFE   +            1    1    0    1  |ir:10|4bitregister:39|D:51|lpm_ff:lpm_ff_component|dffs0
   -      8     -    B    07       DFFE   +            1    1    0    1  |ir:10|4bitregister:39|D:52|lpm_ff:lpm_ff_component|dffs0
   -      7     -    B    14       DFFE   +            1    1    0    1  |ir:10|4bitregister:39|D:53|lpm_ff:lpm_ff_component|dffs0
   -      7     -    B    16       DFFE   +            1    1    0    1  |ir:10|4bitregister:40|D:50|lpm_ff:lpm_ff_component|dffs0
   -      8     -    B    17       DFFE   +            1    1    0    1  |ir:10|4bitregister:40|D:51|lpm_ff:lpm_ff_component|dffs0
   -      6     -    B    04       DFFE   +            1    1    0    1  |ir:10|4bitregister:40|D:52|lpm_ff:lpm_ff_component|dffs0
   -      7     -    B    07       DFFE   +            1    1    0    1  |ir:10|4bitregister:40|D:53|lpm_ff:lpm_ff_component|dffs0
   -      1     -    B    05        OR2                1    3    1    7  |mux8x1:21|mux2x1:14|O (|mux8x1:21|mux2x1:14|:8)
   -      4     -    A    16        OR2    s           1    2    0    1  |mux8x1:21|mux4x1:12|Q~1 (|mux8x1:21|mux4x1:12|~42~1)
   -      5     -    A    16        OR2                2    2    0    1  |mux8x1:21|mux4x1:12|Q (|mux8x1:21|mux4x1:12|:42)
   -      6     -    B    05        OR2    s           2    2    0    1  |mux8x1:21|mux4x1:13|Q~1 (|mux8x1:21|mux4x1:13|~42~1)
   -      5     -    B    03        OR2    s           2    2    0    1  |mux8x1:21|mux4x1:13|Q~2 (|mux8x1:21|mux4x1:13|~42~2)
   -      1     -    B    16        OR2                1    3    1    5  |mux8x1:24|mux2x1:14|O (|mux8x1:24|mux2x1:14|:8)
   -      3     -    A    16        OR2    s           1    2    0    1  |mux8x1:24|mux4x1:12|Q~1 (|mux8x1:24|mux4x1:12|~42~1)
   -      7     -    A    16        OR2                2    2    0    1  |mux8x1:24|mux4x1:12|Q (|mux8x1:24|mux4x1:12|:42)
   -      6     -    B    16        OR2    s           3    1    0    1  |mux8x1:24|mux4x1:13|Q~1 (|mux8x1:24|mux4x1:13|~42~1)
   -      4     -    B    01        OR2    s           2    2    0    1  |mux8x1:24|mux4x1:13|Q~2 (|mux8x1:24|mux4x1:13|~42~2)
   -      6     -    A    12        OR2                1    3    1    6  |mux8x1:34|mux2x1:14|O (|mux8x1:34|mux2x1:14|:8)
   -      7     -    A    12        OR2    s           1    2    0    1  |mux8x1:34|mux4x1:12|Q~1 (|mux8x1:34|mux4x1:12|~42~1)
   -      5     -    A    12        OR2                2    2    0    1  |mux8x1:34|mux4x1:12|Q (|mux8x1:34|mux4x1:12|:42)
   -      4     -    A    12        OR2    s           2    2    0    1  |mux8x1:34|mux4x1:13|Q~1 (|mux8x1:34|mux4x1:13|~42~1)
   -      2     -    A    12        OR2    s           2    2    0    1  |mux8x1:34|mux4x1:13|Q~2 (|mux8x1:34|mux4x1:13|~42~2)
   -      2     -    B    14        OR2                1    3    1    5  |mux8x1:36|mux2x1:14|O (|mux8x1:36|mux2x1:14|:8)
   -      7     -    A    20        OR2    s           1    2    0    1  |mux8x1:36|mux4x1:12|Q~1 (|mux8x1:36|mux4x1:12|~42~1)
   -      1     -    A    20        OR2                2    2    0    1  |mux8x1:36|mux4x1:12|Q (|mux8x1:36|mux4x1:12|:42)
   -      1     -    B    14        OR2    s           3    1    0    1  |mux8x1:36|mux4x1:13|Q~1 (|mux8x1:36|mux4x1:13|~42~1)
   -      1     -    B    11        OR2    s           2    2    0    1  |mux8x1:36|mux4x1:13|Q~2 (|mux8x1:36|mux4x1:13|~42~2)
   -      2     -    A    20        OR2                1    3    1    5  |mux8x1:38|mux2x1:14|O (|mux8x1:38|mux2x1:14|:8)
   -      6     -    A    20        OR2    s           1    2    0    1  |mux8x1:38|mux4x1:12|Q~1 (|mux8x1:38|mux4x1:12|~42~1)
   -      5     -    A    20        OR2                2    2    0    1  |mux8x1:38|mux4x1:12|Q (|mux8x1:38|mux4x1:12|:42)
   -      4     -    A    20        OR2    s           3    1    0    1  |mux8x1:38|mux4x1:13|Q~1 (|mux8x1:38|mux4x1:13|~42~1)
   -      3     -    A    20        OR2    s           2    2    0    1  |mux8x1:38|mux4x1:13|Q~2 (|mux8x1:38|mux4x1:13|~42~2)
   -      1     -    A    09        OR2                1    3    1    5  |mux8x1:40|mux2x1:14|O (|mux8x1:40|mux2x1:14|:8)
   -      5     -    A    09        OR2    s           1    2    0    1  |mux8x1:40|mux4x1:12|Q~1 (|mux8x1:40|mux4x1:12|~42~1)
   -      4     -    A    09        OR2                2    2    0    1  |mux8x1:40|mux4x1:12|Q (|mux8x1:40|mux4x1:12|:42)
   -      3     -    A    09        OR2    s           3    1    0    1  |mux8x1:40|mux4x1:13|Q~1 (|mux8x1:40|mux4x1:13|~42~1)
   -      2     -    A    09        OR2    s           2    2    0    1  |mux8x1:40|mux4x1:13|Q~2 (|mux8x1:40|mux4x1:13|~42~2)
   -      2     -    A    21        OR2                1    3    1    5  |mux8x1:42|mux2x1:14|O (|mux8x1:42|mux2x1:14|:8)
   -      4     -    A    21        OR2    s           1    2    0    1  |mux8x1:42|mux4x1:12|Q~1 (|mux8x1:42|mux4x1:12|~42~1)
   -      3     -    A    21        OR2                2    2    0    1  |mux8x1:42|mux4x1:12|Q (|mux8x1:42|mux4x1:12|:42)
   -      1     -    A    21        OR2    s           3    1    0    1  |mux8x1:42|mux4x1:13|Q~1 (|mux8x1:42|mux4x1:13|~42~1)
   -      2     -    A    07        OR2    s           2    2    0    1  |mux8x1:42|mux4x1:13|Q~2 (|mux8x1:42|mux4x1:13|~42~2)
   -      7     -    A    06        OR2                1    3    1    5  |mux8x1:44|mux2x1:14|O (|mux8x1:44|mux2x1:14|:8)
   -      4     -    A    06        OR2    s           1    2    0    1  |mux8x1:44|mux4x1:12|Q~1 (|mux8x1:44|mux4x1:12|~42~1)
   -      2     -    A    06        OR2                2    2    0    1  |mux8x1:44|mux4x1:12|Q (|mux8x1:44|mux4x1:12|:42)
   -      5     -    A    06        OR2    s           3    1    0    1  |mux8x1:44|mux4x1:13|Q~1 (|mux8x1:44|mux4x1:13|~42~1)
   -      6     -    A    06        OR2    s           2    2    0    1  |mux8x1:44|mux4x1:13|Q~2 (|mux8x1:44|mux4x1:13|~42~2)
   -      5     -    B    07       AND2                3    1    0    1  |mux8x1:80|mux2x1:14|:5
   -      6     -    B    07        OR2                1    3    1    3  |mux8x1:80|mux2x1:14|O (|mux8x1:80|mux2x1:14|:8)
   -      4     -    B    07        OR2    s           3    1    0    1  |mux8x1:80|mux4x1:13|Q~1 (|mux8x1:80|mux4x1:13|~42~1)
   -      1     -    B    06        OR2    s           2    2    0    1  |mux8x1:80|mux4x1:13|Q~2 (|mux8x1:80|mux4x1:13|~42~2)
   -      7     -    B    17       AND2                3    1    0    1  |mux8x1:82|mux2x1:14|:5
   -      6     -    B    17        OR2                1    3    1    5  |mux8x1:82|mux2x1:14|O (|mux8x1:82|mux2x1:14|:8)
   -      3     -    B    04        OR2    s           2    2    0    1  |mux8x1:82|mux4x1:13|Q~1 (|mux8x1:82|mux4x1:13|~42~1)
   -      5     -    B    17        OR2    s           2    2    0    1  |mux8x1:82|mux4x1:13|Q~2 (|mux8x1:82|mux4x1:13|~42~2)
   -      4     -    B    17       AND2                3    1    0    1  |mux8x1:84|mux2x1:14|:5
   -      2     -    B    17        OR2                1    3    1    3  |mux8x1:84|mux2x1:14|O (|mux8x1:84|mux2x1:14|:8)
   -      3     -    B    17        OR2    s           3    1    0    1  |mux8x1:84|mux4x1:13|Q~1 (|mux8x1:84|mux4x1:13|~42~1)
   -      1     -    B    17        OR2    s           2    2    0    1  |mux8x1:84|mux4x1:13|Q~2 (|mux8x1:84|mux4x1:13|~42~2)
   -      4     -    B    16       AND2                3    1    0    1  |mux8x1:86|mux2x1:14|:5
   -      8     -    B    16        OR2                1    3    1    3  |mux8x1:86|mux2x1:14|O (|mux8x1:86|mux2x1:14|:8)
   -      3     -    B    16        OR2    s           3    1    0    1  |mux8x1:86|mux4x1:13|Q~1 (|mux8x1:86|mux4x1:13|~42~1)
   -      2     -    B    16        OR2    s           2    2    0    1  |mux8x1:86|mux4x1:13|Q~2 (|mux8x1:86|mux4x1:13|~42~2)
   -      4     -    B    14        OR2                1    3    1    5  |mux8x1:88|mux2x1:14|O (|mux8x1:88|mux2x1:14|:8)
   -      3     -    B    19        OR2    s           1    2    0    1  |mux8x1:88|mux4x1:12|Q~1 (|mux8x1:88|mux4x1:12|~42~1)
   -      3     -    B    18        OR2                2    2    0    1  |mux8x1:88|mux4x1:12|Q (|mux8x1:88|mux4x1:12|:42)
   -      5     -    B    14        OR2    s           3    1    0    1  |mux8x1:88|mux4x1:13|Q~1 (|mux8x1:88|mux4x1:13|~42~1)
   -      3     -    B    14        OR2    s           2    2    0    1  |mux8x1:88|mux4x1:13|Q~2 (|mux8x1:88|mux4x1:13|~42~2)
   -      2     -    B    07        OR2                1    3    1    5  |mux8x1:90|mux2x1:14|O (|mux8x1:90|mux2x1:14|:8)
   -      8     -    B    18        OR2    s           1    2    0    1  |mux8x1:90|mux4x1:12|Q~1 (|mux8x1:90|mux4x1:12|~42~1)
   -      1     -    B    18        OR2                2    2    0    1  |mux8x1:90|mux4x1:12|Q (|mux8x1:90|mux4x1:12|:42)
   -      3     -    B    07        OR2    s           3    1    0    1  |mux8x1:90|mux4x1:13|Q~1 (|mux8x1:90|mux4x1:13|~42~1)
   -      1     -    B    07        OR2    s           2    2    0    1  |mux8x1:90|mux4x1:13|Q~2 (|mux8x1:90|mux4x1:13|~42~2)
   -      7     -    B    05        OR2                1    3    1    5  |mux8x1:92|mux2x1:14|O (|mux8x1:92|mux2x1:14|:8)
   -      1     -    B    13        OR2    s           1    2    0    1  |mux8x1:92|mux4x1:12|Q~1 (|mux8x1:92|mux4x1:12|~42~1)
   -      2     -    B    13        OR2                2    2    0    1  |mux8x1:92|mux4x1:12|Q (|mux8x1:92|mux4x1:12|:42)
   -      4     -    B    05        OR2    s           3    1    0    1  |mux8x1:92|mux4x1:13|Q~1 (|mux8x1:92|mux4x1:13|~42~1)
   -      3     -    B    05        OR2    s           2    2    0    1  |mux8x1:92|mux4x1:13|Q~2 (|mux8x1:92|mux4x1:13|~42~2)
   -      2     -    B    24        OR2                1    3    1    5  |mux8x1:94|mux2x1:14|O (|mux8x1:94|mux2x1:14|:8)
   -      1     -    B    24        OR2    s           1    2    0    1  |mux8x1:94|mux4x1:12|Q~1 (|mux8x1:94|mux4x1:12|~42~1)
   -      3     -    B    24        OR2                2    2    0    1  |mux8x1:94|mux4x1:12|Q (|mux8x1:94|mux4x1:12|:42)
   -      5     -    B    24        OR2    s           3    1    0    1  |mux8x1:94|mux4x1:13|Q~1 (|mux8x1:94|mux4x1:13|~42~1)
   -      4     -    B    24        OR2    s           2    2    0    1  |mux8x1:94|mux4x1:13|Q~2 (|mux8x1:94|mux4x1:13|~42~2)
   -      8     -    A    17       DFFE   +            1    2    0    5  |pc:4|4bitregister:30|D:50|lpm_ff:lpm_ff_component|dffs0
   -      3     -    A    17       DFFE   +            1    2    0    4  |pc:4|4bitregister:30|D:51|lpm_ff:lpm_ff_component|dffs0
   -      1     -    A    17       DFFE   +            1    2    0    3  |pc:4|4bitregister:30|D:52|lpm_ff:lpm_ff_component|dffs0
   -      4     -    A    17       DFFE   +            1    2    0   10  |pc:4|4bitregister:30|D:53|lpm_ff:lpm_ff_component|dffs0
   -      2     -    A    16       AND2                1    2    0    1  |pc:4|4bitregister:30|ha:59|c (|pc:4|4bitregister:30|ha:59|:4)
   -      1     -    A    24       AND2                1    3    0    9  |pc:4|4bitregister:30|ha:60|c (|pc:4|4bitregister:30|ha:60|:4)
   -      2     -    A    17        OR2                1    2    0    1  |pc:4|4bitregister:30|mux2x1:54|O (|pc:4|4bitregister:30|mux2x1:54|:8)
   -      5     -    A    17        OR2                1    3    0    1  |pc:4|4bitregister:30|mux2x1:55|O (|pc:4|4bitregister:30|mux2x1:55|:8)
   -      1     -    A    16        OR2                1    3    0    1  |pc:4|4bitregister:30|mux2x1:56|O (|pc:4|4bitregister:30|mux2x1:56|:8)
   -      6     -    A    17        OR2                1    3    0    1  |pc:4|4bitregister:30|mux2x1:57|O (|pc:4|4bitregister:30|mux2x1:57|:8)
   -      7     -    A    17        OR2                2    0    0    4  |pc:4|4bitregister:30|:49
   -      3     -    A    23       DFFE   +            1    2    0    4  |pc:4|4bitregister:31|D:50|lpm_ff:lpm_ff_component|dffs0
   -      2     -    A    23       DFFE   +            1    3    0    3  |pc:4|4bitregister:31|D:51|lpm_ff:lpm_ff_component|dffs0
   -      3     -    A    22       DFFE   +            1    3    0    4  |pc:4|4bitregister:31|D:52|lpm_ff:lpm_ff_component|dffs0
   -      1     -    A    22       DFFE   +            1    2    0    3  |pc:4|4bitregister:31|D:53|lpm_ff:lpm_ff_component|dffs0
   -      4     -    A    22       AND2                0    4    0    3  |pc:4|4bitregister:31|ha:59|c (|pc:4|4bitregister:31|ha:59|:4)
   -      5     -    A    22        OR2                0    3    0    1  |pc:4|4bitregister:31|ha:61|S (|pc:4|4bitregister:31|ha:61|:3)
   -      2     -    A    22       AND2                0    3    0    6  |pc:4|4bitregister:31|ha:61|c (|pc:4|4bitregister:31|ha:61|:4)
   -      1     -    A    23        OR2                0    4    0    1  |pc:4|4bitregister:31|mux2x1:54|O (|pc:4|4bitregister:31|mux2x1:54|:8)
   -      4     -    A    23        OR2                0    3    0    1  |pc:4|4bitregister:31|mux2x1:55|:5
   -      5     -    A    23        OR2                0    4    0    1  |pc:4|4bitregister:31|mux2x1:55|:6
   -      6     -    A    22        OR2                0    3    0    1  |pc:4|4bitregister:31|mux2x1:56|:5
   -      7     -    A    22        OR2                0    4    0    1  |pc:4|4bitregister:31|mux2x1:56|:6
   -      8     -    A    22        OR2                0    4    0    1  |pc:4|4bitregister:31|mux2x1:57|O (|pc:4|4bitregister:31|mux2x1:57|:8)
   -      6     -    A    14        OR2                1    2    0    4  |pc:4|4bitregister:31|:49
   -      4     -    B    13       DFFE   +            1    2    0    4  |pc:4|4bitregister:32|D:50|lpm_ff:lpm_ff_component|dffs0
   -      6     -    B    13       DFFE   +            1    2    0    3  |pc:4|4bitregister:32|D:51|lpm_ff:lpm_ff_component|dffs0
   -      5     -    B    18       DFFE   +            1    2    0    3  |pc:4|4bitregister:32|D:52|lpm_ff:lpm_ff_component|dffs0
   -      6     -    B    18       DFFE   +            1    2    0    2  |pc:4|4bitregister:32|D:53|lpm_ff:lpm_ff_component|dffs0
   -      5     -    B    13       AND2                0    3    0    2  |pc:4|4bitregister:32|ha:59|c (|pc:4|4bitregister:32|ha:59|:4)
   -      7     -    B    18        OR2                0    3    0    1  |pc:4|4bitregister:32|ha:61|S (|pc:4|4bitregister:32|ha:61|:3)
   -      7     -    B    13        OR2                0    3    0    1  |pc:4|4bitregister:32|mux2x1:54|O (|pc:4|4bitregister:32|mux2x1:54|:8)
   -      3     -    B    13        OR2                0    4    0    1  |pc:4|4bitregister:32|mux2x1:55|O (|pc:4|4bitregister:32|mux2x1:55|:8)
   -      4     -    B    18        OR2                0    4    0    1  |pc:4|4bitregister:32|mux2x1:56|O (|pc:4|4bitregister:32|mux2x1:56|:8)
   -      2     -    B    18        OR2                0    3    0    1  |pc:4|4bitregister:32|mux2x1:57|O (|pc:4|4bitregister:32|mux2x1:57|:8)
   -      7     -    B    15        OR2                1    1    0    4  |pc:4|4bitregister:32|:49
   -      5     -    B    08       DFFE   +            1    2    0    5  |tr:12|4bitregister:37|D:50|lpm_ff:lpm_ff_component|dffs0
   -      2     -    B    08       DFFE   +            1    2    0    4  |tr:12|4bitregister:37|D:51|lpm_ff:lpm_ff_component|dffs0
   -      6     -    B    11       DFFE   +            1    2    0    3  |tr:12|4bitregister:37|D:52|lpm_ff:lpm_ff_component|dffs0
   -      4     -    B    11       DFFE   +            1    2    0   10  |tr:12|4bitregister:37|D:53|lpm_ff:lpm_ff_component|dffs0
   -      7     -    B    11       AND2                1    2    0    1  |tr:12|4bitregister:37|ha:59|c (|tr:12|4bitregister:37|ha:59|:4)
   -      2     -    B    11       AND2                1    3    0    9  |tr:12|4bitregister:37|ha:60|c (|tr:12|4bitregister:37|ha:60|:4)
   -      3     -    B    08        OR2                1    2    0    1  |tr:12|4bitregister:37|mux2x1:54|O (|tr:12|4bitregister:37|mux2x1:54|:8)
   -      1     -    B    08        OR2                1    3    0    1  |tr:12|4bitregister:37|mux2x1:55|O (|tr:12|4bitregister:37|mux2x1:55|:8)
   -      5     -    B    11        OR2                1    3    0    1  |tr:12|4bitregister:37|mux2x1:56|O (|tr:12|4bitregister:37|mux2x1:56|:8)
   -      3     -    B    11        OR2                1    3    0    1  |tr:12|4bitregister:37|mux2x1:57|O (|tr:12|4bitregister:37|mux2x1:57|:8)
   -      1     -    B    03        OR2                2    0    0    4  |tr:12|4bitregister:37|:49
   -      6     -    A    07       DFFE   +            1    2    0    4  |tr:12|4bitregister:38|D:50|lpm_ff:lpm_ff_component|dffs0
   -      4     -    A    07       DFFE   +            1    3    0    3  |tr:12|4bitregister:38|D:51|lpm_ff:lpm_ff_component|dffs0
   -      4     -    A    08       DFFE   +            1    3    0    4  |tr:12|4bitregister:38|D:52|lpm_ff:lpm_ff_component|dffs0
   -      5     -    A    08       DFFE   +            1    2    0    3  |tr:12|4bitregister:38|D:53|lpm_ff:lpm_ff_component|dffs0
   -      1     -    A    07       AND2                0    4    0    3  |tr:12|4bitregister:38|ha:59|c (|tr:12|4bitregister:38|ha:59|:4)
   -      1     -    A    08        OR2                0    3    0    1  |tr:12|4bitregister:38|ha:61|S (|tr:12|4bitregister:38|ha:61|:3)
   -      3     -    A    11       AND2                0    3    0    7  |tr:12|4bitregister:38|ha:61|c (|tr:12|4bitregister:38|ha:61|:4)
   -      3     -    A    07        OR2                0    4    0    1  |tr:12|4bitregister:38|mux2x1:54|O (|tr:12|4bitregister:38|mux2x1:54|:8)
   -      5     -    A    07        OR2                0    3    0    1  |tr:12|4bitregister:38|mux2x1:55|:5
   -      7     -    A    07        OR2                0    4    0    1  |tr:12|4bitregister:38|mux2x1:55|:6
   -      2     -    A    08        OR2                0    3    0    1  |tr:12|4bitregister:38|mux2x1:56|:5
   -      6     -    A    08        OR2                0    4    0    1  |tr:12|4bitregister:38|mux2x1:56|:6
   -      3     -    A    08        OR2                0    4    0    1  |tr:12|4bitregister:38|mux2x1:57|O (|tr:12|4bitregister:38|mux2x1:57|:8)
   -      6     -    A    11        OR2                1    2    0    4  |tr:12|4bitregister:38|:49
   -      4     -    B    12       DFFE   +            1    2    0    5  |tr:12|4bitregister:39|D:50|lpm_ff:lpm_ff_component|dffs0
   -      1     -    B    12       DFFE   +            1    2    0    4  |tr:12|4bitregister:39|D:51|lpm_ff:lpm_ff_component|dffs0
   -      5     -    B    12       DFFE   +            1    2    0    3  |tr:12|4bitregister:39|D:52|lpm_ff:lpm_ff_component|dffs0
   -      7     -    B    06       DFFE   +            1    2    0   10  |tr:12|4bitregister:39|D:53|lpm_ff:lpm_ff_component|dffs0
   -      7     -    B    12       AND2                0    3    0    1  |tr:12|4bitregister:39|ha:59|c (|tr:12|4bitregister:39|ha:59|:4)
   -      1     -    B    01       AND2                0    4    0    9  |tr:12|4bitregister:39|ha:60|c (|tr:12|4bitregister:39|ha:60|:4)
   -      6     -    B    12        OR2                0    3    0    1  |tr:12|4bitregister:39|mux2x1:54|O (|tr:12|4bitregister:39|mux2x1:54|:8)
   -      3     -    B    12        OR2                0    4    0    1  |tr:12|4bitregister:39|mux2x1:55|O (|tr:12|4bitregister:39|mux2x1:55|:8)
   -      2     -    B    12        OR2                0    4    0    1  |tr:12|4bitregister:39|mux2x1:56|O (|tr:12|4bitregister:39|mux2x1:56|:8)
   -      5     -    B    06        OR2                0    4    0    1  |tr:12|4bitregister:39|mux2x1:57|O (|tr:12|4bitregister:39|mux2x1:57|:8)
   -      6     -    B    02        OR2                1    1    0    4  |tr:12|4bitregister:39|:49
   -      3     -    B    09       DFFE   +            1    2    0    4  |tr:12|4bitregister:40|D:50|lpm_ff:lpm_ff_component|dffs0
   -      1     -    B    09       DFFE   +            1    3    0    3  |tr:12|4bitregister:40|D:51|lpm_ff:lpm_ff_component|dffs0
   -      4     -    B    08       DFFE   +            1    3    0    3  |tr:12|4bitregister:40|D:52|lpm_ff:lpm_ff_component|dffs0
   -      4     -    B    06       DFFE   +            1    2    0    2  |tr:12|4bitregister:40|D:53|lpm_ff:lpm_ff_component|dffs0
   -      2     -    B    03       AND2                0    4    0    2  |tr:12|4bitregister:40|ha:59|c (|tr:12|4bitregister:40|ha:59|:4)
   -      3     -    B    06        OR2                0    3    0    1  |tr:12|4bitregister:40|ha:61|S (|tr:12|4bitregister:40|ha:61|:3)
   -      5     -    B    09        OR2                0    4    0    1  |tr:12|4bitregister:40|mux2x1:54|O (|tr:12|4bitregister:40|mux2x1:54|:8)
   -      4     -    B    09        OR2                0    3    0    1  |tr:12|4bitregister:40|mux2x1:55|:5
   -      2     -    B    09        OR2                0    4    0    1  |tr:12|4bitregister:40|mux2x1:55|:6
   -      7     -    B    08        OR2                0    3    0    1  |tr:12|4bitregister:40|mux2x1:56|:5
   -      6     -    B    08        OR2                0    4    0    1  |tr:12|4bitregister:40|mux2x1:56|:6
   -      2     -    B    06        OR2                0    4    0    1  |tr:12|4bitregister:40|mux2x1:57|O (|tr:12|4bitregister:40|mux2x1:57|:8)
   -      1     -    B    02        OR2                1    2    0    4  |tr:12|4bitregister:40|:49


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer2

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      43/ 96( 44%)    20/ 48( 41%)    20/ 48( 41%)   10/16( 62%)      2/16( 12%)     0/16(  0%)
B:      57/ 96( 59%)    22/ 48( 45%)    28/ 48( 58%)   11/16( 68%)      0/16(  0%)     0/16(  0%)
C:      30/ 96( 31%)    24/ 48( 50%)    33/ 48( 68%)    3/16( 18%)      5/16( 31%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      6/24( 25%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
02:      4/24( 16%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
03:      3/24( 12%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
04:      3/24( 12%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
05:      2/24(  8%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
06:      4/24( 16%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
07:      3/24( 12%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
08:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
09:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
10:      5/24( 20%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
11:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
13:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
14:      4/24( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
15:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
16:      7/24( 29%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
17:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
18:      5/24( 20%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
19:      4/24( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
20:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      5/24( 20%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
23:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
EA:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer2

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       88         clk


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt
moris_computer2

** EQUATIONS **

AC_Clear : INPUT;
AC_INR   : INPUT;
AC_Load  : INPUT;
ALU_Cin  : INPUT;
ALU_S0   : INPUT;
ALU_S1   : INPUT;
ALU_S2   : INPUT;
ALU_S3   : INPUT;
AR_Clear : INPUT;
AR_INR   : INPUT;
AR_Load  : INPUT;
BUS_Select0 : INPUT;
BUS_Select1 : INPUT;
BUS_Select2 : INPUT;
clk      : INPUT;
DR_Clear : INPUT;
DR_INR   : INPUT;
DR_Load  : INPUT;
IR_Load  : INPUT;
PC_Clear : INPUT;
PC_INR   : INPUT;
PC_Load  : INPUT;
TR_Clear : INPUT;
TR_INR   : INPUT;
TR_Load  : INPUT;
~PIN000  : INPUT;
~PIN002  : INPUT;
~PIN014  : INPUT;
~PIN015  : INPUT;
~PIN016  : INPUT;
~PIN017  : INPUT;
~PIN018  : INPUT;
~PIN019  : INPUT;
~PIN020  : INPUT;
~PIN021  : INPUT;
~PIN022  : INPUT;
~PIN023  : INPUT;
~PIN024  : INPUT;
~PIN025  : INPUT;
~PIN026  : INPUT;
~PIN027  : INPUT;

-- Node name is 'Out0' 
-- Equation name is 'Out0', type is output 
Out0     =  _LC1_B5;

-- Node name is 'Out1' 
-- Equation name is 'Out1', type is output 
Out1     =  _LC1_B16;

-- Node name is 'Out2' 
-- Equation name is 'Out2', type is output 
Out2     =  _LC2_B14;

-- Node name is 'Out3' 
-- Equation name is 'Out3', type is output 
Out3     =  _LC6_A12;

-- Node name is 'Out4' 
-- Equation name is 'Out4', type is output 
Out4     =  _LC7_A6;

-- Node name is 'Out5' 
-- Equation name is 'Out5', type is output 
Out5     =  _LC2_A21;

-- Node name is 'Out6' 
-- Equation name is 'Out6', type is output 
Out6     =  _LC1_A9;

-- Node name is 'Out7' 
-- Equation name is 'Out7', type is output 
Out7     =  _LC2_A20;

-- Node name is 'Out8' 
-- Equation name is 'Out8', type is output 
Out8     =  _LC2_B24;

-- Node name is 'Out9' 
-- Equation name is 'Out9', type is output 
Out9     =  _LC7_B5;

-- Node name is 'Out10' 
-- Equation name is 'Out10', type is output 
Out10    =  _LC2_B7;

-- Node name is 'Out11' 
-- Equation name is 'Out11', type is output 
Out11    =  _LC4_B14;

-- Node name is 'Out12' 
-- Equation name is 'Out12', type is output 
Out12    =  _LC8_B16;

-- Node name is 'Out13' 
-- Equation name is 'Out13', type is output 
Out13    =  _LC2_B17;

-- Node name is 'Out14' 
-- Equation name is 'Out14', type is output 
Out14    =  _LC6_B17;

-- Node name is 'Out15' 
-- Equation name is 'Out15', type is output 
Out15    =  _LC6_B7;

-- Node name is '|ac:9|4bitregister:38|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC3_C9', type is buried 
_LC3_C9  = DFFE( _EQ001, GLOBAL( clk),  VCC,  VCC,  _LC2_C3);
  _EQ001 = !AC_Clear &  _LC2_C9;

-- Node name is '|ac:9|4bitregister:38|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_C9', type is buried 
_LC1_C9  = DFFE( _EQ002, GLOBAL( clk),  VCC,  VCC,  _LC2_C3);
  _EQ002 = !AC_Clear &  _LC4_C9;

-- Node name is '|ac:9|4bitregister:38|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC8_C7', type is buried 
_LC8_C7  = DFFE( _EQ003, GLOBAL( clk),  VCC,  VCC,  _LC2_C3);
  _EQ003 = !AC_Clear &  _LC2_C7
         # !AC_Clear &  _LC1_C7;

-- Node name is '|ac:9|4bitregister:38|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC3_C5', type is buried 
_LC3_C5  = DFFE( _EQ004, GLOBAL( clk),  VCC,  VCC,  _LC2_C3);
  _EQ004 = !AC_Clear &  _LC1_C5;

-- Node name is '|ac:9|4bitregister:38|ha:60|:4' = '|ac:9|4bitregister:38|ha:60|c' 
-- Equation name is '_LC1_C2', type is buried 
_LC1_C2  = LCELL( _EQ005);
  _EQ005 =  AC_INR &  _LC1_C9 &  _LC3_C9 &  _LC8_C7;

-- Node name is '|ac:9|4bitregister:38|ha:61|:4' = '|ac:9|4bitregister:38|ha:61|c' 
-- Equation name is '_LC1_C1', type is buried 
_LC1_C1  = LCELL( _EQ006);
  _EQ006 =  _LC1_C2 &  _LC3_C5;

-- Node name is '|ac:9|4bitregister:38|mux2x1:54|:8' = '|ac:9|4bitregister:38|mux2x1:54|O' 
-- Equation name is '_LC2_C9', type is buried 
_LC2_C9  = LCELL( _EQ007);
  _EQ007 = !AC_INR &  _LC6_C9
         # !AC_INR &  _LC5_B10
         #  AC_INR & !_LC3_C9;

-- Node name is '|ac:9|4bitregister:38|mux2x1:55|:8' = '|ac:9|4bitregister:38|mux2x1:55|O' 
-- Equation name is '_LC4_C9', type is buried 
_LC4_C9  = LCELL( _EQ008);
  _EQ008 = !AC_INR &  _LC2_B4
         #  AC_INR &  _LC1_C9 & !_LC3_C9
         #  AC_INR & !_LC1_C9 &  _LC3_C9;

-- Node name is '|ac:9|4bitregister:38|mux2x1:56|:5' 
-- Equation name is '_LC2_C7', type is buried 
_LC2_C7  = LCELL( _EQ009);
  _EQ009 = !AC_INR & !ALU_S2 &  _LC5_C7
         # !AC_INR &  ALU_S2 &  _LC3_C7;

-- Node name is '|ac:9|4bitregister:38|mux2x1:56|:6' 
-- Equation name is '_LC1_C7', type is buried 
_LC1_C7  = LCELL( _EQ010);
  _EQ010 =  AC_INR &  _LC1_C9 &  _LC3_C9 & !_LC8_C7
         #  AC_INR & !_LC1_C9 &  _LC8_C7
         #  AC_INR & !_LC3_C9 &  _LC8_C7;

-- Node name is '|ac:9|4bitregister:38|mux2x1:57|:8' = '|ac:9|4bitregister:38|mux2x1:57|O' 
-- Equation name is '_LC1_C5', type is buried 
_LC1_C5  = LCELL( _EQ011);
  _EQ011 = !AC_INR &  _LC6_C5
         #  AC_INR & !_LC1_C2 &  _LC3_C5
         #  AC_INR &  _LC1_C2 & !_LC3_C5;

-- Node name is '|ac:9|4bitregister:38|:49' 
-- Equation name is '_LC2_C3', type is buried 
_LC2_C3  = LCELL( _EQ012);
  _EQ012 =  AC_INR
         #  AC_Load;

-- Node name is '|ac:9|4bitregister:39|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_C6', type is buried 
_LC1_C6  = DFFE( _EQ013, GLOBAL( clk),  VCC,  VCC,  _LC1_C3);
  _EQ013 = !AC_Clear &  _LC2_C6;

-- Node name is '|ac:9|4bitregister:39|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC7_C12', type is buried 
_LC7_C12 = DFFE( _EQ014, GLOBAL( clk),  VCC,  VCC,  _LC1_C3);
  _EQ014 = !AC_Clear &  _LC2_C12;

-- Node name is '|ac:9|4bitregister:39|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC2_C8', type is buried 
_LC2_C8  = DFFE( _EQ015, GLOBAL( clk),  VCC,  VCC,  _LC1_C3);
  _EQ015 = !AC_Clear &  _LC4_C8;

-- Node name is '|ac:9|4bitregister:39|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC6_C8', type is buried 
_LC6_C8  = DFFE( _EQ016, GLOBAL( clk),  VCC,  VCC,  _LC1_C3);
  _EQ016 = !AC_Clear &  _LC5_C8
         # !AC_Clear &  _LC7_C8;

-- Node name is '|ac:9|4bitregister:39|ha:59|:4' = '|ac:9|4bitregister:39|ha:59|c' 
-- Equation name is '_LC3_C8', type is buried 
_LC3_C8  = LCELL( _EQ017);
  _EQ017 =  _LC1_C1 &  _LC1_C6 &  _LC7_C12;

-- Node name is '|ac:9|4bitregister:39|ha:61|:4' = '|ac:9|4bitregister:39|ha:61|c' 
-- Equation name is '_LC1_C8', type is buried 
_LC1_C8  = LCELL( _EQ018);
  _EQ018 =  _LC2_C8 &  _LC3_C8 &  _LC6_C8;

-- Node name is '|ac:9|4bitregister:39|mux2x1:54|:8' = '|ac:9|4bitregister:39|mux2x1:54|O' 
-- Equation name is '_LC2_C6', type is buried 
_LC2_C6  = LCELL( _EQ019);
  _EQ019 = !_LC3_C5 &  _LC5_C6
         # !_LC1_C2 &  _LC5_C6
         #  _LC1_C2 & !_LC1_C6 &  _LC3_C5;

-- Node name is '|ac:9|4bitregister:39|mux2x1:55|:8' = '|ac:9|4bitregister:39|mux2x1:55|O' 
-- Equation name is '_LC2_C12', type is buried 
_LC2_C12 = LCELL( _EQ020);
  _EQ020 = !_LC1_C1 &  _LC4_C12
         #  _LC1_C1 &  _LC1_C6 & !_LC7_C12
         #  _LC1_C1 & !_LC1_C6 &  _LC7_C12;

-- Node name is '|ac:9|4bitregister:39|mux2x1:56|:8' = '|ac:9|4bitregister:39|mux2x1:56|O' 
-- Equation name is '_LC4_C8', type is buried 
_LC4_C8  = LCELL( _EQ021);
  _EQ021 = !_LC1_C1 &  _LC8_C8
         #  _LC1_C1 &  _LC2_C8 & !_LC3_C8
         #  _LC1_C1 & !_LC2_C8 &  _LC3_C8;

-- Node name is '|ac:9|4bitregister:39|mux2x1:57|:5' 
-- Equation name is '_LC5_C8', type is buried 
_LC5_C8  = LCELL( _EQ022);
  _EQ022 = !ALU_S2 & !_LC1_C1 &  _LC5_C4
         #  ALU_S2 & !_LC1_C1 &  _LC4_C10;

-- Node name is '|ac:9|4bitregister:39|mux2x1:57|:6' 
-- Equation name is '_LC7_C8', type is buried 
_LC7_C8  = LCELL( _EQ023);
  _EQ023 =  _LC1_C1 & !_LC2_C8 &  _LC6_C8
         #  _LC1_C1 & !_LC3_C8 &  _LC6_C8
         #  _LC1_C1 &  _LC2_C8 &  _LC3_C8 & !_LC6_C8;

-- Node name is '|ac:9|4bitregister:39|:49' 
-- Equation name is '_LC1_C3', type is buried 
_LC1_C3  = LCELL( _EQ024);
  _EQ024 =  _LC1_C1
         #  AC_Load;

-- Node name is '|ac:9|4bitregister:40|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC8_C19', type is buried 
_LC8_C19 = DFFE( _EQ025, GLOBAL( clk),  VCC,  VCC,  _LC2_C16);
  _EQ025 = !AC_Clear &  _LC1_C19;

-- Node name is '|ac:9|4bitregister:40|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC3_C24', type is buried 
_LC3_C24 = DFFE( _EQ026, GLOBAL( clk),  VCC,  VCC,  _LC2_C16);
  _EQ026 = !AC_Clear &  _LC1_C24;

-- Node name is '|ac:9|4bitregister:40|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC6_C24', type is buried 
_LC6_C24 = DFFE( _EQ027, GLOBAL( clk),  VCC,  VCC,  _LC2_C16);
  _EQ027 = !AC_Clear &  _LC4_C22
         # !AC_Clear &  _LC2_C24;

-- Node name is '|ac:9|4bitregister:40|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC7_C19', type is buried 
_LC7_C19 = DFFE( _EQ028, GLOBAL( clk),  VCC,  VCC,  _LC2_C16);
  _EQ028 = !AC_Clear &  _LC2_C19;

-- Node name is '|ac:9|4bitregister:40|ha:60|:4' = '|ac:9|4bitregister:40|ha:60|c' 
-- Equation name is '_LC4_C21', type is buried 
_LC4_C21 = LCELL( _EQ029);
  _EQ029 =  _LC1_C8 &  _LC3_C24 &  _LC6_C24 &  _LC8_C19;

-- Node name is '|ac:9|4bitregister:40|ha:61|:4' = '|ac:9|4bitregister:40|ha:61|c' 
-- Equation name is '_LC1_C16', type is buried 
_LC1_C16 = LCELL( _EQ030);
  _EQ030 =  _LC4_C21 &  _LC7_C19;

-- Node name is '|ac:9|4bitregister:40|mux2x1:54|:8' = '|ac:9|4bitregister:40|mux2x1:54|O' 
-- Equation name is '_LC1_C19', type is buried 
_LC1_C19 = LCELL( _EQ031);
  _EQ031 = !_LC1_C8 &  _LC4_C19
         # !_LC1_C8 &  _LC5_C19
         #  _LC1_C8 & !_LC8_C19;

-- Node name is '|ac:9|4bitregister:40|mux2x1:55|:8' = '|ac:9|4bitregister:40|mux2x1:55|O' 
-- Equation name is '_LC1_C24', type is buried 
_LC1_C24 = LCELL( _EQ032);
  _EQ032 = !_LC1_C8 &  _LC7_C24
         #  _LC1_C8 & !_LC3_C24 &  _LC8_C19
         #  _LC1_C8 &  _LC3_C24 & !_LC8_C19;

-- Node name is '|ac:9|4bitregister:40|mux2x1:56|:5' 
-- Equation name is '_LC4_C22', type is buried 
_LC4_C22 = LCELL( _EQ033);
  _EQ033 = !ALU_S2 & !_LC1_C8 &  _LC2_C22
         #  ALU_S2 & !_LC1_C8 &  _LC1_C22;

-- Node name is '|ac:9|4bitregister:40|mux2x1:56|:6' 
-- Equation name is '_LC2_C24', type is buried 
_LC2_C24 = LCELL( _EQ034);
  _EQ034 =  _LC1_C8 &  _LC3_C24 & !_LC6_C24 &  _LC8_C19
         #  _LC1_C8 &  _LC6_C24 & !_LC8_C19
         #  _LC1_C8 & !_LC3_C24 &  _LC6_C24;

-- Node name is '|ac:9|4bitregister:40|mux2x1:57|:8' = '|ac:9|4bitregister:40|mux2x1:57|O' 
-- Equation name is '_LC2_C19', type is buried 
_LC2_C19 = LCELL( _EQ035);
  _EQ035 = !_LC1_C8 &  _LC3_C23
         #  _LC1_C8 & !_LC4_C21 &  _LC7_C19
         #  _LC1_C8 &  _LC4_C21 & !_LC7_C19;

-- Node name is '|ac:9|4bitregister:40|:49' 
-- Equation name is '_LC2_C16', type is buried 
_LC2_C16 = LCELL( _EQ036);
  _EQ036 =  _LC1_C8
         #  AC_Load;

-- Node name is '|ac:9|4bitregister:41|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_C23', type is buried 
_LC4_C23 = DFFE( _EQ037, GLOBAL( clk),  VCC,  VCC,  _LC5_C16);
  _EQ037 = !AC_Clear &  _LC1_C23;

-- Node name is '|ac:9|4bitregister:41|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_C18', type is buried 
_LC1_C18 = DFFE( _EQ038, GLOBAL( clk),  VCC,  VCC,  _LC5_C16);
  _EQ038 = !AC_Clear &  _LC2_C18;

-- Node name is '|ac:9|4bitregister:41|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC5_C18', type is buried 
_LC5_C18 = DFFE( _EQ039, GLOBAL( clk),  VCC,  VCC,  _LC5_C16);
  _EQ039 = !AC_Clear &  _LC3_C18;

-- Node name is '|ac:9|4bitregister:41|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC2_C15', type is buried 
_LC2_C15 = DFFE( _EQ040, GLOBAL( clk),  VCC,  VCC,  _LC5_C16);
  _EQ040 = !AC_Clear &  _LC1_C15;

-- Node name is '|ac:9|4bitregister:41|ha:59|:4' = '|ac:9|4bitregister:41|ha:59|c' 
-- Equation name is '_LC7_C21', type is buried 
_LC7_C21 = LCELL( _EQ041);
  _EQ041 =  _LC1_C16 &  _LC1_C18 &  _LC4_C23;

-- Node name is '|ac:9|4bitregister:41|ha:61|:3' = '|ac:9|4bitregister:41|ha:61|S' 
-- Equation name is '_LC3_C15', type is buried 
_LC3_C15 = LCELL( _EQ042);
  _EQ042 =  _LC2_C15 & !_LC5_C18
         #  _LC2_C15 & !_LC7_C21
         # !_LC2_C15 &  _LC5_C18 &  _LC7_C21;

-- Node name is '|ac:9|4bitregister:41|mux2x1:54|:8' = '|ac:9|4bitregister:41|mux2x1:54|O' 
-- Equation name is '_LC1_C23', type is buried 
_LC1_C23 = LCELL( _EQ043);
  _EQ043 = !_LC1_C16 &  _LC6_C23
         #  _LC1_C16 & !_LC4_C23;

-- Node name is '|ac:9|4bitregister:41|mux2x1:55|:8' = '|ac:9|4bitregister:41|mux2x1:55|O' 
-- Equation name is '_LC2_C18', type is buried 
_LC2_C18 = LCELL( _EQ044);
  _EQ044 =  _LC1_C13 & !_LC1_C16
         #  _LC1_C16 &  _LC1_C18 & !_LC4_C23
         #  _LC1_C16 & !_LC1_C18 &  _LC4_C23;

-- Node name is '|ac:9|4bitregister:41|mux2x1:56|:8' = '|ac:9|4bitregister:41|mux2x1:56|O' 
-- Equation name is '_LC3_C18', type is buried 
_LC3_C18 = LCELL( _EQ045);
  _EQ045 = !_LC1_C16 &  _LC4_C20
         #  _LC1_C16 &  _LC5_C18 & !_LC7_C21
         #  _LC1_C16 & !_LC5_C18 &  _LC7_C21;

-- Node name is '|ac:9|4bitregister:41|mux2x1:57|:8' = '|ac:9|4bitregister:41|mux2x1:57|O' 
-- Equation name is '_LC1_C15', type is buried 
_LC1_C15 = LCELL( _EQ046);
  _EQ046 =  _LC7_C15 & !_LC7_C19
         # !_LC4_C21 &  _LC7_C15
         #  _LC3_C15 &  _LC4_C21 &  _LC7_C19;

-- Node name is '|ac:9|4bitregister:41|:49' 
-- Equation name is '_LC5_C16', type is buried 
_LC5_C16 = LCELL( _EQ047);
  _EQ047 =  _LC1_C16
         #  AC_Load;

-- Node name is '|alu:1|alulayer:1|arithmeticlayer:8|fulladder:12|:10' = '|alu:1|alulayer:1|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC1_B10', type is buried 
_LC1_B10 = LCELL( _EQ048);
  _EQ048 =  ALU_S0 &  _LC2_B10 &  _LC3_C9
         # !ALU_S0 & !_LC2_B10 &  _LC3_C9
         #  ALU_Cin &  ALU_S0 &  _LC2_B10
         #  ALU_Cin & !ALU_S0 & !_LC2_B10
         #  ALU_Cin &  _LC2_B10 &  _LC3_C9
         #  ALU_Cin &  ALU_S0 &  _LC3_C9;

-- Node name is '|alu:1|alulayer:1|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC4_B10', type is buried 
_LC4_B10 = LCELL( _EQ049);
  _EQ049 = !ALU_S0 &  ALU_S1 &  _LC3_C9
         # !ALU_S0 & !_LC3_A15 &  _LC3_C9
         #  ALU_S0 & !ALU_S1 &  _LC3_A15 &  _LC3_C9
         # !ALU_S0 & !ALU_S1 &  _LC3_A15 & !_LC3_C9
         #  ALU_S0 &  ALU_S1 & !_LC3_C9
         #  ALU_S0 & !_LC3_A15 & !_LC3_C9;

-- Node name is '|alu:1|alulayer:1|arithmeticlayer:8|mux4x1:6|~42~1' = '|alu:1|alulayer:1|arithmeticlayer:8|mux4x1:6|Q~1' 
-- Equation name is '_LC2_B10', type is buried 
-- synthesized logic cell 
_LC2_B10 = LCELL( _EQ050);
  _EQ050 =  ALU_S1
         # !_LC3_A15;

-- Node name is '|alu:1|alulayer:1|logiclayer:2|mux4x1:2|:42' = '|alu:1|alulayer:1|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC5_C9', type is buried 
_LC5_C9  = LCELL( _EQ051);
  _EQ051 =  ALU_S0 &  ALU_S1 & !_LC3_C9
         #  ALU_S0 & !ALU_S1 &  _LC3_C9
         #  ALU_S0 & !ALU_S1 &  _LC3_A15
         # !ALU_S0 &  ALU_S1 & !_LC3_A15 &  _LC3_C9
         #  ALU_S1 &  _LC3_A15 & !_LC3_C9
         # !ALU_S1 &  _LC3_A15 &  _LC3_C9;

-- Node name is '|alu:1|alulayer:1|mux4x1:3|~42~1' = '|alu:1|alulayer:1|mux4x1:3|Q~1' 
-- Equation name is '_LC6_C9', type is buried 
-- synthesized logic cell 
_LC6_C9  = LCELL( _EQ052);
  _EQ052 =  ALU_S2 &  ALU_S3 &  _LC1_C9
         #  ALU_S2 & !ALU_S3 &  _LC5_C9;

-- Node name is '|alu:1|alulayer:1|mux4x1:3|:59' 
-- Equation name is '_LC5_B10', type is buried 
_LC5_B10 = LCELL( _EQ053);
  _EQ053 =  ALU_Cin & !ALU_S2 & !ALU_S3 & !_LC4_B10
         # !ALU_Cin & !ALU_S2 & !ALU_S3 &  _LC4_B10;

-- Node name is '|alu:1|alulayer:15|arithmeticlayer:8|fulladder:12|:10' = '|alu:1|alulayer:15|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC3_B10', type is buried 
_LC3_B10 = LCELL( _EQ054);
  _EQ054 =  _LC1_B10 &  _LC8_B10
         #  _LC1_B10 &  _LC1_C9
         #  _LC1_C9 &  _LC8_B10;

-- Node name is '|alu:1|alulayer:15|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC6_B10', type is buried 
_LC6_B10 = LCELL( _EQ055);
  _EQ055 =  ALU_S0 & !ALU_S1 &  _LC1_C9 &  _LC4_A15
         # !ALU_S0 &  _LC1_C9 & !_LC4_A15
         # !ALU_S0 &  ALU_S1 &  _LC1_C9
         # !ALU_S0 & !ALU_S1 & !_LC1_C9 &  _LC4_A15
         #  ALU_S0 & !_LC1_C9 & !_LC4_A15
         #  ALU_S0 &  ALU_S1 & !_LC1_C9;

-- Node name is '|alu:1|alulayer:15|arithmeticlayer:8|mux4x1:6|:42' = '|alu:1|alulayer:15|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC8_B10', type is buried 
_LC8_B10 = LCELL( _EQ056);
  _EQ056 = !ALU_S0 & !ALU_S1 &  _LC4_A15
         #  ALU_S0 & !_LC4_A15
         #  ALU_S0 &  ALU_S1;

-- Node name is '|alu:1|alulayer:15|logiclayer:2|mux4x1:2|:42' = '|alu:1|alulayer:15|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC4_B4', type is buried 
_LC4_B4  = LCELL( _EQ057);
  _EQ057 =  ALU_S0 &  ALU_S1 & !_LC1_C9
         #  ALU_S0 & !ALU_S1 &  _LC1_C9
         #  ALU_S0 & !ALU_S1 &  _LC4_A15
         # !ALU_S0 &  ALU_S1 &  _LC1_C9 & !_LC4_A15
         #  ALU_S1 & !_LC1_C9 &  _LC4_A15
         # !ALU_S1 &  _LC1_C9 &  _LC4_A15;

-- Node name is '|alu:1|alulayer:15|mux4x1:3|:42' = '|alu:1|alulayer:15|mux4x1:3|Q' 
-- Equation name is '_LC2_B4', type is buried 
_LC2_B4  = LCELL( _EQ058);
  _EQ058 = !ALU_S2 &  _LC7_B10
         #  ALU_S2 &  _LC5_B4;

-- Node name is '|alu:1|alulayer:15|mux4x1:3|~42~1' = '|alu:1|alulayer:15|mux4x1:3|Q~1' 
-- Equation name is '_LC7_B10', type is buried 
-- synthesized logic cell 
_LC7_B10 = LCELL( _EQ059);
  _EQ059 = !ALU_S3 &  _LC1_B10 & !_LC6_B10
         # !ALU_S3 & !_LC1_B10 &  _LC6_B10
         #  ALU_S3 &  _LC3_C9;

-- Node name is '|alu:1|alulayer:15|mux4x1:3|~42~2' = '|alu:1|alulayer:15|mux4x1:3|Q~2' 
-- Equation name is '_LC5_B4', type is buried 
-- synthesized logic cell 
_LC5_B4  = LCELL( _EQ060);
  _EQ060 =  ALU_S3 &  _LC8_C7
         # !ALU_S3 &  _LC4_B4;

-- Node name is '|alu:1|alulayer:20|arithmeticlayer:8|fulladder:12|:10' = '|alu:1|alulayer:20|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC1_C12', type is buried 
_LC1_C12 = LCELL( _EQ061);
  _EQ061 =  _LC3_B10 &  _LC6_C12
         #  _LC3_B10 &  _LC8_C7
         #  _LC6_C12 &  _LC8_C7;

-- Node name is '|alu:1|alulayer:20|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC4_C7', type is buried 
_LC4_C7  = LCELL( _EQ062);
  _EQ062 =  ALU_S0 & !ALU_S1 &  _LC1_A18 &  _LC8_C7
         # !ALU_S0 & !_LC1_A18 &  _LC8_C7
         # !ALU_S0 &  ALU_S1 &  _LC8_C7
         # !ALU_S0 & !ALU_S1 &  _LC1_A18 & !_LC8_C7
         #  ALU_S0 & !_LC1_A18 & !_LC8_C7
         #  ALU_S0 &  ALU_S1 & !_LC8_C7;

-- Node name is '|alu:1|alulayer:20|arithmeticlayer:8|mux4x1:6|:42' = '|alu:1|alulayer:20|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC6_C12', type is buried 
_LC6_C12 = LCELL( _EQ063);
  _EQ063 = !ALU_S0 & !ALU_S1 &  _LC1_A18
         #  ALU_S0 & !_LC1_A18
         #  ALU_S0 &  ALU_S1;

-- Node name is '|alu:1|alulayer:20|logiclayer:2|mux4x1:2|:42' = '|alu:1|alulayer:20|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC6_C7', type is buried 
_LC6_C7  = LCELL( _EQ064);
  _EQ064 =  ALU_S0 &  ALU_S1 & !_LC8_C7
         #  ALU_S0 & !ALU_S1 &  _LC8_C7
         #  ALU_S0 & !ALU_S1 &  _LC1_A18
         # !ALU_S0 &  ALU_S1 & !_LC1_A18 &  _LC8_C7
         #  ALU_S1 &  _LC1_A18 & !_LC8_C7
         # !ALU_S1 &  _LC1_A18 &  _LC8_C7;

-- Node name is '|alu:1|alulayer:20|mux4x1:3|~42~1' = '|alu:1|alulayer:20|mux4x1:3|Q~1' 
-- Equation name is '_LC5_C7', type is buried 
-- synthesized logic cell 
_LC5_C7  = LCELL( _EQ065);
  _EQ065 = !ALU_S3 &  _LC3_B10 & !_LC4_C7
         # !ALU_S3 & !_LC3_B10 &  _LC4_C7
         #  ALU_S3 &  _LC1_C9;

-- Node name is '|alu:1|alulayer:20|mux4x1:3|~42~2' = '|alu:1|alulayer:20|mux4x1:3|Q~2' 
-- Equation name is '_LC3_C7', type is buried 
-- synthesized logic cell 
_LC3_C7  = LCELL( _EQ066);
  _EQ066 =  ALU_S3 &  _LC3_C5
         # !ALU_S3 &  _LC6_C7;

-- Node name is '|alu:1|alulayer:23|arithmeticlayer:8|fulladder:12|:10' = '|alu:1|alulayer:23|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC5_C11', type is buried 
_LC5_C11 = LCELL( _EQ067);
  _EQ067 =  _LC1_C12 &  _LC6_C11
         #  _LC1_C12 &  _LC3_C5
         #  _LC3_C5 &  _LC6_C11;

-- Node name is '|alu:1|alulayer:23|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC7_C5', type is buried 
_LC7_C5  = LCELL( _EQ068);
  _EQ068 =  ALU_S0 & !ALU_S1 &  _LC2_A18 &  _LC3_C5
         # !ALU_S0 & !_LC2_A18 &  _LC3_C5
         # !ALU_S0 &  ALU_S1 &  _LC3_C5
         # !ALU_S0 & !ALU_S1 &  _LC2_A18 & !_LC3_C5
         #  ALU_S0 & !_LC2_A18 & !_LC3_C5
         #  ALU_S0 &  ALU_S1 & !_LC3_C5;

-- Node name is '|alu:1|alulayer:23|arithmeticlayer:8|mux4x1:6|:42' = '|alu:1|alulayer:23|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC6_C11', type is buried 
_LC6_C11 = LCELL( _EQ069);
  _EQ069 = !ALU_S0 & !ALU_S1 &  _LC2_A18
         #  ALU_S0 & !_LC2_A18
         #  ALU_S0 &  ALU_S1;

-- Node name is '|alu:1|alulayer:23|logiclayer:2|mux4x1:2|:42' = '|alu:1|alulayer:23|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC2_C5', type is buried 
_LC2_C5  = LCELL( _EQ070);
  _EQ070 =  ALU_S0 &  ALU_S1 & !_LC3_C5
         #  ALU_S0 & !ALU_S1 &  _LC3_C5
         #  ALU_S0 & !ALU_S1 &  _LC2_A18
         # !ALU_S0 &  ALU_S1 & !_LC2_A18 &  _LC3_C5
         #  ALU_S1 &  _LC2_A18 & !_LC3_C5
         # !ALU_S1 &  _LC2_A18 &  _LC3_C5;

-- Node name is '|alu:1|alulayer:23|mux4x1:3|:42' = '|alu:1|alulayer:23|mux4x1:3|Q' 
-- Equation name is '_LC6_C5', type is buried 
_LC6_C5  = LCELL( _EQ071);
  _EQ071 = !ALU_S2 &  _LC4_C5
         #  ALU_S2 &  _LC5_C5;

-- Node name is '|alu:1|alulayer:23|mux4x1:3|~42~1' = '|alu:1|alulayer:23|mux4x1:3|Q~1' 
-- Equation name is '_LC4_C5', type is buried 
-- synthesized logic cell 
_LC4_C5  = LCELL( _EQ072);
  _EQ072 = !ALU_S3 &  _LC1_C12 & !_LC7_C5
         # !ALU_S3 & !_LC1_C12 &  _LC7_C5
         #  ALU_S3 &  _LC8_C7;

-- Node name is '|alu:1|alulayer:23|mux4x1:3|~42~2' = '|alu:1|alulayer:23|mux4x1:3|Q~2' 
-- Equation name is '_LC5_C5', type is buried 
-- synthesized logic cell 
_LC5_C5  = LCELL( _EQ073);
  _EQ073 =  ALU_S3 &  _LC1_C6
         # !ALU_S3 &  _LC2_C5;

-- Node name is '|alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|~10~1' = '|alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|cout~1' 
-- Equation name is '_LC1_C17', type is buried 
-- synthesized logic cell 
_LC1_C17 = LCELL( _EQ074);
  _EQ074 = !ALU_S0 & !ALU_S1 &  _LC1_A13 &  _LC6_C8
         #  ALU_S0 & !_LC1_A13 &  _LC6_C8
         #  ALU_S0 &  ALU_S1 &  _LC6_C8;

-- Node name is '|alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC3_C4', type is buried 
_LC3_C4  = LCELL( _EQ075);
  _EQ075 =  ALU_S0 & !ALU_S1 &  _LC1_A13 &  _LC6_C8
         # !ALU_S0 & !_LC1_A13 &  _LC6_C8
         # !ALU_S0 &  ALU_S1 &  _LC6_C8
         # !ALU_S0 & !ALU_S1 &  _LC1_A13 & !_LC6_C8
         #  ALU_S0 & !_LC1_A13 & !_LC6_C8
         #  ALU_S0 &  ALU_S1 & !_LC6_C8;

-- Node name is '|alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|:8' 
-- Equation name is '_LC1_C4', type is buried 
_LC1_C4  = LCELL( _EQ076);
  _EQ076 =  _LC3_C4 &  _LC6_C4;

-- Node name is '|alu:1|alulayer:64|logiclayer:2|mux4x1:2|:42' = '|alu:1|alulayer:64|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC3_C10', type is buried 
_LC3_C10 = LCELL( _EQ077);
  _EQ077 =  ALU_S0 &  ALU_S1 & !_LC6_C8
         #  ALU_S0 & !ALU_S1 &  _LC6_C8
         #  ALU_S0 & !ALU_S1 &  _LC1_A13
         # !ALU_S0 &  ALU_S1 & !_LC1_A13 &  _LC6_C8
         #  ALU_S1 &  _LC1_A13 & !_LC6_C8
         # !ALU_S1 &  _LC1_A13 &  _LC6_C8;

-- Node name is '|alu:1|alulayer:64|mux4x1:3|~42~1' = '|alu:1|alulayer:64|mux4x1:3|Q~1' 
-- Equation name is '_LC5_C4', type is buried 
-- synthesized logic cell 
_LC5_C4  = LCELL( _EQ078);
  _EQ078 = !ALU_S3 & !_LC3_C4 &  _LC6_C4
         # !ALU_S3 &  _LC3_C4 & !_LC6_C4
         #  ALU_S3 &  _LC2_C8;

-- Node name is '|alu:1|alulayer:64|mux4x1:3|~42~2' = '|alu:1|alulayer:64|mux4x1:3|Q~2' 
-- Equation name is '_LC4_C10', type is buried 
-- synthesized logic cell 
_LC4_C10 = LCELL( _EQ079);
  _EQ079 =  ALU_S3 &  _LC8_C19
         # !ALU_S3 &  _LC3_C10;

-- Node name is '|alu:1|alulayer:69|arithmeticlayer:8|fulladder:12|:10' = '|alu:1|alulayer:69|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC6_C4', type is buried 
_LC6_C4  = LCELL( _EQ080);
  _EQ080 =  _LC2_C4 &  _LC7_C4
         #  _LC2_C4 &  _LC2_C8
         #  _LC2_C8 &  _LC7_C4;

-- Node name is '|alu:1|alulayer:69|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC4_C4', type is buried 
_LC4_C4  = LCELL( _EQ081);
  _EQ081 =  ALU_S0 & !ALU_S1 &  _LC2_C8 &  _LC8_A13
         # !ALU_S0 &  _LC2_C8 & !_LC8_A13
         # !ALU_S0 &  ALU_S1 &  _LC2_C8
         # !ALU_S0 & !ALU_S1 & !_LC2_C8 &  _LC8_A13
         #  ALU_S0 & !_LC2_C8 & !_LC8_A13
         #  ALU_S0 &  ALU_S1 & !_LC2_C8;

-- Node name is '|alu:1|alulayer:69|arithmeticlayer:8|mux4x1:6|:42' = '|alu:1|alulayer:69|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC7_C4', type is buried 
_LC7_C4  = LCELL( _EQ082);
  _EQ082 = !ALU_S0 & !ALU_S1 &  _LC8_A13
         #  ALU_S0 & !_LC8_A13
         #  ALU_S0 &  ALU_S1;

-- Node name is '|alu:1|alulayer:69|logiclayer:2|mux4x1:2|:42' = '|alu:1|alulayer:69|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC5_C10', type is buried 
_LC5_C10 = LCELL( _EQ083);
  _EQ083 =  ALU_S0 &  ALU_S1 & !_LC2_C8
         #  ALU_S0 & !ALU_S1 &  _LC2_C8
         #  ALU_S0 & !ALU_S1 &  _LC8_A13
         # !ALU_S0 &  ALU_S1 &  _LC2_C8 & !_LC8_A13
         #  ALU_S1 & !_LC2_C8 &  _LC8_A13
         # !ALU_S1 &  _LC2_C8 &  _LC8_A13;

-- Node name is '|alu:1|alulayer:69|mux4x1:3|:42' = '|alu:1|alulayer:69|mux4x1:3|Q' 
-- Equation name is '_LC8_C8', type is buried 
_LC8_C8  = LCELL( _EQ084);
  _EQ084 = !ALU_S2 &  _LC8_C4
         #  ALU_S2 &  _LC7_C10;

-- Node name is '|alu:1|alulayer:69|mux4x1:3|~42~1' = '|alu:1|alulayer:69|mux4x1:3|Q~1' 
-- Equation name is '_LC8_C4', type is buried 
-- synthesized logic cell 
_LC8_C4  = LCELL( _EQ085);
  _EQ085 =  ALU_S3 &  _LC7_C12
         # !ALU_S3 &  _LC2_C4 & !_LC4_C4
         # !ALU_S3 & !_LC2_C4 &  _LC4_C4;

-- Node name is '|alu:1|alulayer:69|mux4x1:3|~42~2' = '|alu:1|alulayer:69|mux4x1:3|Q~2' 
-- Equation name is '_LC7_C10', type is buried 
-- synthesized logic cell 
_LC7_C10 = LCELL( _EQ086);
  _EQ086 =  ALU_S3 &  _LC6_C8
         # !ALU_S3 &  _LC5_C10;

-- Node name is '|alu:1|alulayer:73|arithmeticlayer:8|fulladder:12|:10' = '|alu:1|alulayer:73|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC2_C4', type is buried 
_LC2_C4  = LCELL( _EQ087);
  _EQ087 =  _LC2_C11 &  _LC3_C2
         #  _LC2_C11 &  _LC7_C12
         #  _LC3_C2 &  _LC7_C12;

-- Node name is '|alu:1|alulayer:73|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC5_C12', type is buried 
_LC5_C12 = LCELL( _EQ088);
  _EQ088 =  ALU_S0 & !ALU_S1 &  _LC3_A19 &  _LC7_C12
         # !ALU_S0 & !_LC3_A19 &  _LC7_C12
         # !ALU_S0 &  ALU_S1 &  _LC7_C12
         # !ALU_S0 & !ALU_S1 &  _LC3_A19 & !_LC7_C12
         #  ALU_S0 & !_LC3_A19 & !_LC7_C12
         #  ALU_S0 &  ALU_S1 & !_LC7_C12;

-- Node name is '|alu:1|alulayer:73|arithmeticlayer:8|mux4x1:6|:42' = '|alu:1|alulayer:73|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC3_C2', type is buried 
_LC3_C2  = LCELL( _EQ089);
  _EQ089 = !ALU_S0 & !ALU_S1 &  _LC3_A19
         #  ALU_S0 & !_LC3_A19
         #  ALU_S0 &  ALU_S1;

-- Node name is '|alu:1|alulayer:73|logiclayer:2|mux4x1:2|:42' = '|alu:1|alulayer:73|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC2_C10', type is buried 
_LC2_C10 = LCELL( _EQ090);
  _EQ090 =  ALU_S0 &  ALU_S1 & !_LC7_C12
         #  ALU_S0 & !ALU_S1 &  _LC7_C12
         #  ALU_S0 & !ALU_S1 &  _LC3_A19
         # !ALU_S0 &  ALU_S1 & !_LC3_A19 &  _LC7_C12
         #  ALU_S1 &  _LC3_A19 & !_LC7_C12
         # !ALU_S1 &  _LC3_A19 &  _LC7_C12;

-- Node name is '|alu:1|alulayer:73|mux4x1:3|:42' = '|alu:1|alulayer:73|mux4x1:3|Q' 
-- Equation name is '_LC4_C12', type is buried 
_LC4_C12 = LCELL( _EQ091);
  _EQ091 = !ALU_S2 &  _LC3_C12
         #  ALU_S2 &  _LC1_C10;

-- Node name is '|alu:1|alulayer:73|mux4x1:3|~42~1' = '|alu:1|alulayer:73|mux4x1:3|Q~1' 
-- Equation name is '_LC3_C12', type is buried 
-- synthesized logic cell 
_LC3_C12 = LCELL( _EQ092);
  _EQ092 = !ALU_S3 &  _LC2_C11 & !_LC5_C12
         # !ALU_S3 & !_LC2_C11 &  _LC5_C12
         #  ALU_S3 &  _LC1_C6;

-- Node name is '|alu:1|alulayer:73|mux4x1:3|~42~2' = '|alu:1|alulayer:73|mux4x1:3|Q~2' 
-- Equation name is '_LC1_C10', type is buried 
-- synthesized logic cell 
_LC1_C10 = LCELL( _EQ093);
  _EQ093 =  ALU_S3 &  _LC2_C8
         # !ALU_S3 &  _LC2_C10;

-- Node name is '|alu:1|alulayer:77|arithmeticlayer:8|fulladder:12|:10' = '|alu:1|alulayer:77|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC2_C11', type is buried 
_LC2_C11 = LCELL( _EQ094);
  _EQ094 =  _LC1_C11 &  _LC5_C11
         #  _LC1_C6 &  _LC4_C11;

-- Node name is '|alu:1|alulayer:77|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC1_C11', type is buried 
_LC1_C11 = LCELL( _EQ095);
  _EQ095 =  ALU_S0 & !ALU_S1 &  _LC1_A19 &  _LC1_C6
         # !ALU_S0 & !_LC1_A19 &  _LC1_C6
         # !ALU_S0 &  ALU_S1 &  _LC1_C6
         # !ALU_S0 & !ALU_S1 &  _LC1_A19 & !_LC1_C6
         #  ALU_S0 & !_LC1_A19 & !_LC1_C6
         #  ALU_S0 &  ALU_S1 & !_LC1_C6;

-- Node name is '|alu:1|alulayer:77|arithmeticlayer:8|mux4x1:6|:42' = '|alu:1|alulayer:77|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC4_C11', type is buried 
_LC4_C11 = LCELL( _EQ096);
  _EQ096 = !ALU_S0 & !ALU_S1 &  _LC1_A19
         #  ALU_S0 & !_LC1_A19
         #  ALU_S0 &  ALU_S1;

-- Node name is '|alu:1|alulayer:77|logiclayer:2|mux4x1:2|:42' = '|alu:1|alulayer:77|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC3_C6', type is buried 
_LC3_C6  = LCELL( _EQ097);
  _EQ097 =  ALU_S0 &  ALU_S1 & !_LC1_C6
         #  ALU_S0 & !ALU_S1 &  _LC1_C6
         #  ALU_S0 & !ALU_S1 &  _LC1_A19
         # !ALU_S0 &  ALU_S1 & !_LC1_A19 &  _LC1_C6
         #  ALU_S1 &  _LC1_A19 & !_LC1_C6
         # !ALU_S1 &  _LC1_A19 &  _LC1_C6;

-- Node name is '|alu:1|alulayer:77|mux4x1:3|:42' = '|alu:1|alulayer:77|mux4x1:3|Q' 
-- Equation name is '_LC5_C6', type is buried 
_LC5_C6  = LCELL( _EQ098);
  _EQ098 = !ALU_S2 &  _LC3_C11
         #  ALU_S2 &  _LC4_C6;

-- Node name is '|alu:1|alulayer:77|mux4x1:3|~42~1' = '|alu:1|alulayer:77|mux4x1:3|Q~1' 
-- Equation name is '_LC3_C11', type is buried 
-- synthesized logic cell 
_LC3_C11 = LCELL( _EQ099);
  _EQ099 = !ALU_S3 & !_LC1_C11 &  _LC5_C11
         # !ALU_S3 &  _LC1_C11 & !_LC5_C11
         #  ALU_S3 &  _LC3_C5;

-- Node name is '|alu:1|alulayer:77|mux4x1:3|~42~2' = '|alu:1|alulayer:77|mux4x1:3|Q~2' 
-- Equation name is '_LC4_C6', type is buried 
-- synthesized logic cell 
_LC4_C6  = LCELL( _EQ100);
  _EQ100 = !ALU_S3 &  _LC3_C6
         #  ALU_S3 &  _LC7_C12;

-- Node name is '|alu:1|alulayer:80|arithmeticlayer:8|fulladder:12|~7~1' = '|alu:1|alulayer:80|arithmeticlayer:8|fulladder:12|S~1' 
-- Equation name is '_LC4_C15', type is buried 
-- synthesized logic cell 
_LC4_C15 = LCELL( _EQ101);
  _EQ101 = !ALU_S0 & !_LC2_B23 &  _LC2_C15
         # !ALU_S0 &  ALU_S1 &  _LC2_C15
         # !ALU_S0 & !ALU_S1 &  _LC2_B23 & !_LC2_C15
         #  ALU_S0 & !ALU_S1 &  _LC2_B23 &  _LC2_C15
         #  ALU_S0 & !_LC2_B23 & !_LC2_C15
         #  ALU_S0 &  ALU_S1 & !_LC2_C15;

-- Node name is '|alu:1|alulayer:80|logiclayer:2|mux4x1:2|:42' = '|alu:1|alulayer:80|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC5_C15', type is buried 
_LC5_C15 = LCELL( _EQ102);
  _EQ102 =  ALU_S0 &  ALU_S1 & !_LC2_C15
         #  ALU_S0 & !ALU_S1 &  _LC2_B23
         #  ALU_S0 & !ALU_S1 &  _LC2_C15
         #  ALU_S1 &  _LC2_B23 & !_LC2_C15
         # !ALU_S0 &  ALU_S1 & !_LC2_B23 &  _LC2_C15
         # !ALU_S1 &  _LC2_B23 &  _LC2_C15;

-- Node name is '|alu:1|alulayer:80|mux4x1:3|:42' = '|alu:1|alulayer:80|mux4x1:3|Q' 
-- Equation name is '_LC7_C15', type is buried 
_LC7_C15 = LCELL( _EQ103);
  _EQ103 = !ALU_S2 &  _LC6_C15
         #  ALU_S2 & !ALU_S3 &  _LC5_C15;

-- Node name is '|alu:1|alulayer:80|mux4x1:3|~42~1' = '|alu:1|alulayer:80|mux4x1:3|Q~1' 
-- Equation name is '_LC6_C15', type is buried 
-- synthesized logic cell 
_LC6_C15 = LCELL( _EQ104);
  _EQ104 = !ALU_S3 &  _LC2_C20 & !_LC4_C15
         # !ALU_S3 & !_LC2_C20 &  _LC4_C15
         #  ALU_S3 &  _LC5_C18;

-- Node name is '|alu:1|alulayer:84|arithmeticlayer:8|fulladder:12|:10' = '|alu:1|alulayer:84|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC2_C20', type is buried 
_LC2_C20 = LCELL( _EQ105);
  _EQ105 =  _LC3_C20 &  _LC5_C13
         #  _LC5_C13 &  _LC5_C18
         #  _LC3_C20 &  _LC5_C18;

-- Node name is '|alu:1|alulayer:84|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC1_C20', type is buried 
_LC1_C20 = LCELL( _EQ106);
  _EQ106 =  ALU_S0 & !ALU_S1 &  _LC1_B23 &  _LC5_C18
         # !ALU_S0 & !_LC1_B23 &  _LC5_C18
         # !ALU_S0 &  ALU_S1 &  _LC5_C18
         # !ALU_S0 & !ALU_S1 &  _LC1_B23 & !_LC5_C18
         #  ALU_S0 & !_LC1_B23 & !_LC5_C18
         #  ALU_S0 &  ALU_S1 & !_LC5_C18;

-- Node name is '|alu:1|alulayer:84|arithmeticlayer:8|mux4x1:6|:42' = '|alu:1|alulayer:84|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC3_C20', type is buried 
_LC3_C20 = LCELL( _EQ107);
  _EQ107 = !ALU_S0 & !ALU_S1 &  _LC1_B23
         #  ALU_S0 & !_LC1_B23
         #  ALU_S0 &  ALU_S1;

-- Node name is '|alu:1|alulayer:84|logiclayer:2|mux4x1:2|:42' = '|alu:1|alulayer:84|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC5_C20', type is buried 
_LC5_C20 = LCELL( _EQ108);
  _EQ108 =  ALU_S0 &  ALU_S1 & !_LC5_C18
         #  ALU_S0 & !ALU_S1 &  _LC1_B23
         #  ALU_S0 & !ALU_S1 &  _LC5_C18
         #  ALU_S1 &  _LC1_B23 & !_LC5_C18
         # !ALU_S0 &  ALU_S1 & !_LC1_B23 &  _LC5_C18
         # !ALU_S1 &  _LC1_B23 &  _LC5_C18;

-- Node name is '|alu:1|alulayer:84|mux4x1:3|:42' = '|alu:1|alulayer:84|mux4x1:3|Q' 
-- Equation name is '_LC4_C20', type is buried 
_LC4_C20 = LCELL( _EQ109);
  _EQ109 = !ALU_S2 &  _LC6_C20
         #  ALU_S2 &  _LC7_C20;

-- Node name is '|alu:1|alulayer:84|mux4x1:3|~42~1' = '|alu:1|alulayer:84|mux4x1:3|Q~1' 
-- Equation name is '_LC6_C20', type is buried 
-- synthesized logic cell 
_LC6_C20 = LCELL( _EQ110);
  _EQ110 = !ALU_S3 & !_LC1_C20 &  _LC5_C13
         # !ALU_S3 &  _LC1_C20 & !_LC5_C13
         #  ALU_S3 &  _LC1_C18;

-- Node name is '|alu:1|alulayer:84|mux4x1:3|~42~2' = '|alu:1|alulayer:84|mux4x1:3|Q~2' 
-- Equation name is '_LC7_C20', type is buried 
-- synthesized logic cell 
_LC7_C20 = LCELL( _EQ111);
  _EQ111 = !ALU_S3 &  _LC5_C20
         #  ALU_S3 &  _LC2_C15;

-- Node name is '|alu:1|alulayer:88|arithmeticlayer:8|fulladder:12|:10' = '|alu:1|alulayer:88|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC5_C13', type is buried 
_LC5_C13 = LCELL( _EQ112);
  _EQ112 =  _LC2_C14 &  _LC3_C13
         #  _LC1_C18 &  _LC2_C14
         #  _LC1_C18 &  _LC3_C13;

-- Node name is '|alu:1|alulayer:88|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC2_C13', type is buried 
_LC2_C13 = LCELL( _EQ113);
  _EQ113 =  ALU_S0 & !ALU_S1 &  _LC1_C18 &  _LC8_B21
         # !ALU_S0 &  _LC1_C18 & !_LC8_B21
         # !ALU_S0 &  ALU_S1 &  _LC1_C18
         # !ALU_S0 & !ALU_S1 & !_LC1_C18 &  _LC8_B21
         #  ALU_S0 & !_LC1_C18 & !_LC8_B21
         #  ALU_S0 &  ALU_S1 & !_LC1_C18;

-- Node name is '|alu:1|alulayer:88|arithmeticlayer:8|mux4x1:6|:42' = '|alu:1|alulayer:88|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC3_C13', type is buried 
_LC3_C13 = LCELL( _EQ114);
  _EQ114 = !ALU_S0 & !ALU_S1 &  _LC8_B21
         #  ALU_S0 & !_LC8_B21
         #  ALU_S0 &  ALU_S1;

-- Node name is '|alu:1|alulayer:88|logiclayer:2|mux4x1:2|:42' = '|alu:1|alulayer:88|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC4_C13', type is buried 
_LC4_C13 = LCELL( _EQ115);
  _EQ115 =  ALU_S0 &  ALU_S1 & !_LC1_C18
         #  ALU_S0 & !ALU_S1 &  _LC8_B21
         #  ALU_S0 & !ALU_S1 &  _LC1_C18
         #  ALU_S1 & !_LC1_C18 &  _LC8_B21
         # !ALU_S0 &  ALU_S1 &  _LC1_C18 & !_LC8_B21
         # !ALU_S1 &  _LC1_C18 &  _LC8_B21;

-- Node name is '|alu:1|alulayer:88|mux4x1:3|:42' = '|alu:1|alulayer:88|mux4x1:3|Q' 
-- Equation name is '_LC1_C13', type is buried 
_LC1_C13 = LCELL( _EQ116);
  _EQ116 = !ALU_S2 &  _LC6_C13
         #  ALU_S2 &  _LC7_C13;

-- Node name is '|alu:1|alulayer:88|mux4x1:3|~42~1' = '|alu:1|alulayer:88|mux4x1:3|Q~1' 
-- Equation name is '_LC6_C13', type is buried 
-- synthesized logic cell 
_LC6_C13 = LCELL( _EQ117);
  _EQ117 = !ALU_S3 & !_LC2_C13 &  _LC2_C14
         # !ALU_S3 &  _LC2_C13 & !_LC2_C14
         #  ALU_S3 &  _LC4_C23;

-- Node name is '|alu:1|alulayer:88|mux4x1:3|~42~2' = '|alu:1|alulayer:88|mux4x1:3|Q~2' 
-- Equation name is '_LC7_C13', type is buried 
-- synthesized logic cell 
_LC7_C13 = LCELL( _EQ118);
  _EQ118 =  ALU_S3 &  _LC5_C18
         # !ALU_S3 &  _LC4_C13;

-- Node name is '|alu:1|alulayer:92|arithmeticlayer:8|fulladder:12|:10' = '|alu:1|alulayer:92|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC2_C14', type is buried 
_LC2_C14 = LCELL( _EQ119);
  _EQ119 =  _LC5_C14 &  _LC7_C14
         #  _LC4_C23 &  _LC7_C14
         #  _LC4_C23 &  _LC5_C14;

-- Node name is '|alu:1|alulayer:92|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC4_C14', type is buried 
_LC4_C14 = LCELL( _EQ120);
  _EQ120 =  ALU_S0 & !ALU_S1 &  _LC4_B21 &  _LC4_C23
         # !ALU_S0 & !_LC4_B21 &  _LC4_C23
         # !ALU_S0 &  ALU_S1 &  _LC4_C23
         # !ALU_S0 & !ALU_S1 &  _LC4_B21 & !_LC4_C23
         #  ALU_S0 & !_LC4_B21 & !_LC4_C23
         #  ALU_S0 &  ALU_S1 & !_LC4_C23;

-- Node name is '|alu:1|alulayer:92|arithmeticlayer:8|mux4x1:6|:42' = '|alu:1|alulayer:92|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC5_C14', type is buried 
_LC5_C14 = LCELL( _EQ121);
  _EQ121 = !ALU_S0 & !ALU_S1 &  _LC4_B21
         #  ALU_S0 & !_LC4_B21
         #  ALU_S0 &  ALU_S1;

-- Node name is '|alu:1|alulayer:92|logiclayer:2|mux4x1:2|:42' = '|alu:1|alulayer:92|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC2_C23', type is buried 
_LC2_C23 = LCELL( _EQ122);
  _EQ122 =  ALU_S0 &  ALU_S1 & !_LC4_C23
         #  ALU_S0 & !ALU_S1 &  _LC4_B21
         #  ALU_S0 & !ALU_S1 &  _LC4_C23
         #  ALU_S1 &  _LC4_B21 & !_LC4_C23
         # !ALU_S0 &  ALU_S1 & !_LC4_B21 &  _LC4_C23
         # !ALU_S1 &  _LC4_B21 &  _LC4_C23;

-- Node name is '|alu:1|alulayer:92|mux4x1:3|:42' = '|alu:1|alulayer:92|mux4x1:3|Q' 
-- Equation name is '_LC6_C23', type is buried 
_LC6_C23 = LCELL( _EQ123);
  _EQ123 = !ALU_S2 &  _LC3_C14
         #  ALU_S2 &  _LC5_C23;

-- Node name is '|alu:1|alulayer:92|mux4x1:3|~42~1' = '|alu:1|alulayer:92|mux4x1:3|Q~1' 
-- Equation name is '_LC3_C14', type is buried 
-- synthesized logic cell 
_LC3_C14 = LCELL( _EQ124);
  _EQ124 = !ALU_S3 & !_LC4_C14 &  _LC7_C14
         # !ALU_S3 &  _LC4_C14 & !_LC7_C14
         #  ALU_S3 &  _LC7_C19;

-- Node name is '|alu:1|alulayer:92|mux4x1:3|~42~2' = '|alu:1|alulayer:92|mux4x1:3|Q~2' 
-- Equation name is '_LC5_C23', type is buried 
-- synthesized logic cell 
_LC5_C23 = LCELL( _EQ125);
  _EQ125 =  ALU_S3 &  _LC1_C18
         # !ALU_S3 &  _LC2_C23;

-- Node name is '|alu:1|alulayer:96|arithmeticlayer:8|fulladder:12|:10' = '|alu:1|alulayer:96|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC7_C14', type is buried 
_LC7_C14 = LCELL( _EQ126);
  _EQ126 =  _LC7_C22 &  _LC8_C14
         #  _LC7_C19 &  _LC7_C22
         #  _LC7_C19 &  _LC8_C14;

-- Node name is '|alu:1|alulayer:96|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC6_C14', type is buried 
_LC6_C14 = LCELL( _EQ127);
  _EQ127 =  ALU_S0 & !ALU_S1 &  _LC3_B22 &  _LC7_C19
         # !ALU_S0 & !_LC3_B22 &  _LC7_C19
         # !ALU_S0 &  ALU_S1 &  _LC7_C19
         # !ALU_S0 & !ALU_S1 &  _LC3_B22 & !_LC7_C19
         #  ALU_S0 & !_LC3_B22 & !_LC7_C19
         #  ALU_S0 &  ALU_S1 & !_LC7_C19;

-- Node name is '|alu:1|alulayer:96|arithmeticlayer:8|mux4x1:6|:42' = '|alu:1|alulayer:96|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC8_C14', type is buried 
_LC8_C14 = LCELL( _EQ128);
  _EQ128 = !ALU_S0 & !ALU_S1 &  _LC3_B22
         #  ALU_S0 & !_LC3_B22
         #  ALU_S0 &  ALU_S1;

-- Node name is '|alu:1|alulayer:96|logiclayer:2|mux4x1:2|:42' = '|alu:1|alulayer:96|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC7_C23', type is buried 
_LC7_C23 = LCELL( _EQ129);
  _EQ129 =  ALU_S0 &  ALU_S1 & !_LC7_C19
         #  ALU_S0 & !ALU_S1 &  _LC3_B22
         #  ALU_S0 & !ALU_S1 &  _LC7_C19
         #  ALU_S1 &  _LC3_B22 & !_LC7_C19
         # !ALU_S0 &  ALU_S1 & !_LC3_B22 &  _LC7_C19
         # !ALU_S1 &  _LC3_B22 &  _LC7_C19;

-- Node name is '|alu:1|alulayer:96|mux4x1:3|:42' = '|alu:1|alulayer:96|mux4x1:3|Q' 
-- Equation name is '_LC3_C23', type is buried 
_LC3_C23 = LCELL( _EQ130);
  _EQ130 = !ALU_S2 &  _LC1_C14
         #  ALU_S2 &  _LC8_C23;

-- Node name is '|alu:1|alulayer:96|mux4x1:3|~42~1' = '|alu:1|alulayer:96|mux4x1:3|Q~1' 
-- Equation name is '_LC1_C14', type is buried 
-- synthesized logic cell 
_LC1_C14 = LCELL( _EQ131);
  _EQ131 = !ALU_S3 & !_LC6_C14 &  _LC7_C22
         # !ALU_S3 &  _LC6_C14 & !_LC7_C22
         #  ALU_S3 &  _LC6_C24;

-- Node name is '|alu:1|alulayer:96|mux4x1:3|~42~2' = '|alu:1|alulayer:96|mux4x1:3|Q~2' 
-- Equation name is '_LC8_C23', type is buried 
-- synthesized logic cell 
_LC8_C23 = LCELL( _EQ132);
  _EQ132 =  ALU_S3 &  _LC4_C23
         # !ALU_S3 &  _LC7_C23;

-- Node name is '|alu:1|alulayer:100|arithmeticlayer:8|fulladder:12|:10' = '|alu:1|alulayer:100|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC7_C22', type is buried 
_LC7_C22 = LCELL( _EQ133);
  _EQ133 =  _LC4_C17 &  _LC6_C22
         #  _LC4_C17 &  _LC6_C24
         #  _LC6_C22 &  _LC6_C24;

-- Node name is '|alu:1|alulayer:100|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC5_C22', type is buried 
_LC5_C22 = LCELL( _EQ134);
  _EQ134 =  ALU_S0 & !ALU_S1 &  _LC1_B22 &  _LC6_C24
         # !ALU_S0 & !_LC1_B22 &  _LC6_C24
         # !ALU_S0 &  ALU_S1 &  _LC6_C24
         # !ALU_S0 & !ALU_S1 &  _LC1_B22 & !_LC6_C24
         #  ALU_S0 & !_LC1_B22 & !_LC6_C24
         #  ALU_S0 &  ALU_S1 & !_LC6_C24;

-- Node name is '|alu:1|alulayer:100|arithmeticlayer:8|mux4x1:6|:42' = '|alu:1|alulayer:100|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC6_C22', type is buried 
_LC6_C22 = LCELL( _EQ135);
  _EQ135 = !ALU_S0 & !ALU_S1 &  _LC1_B22
         #  ALU_S0 & !_LC1_B22
         #  ALU_S0 &  ALU_S1;

-- Node name is '|alu:1|alulayer:100|logiclayer:2|mux4x1:2|:42' = '|alu:1|alulayer:100|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC3_C22', type is buried 
_LC3_C22 = LCELL( _EQ136);
  _EQ136 =  ALU_S0 &  ALU_S1 & !_LC6_C24
         #  ALU_S0 & !ALU_S1 &  _LC1_B22
         #  ALU_S0 & !ALU_S1 &  _LC6_C24
         #  ALU_S1 &  _LC1_B22 & !_LC6_C24
         # !ALU_S0 &  ALU_S1 & !_LC1_B22 &  _LC6_C24
         # !ALU_S1 &  _LC1_B22 &  _LC6_C24;

-- Node name is '|alu:1|alulayer:100|mux4x1:3|~42~1' = '|alu:1|alulayer:100|mux4x1:3|Q~1' 
-- Equation name is '_LC2_C22', type is buried 
-- synthesized logic cell 
_LC2_C22 = LCELL( _EQ137);
  _EQ137 =  ALU_S3 &  _LC3_C24
         # !ALU_S3 &  _LC4_C17 & !_LC5_C22
         # !ALU_S3 & !_LC4_C17 &  _LC5_C22;

-- Node name is '|alu:1|alulayer:100|mux4x1:3|~42~2' = '|alu:1|alulayer:100|mux4x1:3|Q~2' 
-- Equation name is '_LC1_C22', type is buried 
-- synthesized logic cell 
_LC1_C22 = LCELL( _EQ138);
  _EQ138 =  ALU_S3 &  _LC7_C19
         # !ALU_S3 &  _LC3_C22;

-- Node name is '|alu:1|alulayer:104|arithmeticlayer:8|fulladder:12|:10' = '|alu:1|alulayer:104|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC4_C17', type is buried 
_LC4_C17 = LCELL( _EQ139);
  _EQ139 =  _LC6_C17 &  _LC7_C17
         #  _LC3_C24 &  _LC7_C17
         #  _LC3_C24 &  _LC6_C17;

-- Node name is '|alu:1|alulayer:104|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC3_C17', type is buried 
_LC3_C17 = LCELL( _EQ140);
  _EQ140 =  ALU_S0 & !ALU_S1 &  _LC3_B20 &  _LC3_C24
         # !ALU_S0 & !_LC3_B20 &  _LC3_C24
         # !ALU_S0 &  ALU_S1 &  _LC3_C24
         # !ALU_S0 & !ALU_S1 &  _LC3_B20 & !_LC3_C24
         #  ALU_S0 & !_LC3_B20 & !_LC3_C24
         #  ALU_S0 &  ALU_S1 & !_LC3_C24;

-- Node name is '|alu:1|alulayer:104|arithmeticlayer:8|mux4x1:6|:42' = '|alu:1|alulayer:104|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC6_C17', type is buried 
_LC6_C17 = LCELL( _EQ141);
  _EQ141 = !ALU_S0 & !ALU_S1 &  _LC3_B20
         #  ALU_S0 & !_LC3_B20
         #  ALU_S0 &  ALU_S1;

-- Node name is '|alu:1|alulayer:104|logiclayer:2|mux4x1:2|:42' = '|alu:1|alulayer:104|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC4_C24', type is buried 
_LC4_C24 = LCELL( _EQ142);
  _EQ142 =  ALU_S0 &  ALU_S1 & !_LC3_C24
         #  ALU_S0 & !ALU_S1 &  _LC3_C24
         #  ALU_S0 & !ALU_S1 &  _LC3_B20
         # !ALU_S0 &  ALU_S1 & !_LC3_B20 &  _LC3_C24
         #  ALU_S1 &  _LC3_B20 & !_LC3_C24
         # !ALU_S1 &  _LC3_B20 &  _LC3_C24;

-- Node name is '|alu:1|alulayer:104|mux4x1:3|:42' = '|alu:1|alulayer:104|mux4x1:3|Q' 
-- Equation name is '_LC7_C24', type is buried 
_LC7_C24 = LCELL( _EQ143);
  _EQ143 = !ALU_S2 &  _LC5_C17
         #  ALU_S2 &  _LC5_C24;

-- Node name is '|alu:1|alulayer:104|mux4x1:3|~42~1' = '|alu:1|alulayer:104|mux4x1:3|Q~1' 
-- Equation name is '_LC5_C17', type is buried 
-- synthesized logic cell 
_LC5_C17 = LCELL( _EQ144);
  _EQ144 = !ALU_S3 & !_LC3_C17 &  _LC7_C17
         # !ALU_S3 &  _LC3_C17 & !_LC7_C17
         #  ALU_S3 &  _LC8_C19;

-- Node name is '|alu:1|alulayer:104|mux4x1:3|~42~2' = '|alu:1|alulayer:104|mux4x1:3|Q~2' 
-- Equation name is '_LC5_C24', type is buried 
-- synthesized logic cell 
_LC5_C24 = LCELL( _EQ145);
  _EQ145 =  ALU_S3 &  _LC6_C24
         # !ALU_S3 &  _LC4_C24;

-- Node name is '|alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|:10' = '|alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC7_C17', type is buried 
_LC7_C17 = LCELL( _EQ146);
  _EQ146 =  _LC1_C4 &  _LC8_C19
         #  _LC1_C17 &  _LC8_C19
         #  _LC1_C4 &  _LC8_C17
         #  _LC1_C17 &  _LC8_C17
         #  _LC8_C17 &  _LC8_C19;

-- Node name is '|alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|:7' = '|alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|S' 
-- Equation name is '_LC2_C17', type is buried 
_LC2_C17 = LCELL( _EQ147);
  _EQ147 =  _LC1_C4 &  _LC8_C17 &  _LC8_C19
         #  _LC1_C17 &  _LC8_C17 &  _LC8_C19
         #  _LC1_C4 & !_LC8_C17 & !_LC8_C19
         #  _LC1_C17 & !_LC8_C17 & !_LC8_C19
         # !_LC1_C4 & !_LC1_C17 & !_LC8_C17 &  _LC8_C19
         # !_LC1_C4 & !_LC1_C17 &  _LC8_C17 & !_LC8_C19;

-- Node name is '|alu:1|alulayer:108|arithmeticlayer:8|mux4x1:6|:42' = '|alu:1|alulayer:108|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC8_C17', type is buried 
_LC8_C17 = LCELL( _EQ148);
  _EQ148 = !ALU_S0 & !ALU_S1 &  _LC7_B20
         #  ALU_S0 & !_LC7_B20
         #  ALU_S0 &  ALU_S1;

-- Node name is '|alu:1|alulayer:108|logiclayer:2|mux4x1:2|:42' = '|alu:1|alulayer:108|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC3_C19', type is buried 
_LC3_C19 = LCELL( _EQ149);
  _EQ149 =  ALU_S0 &  ALU_S1 & !_LC8_C19
         #  ALU_S0 & !ALU_S1 &  _LC8_C19
         #  ALU_S0 & !ALU_S1 &  _LC7_B20
         # !ALU_S0 &  ALU_S1 & !_LC7_B20 &  _LC8_C19
         #  ALU_S1 &  _LC7_B20 & !_LC8_C19
         # !ALU_S1 &  _LC7_B20 &  _LC8_C19;

-- Node name is '|alu:1|alulayer:108|mux4x1:3|~42~1' = '|alu:1|alulayer:108|mux4x1:3|Q~1' 
-- Equation name is '_LC4_C19', type is buried 
-- synthesized logic cell 
_LC4_C19 = LCELL( _EQ150);
  _EQ150 = !ALU_S2 & !ALU_S3 &  _LC2_C17
         # !ALU_S2 &  ALU_S3 &  _LC6_C8;

-- Node name is '|alu:1|alulayer:108|mux4x1:3|~42~2' = '|alu:1|alulayer:108|mux4x1:3|Q~2' 
-- Equation name is '_LC5_C19', type is buried 
-- synthesized logic cell 
_LC5_C19 = LCELL( _EQ151);
  _EQ151 =  ALU_S2 & !ALU_S3 &  _LC3_C19
         #  ALU_S2 &  ALU_S3 &  _LC3_C24;

-- Node name is '|ar:2|4bitregister:39|ha:59|:4' = '|ar:2|4bitregister:39|ha:59|c' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = LCELL( _EQ152);
  _EQ152 =  AR_INR &  ~PIN003 &  ~PIN004;

-- Node name is '|ar:2|4bitregister:39|ha:60|:4' = '|ar:2|4bitregister:39|ha:60|c' 
-- Equation name is '_LC1_A5', type is buried 
_LC1_A5  = LCELL( _EQ153);
  _EQ153 =  AR_INR &  ~PIN003 &  ~PIN004 &  ~PIN005;

-- Node name is '|ar:2|4bitregister:39|mux2x1:54|:8' = '|ar:2|4bitregister:39|mux2x1:54|O' 
-- Equation name is '_LC2_A1', type is buried 
_LC2_A1  = LCELL( _EQ154);
  _EQ154 = !AR_INR &  _LC1_B5
         #  AR_INR & !~PIN003;

-- Node name is '|ar:2|4bitregister:39|mux2x1:55|:8' = '|ar:2|4bitregister:39|mux2x1:55|O' 
-- Equation name is '_LC3_A1', type is buried 
_LC3_A1  = LCELL( _EQ155);
  _EQ155 = !AR_INR &  _LC1_B16
         #  AR_INR & !~PIN003 &  ~PIN004
         #  AR_INR &  ~PIN003 & !~PIN004;

-- Node name is '|ar:2|4bitregister:39|mux2x1:56|:8' = '|ar:2|4bitregister:39|mux2x1:56|O' 
-- Equation name is '_LC5_A1', type is buried 
_LC5_A1  = LCELL( _EQ156);
  _EQ156 = !AR_INR &  _LC2_B14
         #  AR_INR & !_LC1_A1 &  ~PIN005
         #  AR_INR &  _LC1_A1 & !~PIN005;

-- Node name is '|ar:2|4bitregister:39|mux2x1:57|:8' = '|ar:2|4bitregister:39|mux2x1:57|O' 
-- Equation name is '_LC4_A4', type is buried 
_LC4_A4  = LCELL( _EQ157);
  _EQ157 = !AR_INR &  _LC6_A12
         #  AR_INR & !_LC1_A5 &  ~PIN006
         #  AR_INR &  _LC1_A5 & !~PIN006;

-- Node name is '|ar:2|4bitregister:39|:49' 
-- Equation name is '_LC3_A5', type is buried 
_LC3_A5  = LCELL( _EQ158);
  _EQ158 =  AR_INR
         #  AR_Load;

-- Node name is '|ar:2|4bitregister:40|ha:59|:4' = '|ar:2|4bitregister:40|ha:59|c' 
-- Equation name is '_LC8_A3', type is buried 
_LC8_A3  = LCELL( _EQ159);
  _EQ159 =  _LC1_A5 &  ~PIN006 &  ~PIN007 &  ~PIN008;

-- Node name is '|ar:2|4bitregister:40|ha:61|:4' = '|ar:2|4bitregister:40|ha:61|c' 
-- Equation name is '_LC1_A3', type is buried 
_LC1_A3  = LCELL( _EQ160);
  _EQ160 =  _LC8_A3 &  ~PIN009 &  ~PIN010;

-- Node name is '|ar:2|4bitregister:40|ha:61|:3' = '|ar:2|4bitregister:40|ha:61|S' 
-- Equation name is '_LC7_A3', type is buried 
_LC7_A3  = LCELL( _EQ161);
  _EQ161 = !~PIN009 &  ~PIN010
         # !_LC8_A3 &  ~PIN010
         #  _LC8_A3 &  ~PIN009 & !~PIN010;

-- Node name is '|ar:2|4bitregister:40|mux2x1:54|:8' = '|ar:2|4bitregister:40|mux2x1:54|O' 
-- Equation name is '_LC1_A6', type is buried 
_LC1_A6  = LCELL( _EQ162);
  _EQ162 =  _LC7_A6 & !~PIN006
         # !_LC1_A5 &  _LC7_A6
         #  _LC1_A5 &  ~PIN006 & !~PIN007;

-- Node name is '|ar:2|4bitregister:40|mux2x1:55|:5' 
-- Equation name is '_LC3_A4', type is buried 
_LC3_A4  = LCELL( _EQ163);
  _EQ163 =  _LC2_A21 & !~PIN006
         # !_LC1_A5 &  _LC2_A21;

-- Node name is '|ar:2|4bitregister:40|mux2x1:55|:6' 
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = LCELL( _EQ164);
  _EQ164 =  _LC1_A5 &  ~PIN006 &  ~PIN007 & !~PIN008
         #  _LC1_A5 &  ~PIN006 & !~PIN007 &  ~PIN008;

-- Node name is '|ar:2|4bitregister:40|mux2x1:56|:5' 
-- Equation name is '_LC3_A3', type is buried 
_LC3_A3  = LCELL( _EQ165);
  _EQ165 =  _LC1_A9 & !~PIN006
         # !_LC1_A5 &  _LC1_A9;

-- Node name is '|ar:2|4bitregister:40|mux2x1:56|:6' 
-- Equation name is '_LC4_A3', type is buried 
_LC4_A3  = LCELL( _EQ166);
  _EQ166 =  _LC1_A5 & !_LC8_A3 &  ~PIN006 &  ~PIN009
         #  _LC1_A5 &  _LC8_A3 &  ~PIN006 & !~PIN009;

-- Node name is '|ar:2|4bitregister:40|mux2x1:57|:8' = '|ar:2|4bitregister:40|mux2x1:57|O' 
-- Equation name is '_LC5_A3', type is buried 
_LC5_A3  = LCELL( _EQ167);
  _EQ167 =  _LC2_A20 & !~PIN006
         # !_LC1_A5 &  _LC2_A20
         #  _LC1_A5 &  _LC7_A3 &  ~PIN006;

-- Node name is '|ar:2|4bitregister:40|:49' 
-- Equation name is '_LC5_A11', type is buried 
_LC5_A11 = LCELL( _EQ168);
  _EQ168 =  _LC1_A5 &  ~PIN006
         #  AR_Load;

-- Node name is '|ar:2|4bitregister:41|ha:59|:4' = '|ar:2|4bitregister:41|ha:59|c' 
-- Equation name is '_LC8_A2', type is buried 
_LC8_A2  = LCELL( _EQ169);
  _EQ169 =  _LC1_A3 &  ~PIN011 &  ~PIN012;

-- Node name is '|ar:2|4bitregister:41|ha:61|:3' = '|ar:2|4bitregister:41|ha:61|S' 
-- Equation name is '_LC6_A2', type is buried 
_LC6_A2  = LCELL( _EQ170);
  _EQ170 =  ~PIN001 & !~PIN013
         # !_LC8_A2 &  ~PIN001
         #  _LC8_A2 & !~PIN001 &  ~PIN013;

-- Node name is '|ar:2|4bitregister:41|mux2x1:54|:8' = '|ar:2|4bitregister:41|mux2x1:54|O' 
-- Equation name is '_LC2_A10', type is buried 
_LC2_A10 = LCELL( _EQ171);
  _EQ171 = !_LC1_A3 &  _LC2_B24
         #  _LC1_A3 & !~PIN011;

-- Node name is '|ar:2|4bitregister:41|mux2x1:55|:8' = '|ar:2|4bitregister:41|mux2x1:55|O' 
-- Equation name is '_LC4_A2', type is buried 
_LC4_A2  = LCELL( _EQ172);
  _EQ172 = !_LC1_A3 &  _LC7_B5
         #  _LC1_A3 &  ~PIN011 & !~PIN012
         #  _LC1_A3 & !~PIN011 &  ~PIN012;

-- Node name is '|ar:2|4bitregister:41|mux2x1:56|:8' = '|ar:2|4bitregister:41|mux2x1:56|O' 
-- Equation name is '_LC2_A2', type is buried 
_LC2_A2  = LCELL( _EQ173);
  _EQ173 = !_LC1_A3 &  _LC2_B7
         #  _LC1_A3 & !_LC8_A2 &  ~PIN013
         #  _LC1_A3 &  _LC8_A2 & !~PIN013;

-- Node name is '|ar:2|4bitregister:41|mux2x1:57|:8' = '|ar:2|4bitregister:41|mux2x1:57|O' 
-- Equation name is '_LC1_A2', type is buried 
_LC1_A2  = LCELL( _EQ174);
  _EQ174 = !_LC1_A3 &  _LC4_B14
         #  _LC1_A3 &  _LC6_A2;

-- Node name is '|ar:2|4bitregister:41|:49' 
-- Equation name is '_LC1_A10', type is buried 
_LC1_A10 = LCELL( _EQ175);
  _EQ175 =  _LC1_A3
         #  AR_Load;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:117|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = LCELL( _EQ176);
  _EQ176 =  _EC1_B & !~PIN001
         #  _EC1_C &  ~PIN001;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:162|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_A12', type is buried 
_LC1_A12 = LCELL( _EQ177);
  _EQ177 =  _EC1_A & !~PIN001
         #  ~PIN001 &  ~PIN015;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:327|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_B4', type is buried 
_LC1_B4  = LCELL( _EQ178);
  _EQ178 =  _EC9_B & !~PIN001
         #  _EC9_C &  ~PIN001;

-- Node name is '|dr:5|4bitregister:1|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC3_A15', type is buried 
_LC3_A15 = DFFE( _EQ179, GLOBAL( clk),  VCC,  VCC,  _LC2_A14);
  _EQ179 = !DR_Clear &  _LC1_A15;

-- Node name is '|dr:5|4bitregister:1|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_A15', type is buried 
_LC4_A15 = DFFE( _EQ180, GLOBAL( clk),  VCC,  VCC,  _LC2_A14);
  _EQ180 = !DR_Clear &  _LC2_A15;

-- Node name is '|dr:5|4bitregister:1|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_A18', type is buried 
_LC1_A18 = DFFE( _EQ181, GLOBAL( clk),  VCC,  VCC,  _LC2_A14);
  _EQ181 = !DR_Clear &  _LC4_A18;

-- Node name is '|dr:5|4bitregister:1|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC2_A18', type is buried 
_LC2_A18 = DFFE( _EQ182, GLOBAL( clk),  VCC,  VCC,  _LC2_A14);
  _EQ182 = !DR_Clear &  _LC5_A18;

-- Node name is '|dr:5|4bitregister:1|ha:59|:4' = '|dr:5|4bitregister:1|ha:59|c' 
-- Equation name is '_LC3_A18', type is buried 
_LC3_A18 = LCELL( _EQ183);
  _EQ183 =  DR_INR &  _LC3_A15 &  _LC4_A15;

-- Node name is '|dr:5|4bitregister:1|ha:60|:4' = '|dr:5|4bitregister:1|ha:60|c' 
-- Equation name is '_LC1_A14', type is buried 
_LC1_A14 = LCELL( _EQ184);
  _EQ184 =  DR_INR &  _LC1_A18 &  _LC3_A15 &  _LC4_A15;

-- Node name is '|dr:5|4bitregister:1|mux2x1:54|:8' = '|dr:5|4bitregister:1|mux2x1:54|O' 
-- Equation name is '_LC1_A15', type is buried 
_LC1_A15 = LCELL( _EQ185);
  _EQ185 = !DR_INR &  _LC1_B5
         #  DR_INR & !_LC3_A15;

-- Node name is '|dr:5|4bitregister:1|mux2x1:55|:8' = '|dr:5|4bitregister:1|mux2x1:55|O' 
-- Equation name is '_LC2_A15', type is buried 
_LC2_A15 = LCELL( _EQ186);
  _EQ186 = !DR_INR &  _LC1_B16
         #  DR_INR & !_LC3_A15 &  _LC4_A15
         #  DR_INR &  _LC3_A15 & !_LC4_A15;

-- Node name is '|dr:5|4bitregister:1|mux2x1:56|:8' = '|dr:5|4bitregister:1|mux2x1:56|O' 
-- Equation name is '_LC4_A18', type is buried 
_LC4_A18 = LCELL( _EQ187);
  _EQ187 = !DR_INR &  _LC2_B14
         #  DR_INR &  _LC1_A18 & !_LC3_A18
         #  DR_INR & !_LC1_A18 &  _LC3_A18;

-- Node name is '|dr:5|4bitregister:1|mux2x1:57|:8' = '|dr:5|4bitregister:1|mux2x1:57|O' 
-- Equation name is '_LC5_A18', type is buried 
_LC5_A18 = LCELL( _EQ188);
  _EQ188 = !DR_INR &  _LC6_A12
         #  DR_INR & !_LC1_A14 &  _LC2_A18
         #  DR_INR &  _LC1_A14 & !_LC2_A18;

-- Node name is '|dr:5|4bitregister:1|:49' 
-- Equation name is '_LC2_A14', type is buried 
_LC2_A14 = LCELL( _EQ189);
  _EQ189 =  DR_Load
         #  DR_INR;

-- Node name is '|dr:5|4bitregister:2|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_A19', type is buried 
_LC1_A19 = DFFE( _EQ190, GLOBAL( clk),  VCC,  VCC,  _LC2_A24);
  _EQ190 = !DR_Clear &  _LC4_A19;

-- Node name is '|dr:5|4bitregister:2|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC3_A19', type is buried 
_LC3_A19 = DFFE( _EQ191, GLOBAL( clk),  VCC,  VCC,  _LC2_A24);
  _EQ191 = !DR_Clear &  _LC2_A19
         # !DR_Clear &  _LC5_A19;

-- Node name is '|dr:5|4bitregister:2|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC8_A13', type is buried 
_LC8_A13 = DFFE( _EQ192, GLOBAL( clk),  VCC,  VCC,  _LC2_A24);
  _EQ192 = !DR_Clear &  _LC5_A13
         # !DR_Clear &  _LC4_A13;

-- Node name is '|dr:5|4bitregister:2|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_A13', type is buried 
_LC1_A13 = DFFE( _EQ193, GLOBAL( clk),  VCC,  VCC,  _LC2_A24);
  _EQ193 = !DR_Clear &  _LC3_A13;

-- Node name is '|dr:5|4bitregister:2|ha:59|:4' = '|dr:5|4bitregister:2|ha:59|c' 
-- Equation name is '_LC6_A13', type is buried 
_LC6_A13 = LCELL( _EQ194);
  _EQ194 =  _LC1_A14 &  _LC1_A19 &  _LC2_A18 &  _LC3_A19;

-- Node name is '|dr:5|4bitregister:2|ha:61|:4' = '|dr:5|4bitregister:2|ha:61|c' 
-- Equation name is '_LC2_A13', type is buried 
_LC2_A13 = LCELL( _EQ195);
  _EQ195 =  _LC1_A13 &  _LC6_A13 &  _LC8_A13;

-- Node name is '|dr:5|4bitregister:2|ha:61|:3' = '|dr:5|4bitregister:2|ha:61|S' 
-- Equation name is '_LC7_A13', type is buried 
_LC7_A13 = LCELL( _EQ196);
  _EQ196 =  _LC1_A13 & !_LC8_A13
         #  _LC1_A13 & !_LC6_A13
         # !_LC1_A13 &  _LC6_A13 &  _LC8_A13;

-- Node name is '|dr:5|4bitregister:2|mux2x1:54|:8' = '|dr:5|4bitregister:2|mux2x1:54|O' 
-- Equation name is '_LC4_A19', type is buried 
_LC4_A19 = LCELL( _EQ197);
  _EQ197 = !_LC2_A18 &  _LC7_A6
         # !_LC1_A14 &  _LC7_A6
         #  _LC1_A14 & !_LC1_A19 &  _LC2_A18;

-- Node name is '|dr:5|4bitregister:2|mux2x1:55|:5' 
-- Equation name is '_LC2_A19', type is buried 
_LC2_A19 = LCELL( _EQ198);
  _EQ198 = !_LC2_A18 &  _LC2_A21
         # !_LC1_A14 &  _LC2_A21;

-- Node name is '|dr:5|4bitregister:2|mux2x1:55|:6' 
-- Equation name is '_LC5_A19', type is buried 
_LC5_A19 = LCELL( _EQ199);
  _EQ199 =  _LC1_A14 &  _LC1_A19 &  _LC2_A18 & !_LC3_A19
         #  _LC1_A14 & !_LC1_A19 &  _LC2_A18 &  _LC3_A19;

-- Node name is '|dr:5|4bitregister:2|mux2x1:56|:5' 
-- Equation name is '_LC5_A13', type is buried 
_LC5_A13 = LCELL( _EQ200);
  _EQ200 =  _LC1_A9 & !_LC2_A18
         #  _LC1_A9 & !_LC1_A14;

-- Node name is '|dr:5|4bitregister:2|mux2x1:56|:6' 
-- Equation name is '_LC4_A13', type is buried 
_LC4_A13 = LCELL( _EQ201);
  _EQ201 =  _LC1_A14 &  _LC2_A18 & !_LC6_A13 &  _LC8_A13
         #  _LC1_A14 &  _LC2_A18 &  _LC6_A13 & !_LC8_A13;

-- Node name is '|dr:5|4bitregister:2|mux2x1:57|:8' = '|dr:5|4bitregister:2|mux2x1:57|O' 
-- Equation name is '_LC3_A13', type is buried 
_LC3_A13 = LCELL( _EQ202);
  _EQ202 = !_LC2_A18 &  _LC2_A20
         # !_LC1_A14 &  _LC2_A20
         #  _LC1_A14 &  _LC2_A18 &  _LC7_A13;

-- Node name is '|dr:5|4bitregister:2|:49' 
-- Equation name is '_LC2_A24', type is buried 
_LC2_A24 = LCELL( _EQ203);
  _EQ203 =  DR_Load
         #  _LC1_A14 &  _LC2_A18;

-- Node name is '|dr:5|4bitregister:3|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC7_B20', type is buried 
_LC7_B20 = DFFE( _EQ204, GLOBAL( clk),  VCC,  VCC,  _LC5_B15);
  _EQ204 = !DR_Clear &  _LC2_B20;

-- Node name is '|dr:5|4bitregister:3|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC3_B20', type is buried 
_LC3_B20 = DFFE( _EQ205, GLOBAL( clk),  VCC,  VCC,  _LC5_B15);
  _EQ205 = !DR_Clear &  _LC1_B20;

-- Node name is '|dr:5|4bitregister:3|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_B22', type is buried 
_LC1_B22 = DFFE( _EQ206, GLOBAL( clk),  VCC,  VCC,  _LC5_B15);
  _EQ206 = !DR_Clear &  _LC5_B22;

-- Node name is '|dr:5|4bitregister:3|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC3_B22', type is buried 
_LC3_B22 = DFFE( _EQ207, GLOBAL( clk),  VCC,  VCC,  _LC5_B15);
  _EQ207 = !DR_Clear &  _LC4_B22;

-- Node name is '|dr:5|4bitregister:3|ha:59|:4' = '|dr:5|4bitregister:3|ha:59|c' 
-- Equation name is '_LC2_B22', type is buried 
_LC2_B22 = LCELL( _EQ208);
  _EQ208 =  _LC2_A13 &  _LC3_B20 &  _LC7_B20;

-- Node name is '|dr:5|4bitregister:3|ha:60|:4' = '|dr:5|4bitregister:3|ha:60|c' 
-- Equation name is '_LC2_B15', type is buried 
_LC2_B15 = LCELL( _EQ209);
  _EQ209 =  _LC1_B22 &  _LC2_A13 &  _LC3_B20 &  _LC7_B20;

-- Node name is '|dr:5|4bitregister:3|mux2x1:54|:8' = '|dr:5|4bitregister:3|mux2x1:54|O' 
-- Equation name is '_LC2_B20', type is buried 
_LC2_B20 = LCELL( _EQ210);
  _EQ210 = !_LC2_A13 &  _LC2_B24
         #  _LC2_A13 & !_LC7_B20;

-- Node name is '|dr:5|4bitregister:3|mux2x1:55|:8' = '|dr:5|4bitregister:3|mux2x1:55|O' 
-- Equation name is '_LC1_B20', type is buried 
_LC1_B20 = LCELL( _EQ211);
  _EQ211 = !_LC2_A13 &  _LC7_B5
         #  _LC2_A13 & !_LC3_B20 &  _LC7_B20
         #  _LC2_A13 &  _LC3_B20 & !_LC7_B20;

-- Node name is '|dr:5|4bitregister:3|mux2x1:56|:8' = '|dr:5|4bitregister:3|mux2x1:56|O' 
-- Equation name is '_LC5_B22', type is buried 
_LC5_B22 = LCELL( _EQ212);
  _EQ212 = !_LC2_A13 &  _LC2_B7
         #  _LC1_B22 &  _LC2_A13 & !_LC2_B22
         # !_LC1_B22 &  _LC2_A13 &  _LC2_B22;

-- Node name is '|dr:5|4bitregister:3|mux2x1:57|:8' = '|dr:5|4bitregister:3|mux2x1:57|O' 
-- Equation name is '_LC4_B22', type is buried 
_LC4_B22 = LCELL( _EQ213);
  _EQ213 = !_LC2_A13 &  _LC4_B14
         #  _LC2_A13 & !_LC2_B15 &  _LC3_B22
         #  _LC2_A13 &  _LC2_B15 & !_LC3_B22;

-- Node name is '|dr:5|4bitregister:3|:49' 
-- Equation name is '_LC5_B15', type is buried 
_LC5_B15 = LCELL( _EQ214);
  _EQ214 =  DR_Load
         #  _LC2_A13;

-- Node name is '|dr:5|4bitregister:4|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_B21', type is buried 
_LC4_B21 = DFFE( _EQ215, GLOBAL( clk),  VCC,  VCC,  _LC1_B19);
  _EQ215 = !DR_Clear &  _LC3_B21;

-- Node name is '|dr:5|4bitregister:4|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC8_B21', type is buried 
_LC8_B21 = DFFE( _EQ216, GLOBAL( clk),  VCC,  VCC,  _LC1_B19);
  _EQ216 = !DR_Clear &  _LC2_B21
         # !DR_Clear &  _LC1_B21;

-- Node name is '|dr:5|4bitregister:4|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_B23', type is buried 
_LC1_B23 = DFFE( _EQ217, GLOBAL( clk),  VCC,  VCC,  _LC1_B19);
  _EQ217 = !DR_Clear &  _LC5_B23
         # !DR_Clear &  _LC4_B23;

-- Node name is '|dr:5|4bitregister:4|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC2_B23', type is buried 
_LC2_B23 = DFFE( _EQ218, GLOBAL( clk),  VCC,  VCC,  _LC1_B19);
  _EQ218 = !DR_Clear &  _LC3_B23;

-- Node name is '|dr:5|4bitregister:4|ha:59|:4' = '|dr:5|4bitregister:4|ha:59|c' 
-- Equation name is '_LC7_B23', type is buried 
_LC7_B23 = LCELL( _EQ219);
  _EQ219 =  _LC2_B15 &  _LC3_B22 &  _LC4_B21 &  _LC8_B21;

-- Node name is '|dr:5|4bitregister:4|ha:61|:3' = '|dr:5|4bitregister:4|ha:61|S' 
-- Equation name is '_LC6_B23', type is buried 
_LC6_B23 = LCELL( _EQ220);
  _EQ220 = !_LC1_B23 &  _LC2_B23
         #  _LC2_B23 & !_LC7_B23
         #  _LC1_B23 & !_LC2_B23 &  _LC7_B23;

-- Node name is '|dr:5|4bitregister:4|mux2x1:54|:8' = '|dr:5|4bitregister:4|mux2x1:54|O' 
-- Equation name is '_LC3_B21', type is buried 
_LC3_B21 = LCELL( _EQ221);
  _EQ221 = !_LC3_B22 &  _LC8_B16
         # !_LC2_B15 &  _LC8_B16
         #  _LC2_B15 &  _LC3_B22 & !_LC4_B21;

-- Node name is '|dr:5|4bitregister:4|mux2x1:55|:5' 
-- Equation name is '_LC2_B21', type is buried 
_LC2_B21 = LCELL( _EQ222);
  _EQ222 =  _LC2_B17 & !_LC3_B22
         # !_LC2_B15 &  _LC2_B17;

-- Node name is '|dr:5|4bitregister:4|mux2x1:55|:6' 
-- Equation name is '_LC1_B21', type is buried 
_LC1_B21 = LCELL( _EQ223);
  _EQ223 =  _LC2_B15 &  _LC3_B22 & !_LC4_B21 &  _LC8_B21
         #  _LC2_B15 &  _LC3_B22 &  _LC4_B21 & !_LC8_B21;

-- Node name is '|dr:5|4bitregister:4|mux2x1:56|:5' 
-- Equation name is '_LC5_B23', type is buried 
_LC5_B23 = LCELL( _EQ224);
  _EQ224 = !_LC3_B22 &  _LC6_B17
         # !_LC2_B15 &  _LC6_B17;

-- Node name is '|dr:5|4bitregister:4|mux2x1:56|:6' 
-- Equation name is '_LC4_B23', type is buried 
_LC4_B23 = LCELL( _EQ225);
  _EQ225 =  _LC1_B23 &  _LC2_B15 &  _LC3_B22 & !_LC7_B23
         # !_LC1_B23 &  _LC2_B15 &  _LC3_B22 &  _LC7_B23;

-- Node name is '|dr:5|4bitregister:4|mux2x1:57|:8' = '|dr:5|4bitregister:4|mux2x1:57|O' 
-- Equation name is '_LC3_B23', type is buried 
_LC3_B23 = LCELL( _EQ226);
  _EQ226 = !_LC3_B22 &  _LC6_B7
         # !_LC2_B15 &  _LC6_B7
         #  _LC2_B15 &  _LC3_B22 &  _LC6_B23;

-- Node name is '|dr:5|4bitregister:4|:49' 
-- Equation name is '_LC1_B19', type is buried 
_LC1_B19 = LCELL( _EQ227);
  _EQ227 =  _LC2_B15 &  _LC3_B22
         #  DR_Load;

-- Node name is '|ir:10|4bitregister:37|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC5_B5', type is buried 
_LC5_B5  = DFFE( _LC1_B5, GLOBAL( clk),  VCC,  VCC,  IR_Load);

-- Node name is '|ir:10|4bitregister:37|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC5_B16', type is buried 
_LC5_B16 = DFFE( _LC1_B16, GLOBAL( clk),  VCC,  VCC,  IR_Load);

-- Node name is '|ir:10|4bitregister:37|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC6_B14', type is buried 
_LC6_B14 = DFFE( _LC2_B14, GLOBAL( clk),  VCC,  VCC,  IR_Load);

-- Node name is '|ir:10|4bitregister:37|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC3_A12', type is buried 
_LC3_A12 = DFFE( _LC6_A12, GLOBAL( clk),  VCC,  VCC,  IR_Load);

-- Node name is '|ir:10|4bitregister:38|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC8_A6', type is buried 
_LC8_A6  = DFFE( _LC7_A6, GLOBAL( clk),  VCC,  VCC,  IR_Load);

-- Node name is '|ir:10|4bitregister:38|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC5_A21', type is buried 
_LC5_A21 = DFFE( _LC2_A21, GLOBAL( clk),  VCC,  VCC,  IR_Load);

-- Node name is '|ir:10|4bitregister:38|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC6_A9', type is buried 
_LC6_A9  = DFFE( _LC1_A9, GLOBAL( clk),  VCC,  VCC,  IR_Load);

-- Node name is '|ir:10|4bitregister:38|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC8_A20', type is buried 
_LC8_A20 = DFFE( _LC2_A20, GLOBAL( clk),  VCC,  VCC,  IR_Load);

-- Node name is '|ir:10|4bitregister:39|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC6_B24', type is buried 
_LC6_B24 = DFFE( _LC2_B24, GLOBAL( clk),  VCC,  VCC,  IR_Load);

-- Node name is '|ir:10|4bitregister:39|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC8_B5', type is buried 
_LC8_B5  = DFFE( _LC7_B5, GLOBAL( clk),  VCC,  VCC,  IR_Load);

-- Node name is '|ir:10|4bitregister:39|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC8_B7', type is buried 
_LC8_B7  = DFFE( _LC2_B7, GLOBAL( clk),  VCC,  VCC,  IR_Load);

-- Node name is '|ir:10|4bitregister:39|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC7_B14', type is buried 
_LC7_B14 = DFFE( _LC4_B14, GLOBAL( clk),  VCC,  VCC,  IR_Load);

-- Node name is '|ir:10|4bitregister:40|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC7_B16', type is buried 
_LC7_B16 = DFFE( _LC8_B16, GLOBAL( clk),  VCC,  VCC,  IR_Load);

-- Node name is '|ir:10|4bitregister:40|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC8_B17', type is buried 
_LC8_B17 = DFFE( _LC2_B17, GLOBAL( clk),  VCC,  VCC,  IR_Load);

-- Node name is '|ir:10|4bitregister:40|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC6_B4', type is buried 
_LC6_B4  = DFFE( _LC6_B17, GLOBAL( clk),  VCC,  VCC,  IR_Load);

-- Node name is '|ir:10|4bitregister:40|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC7_B7', type is buried 
_LC7_B7  = DFFE( _LC6_B7, GLOBAL( clk),  VCC,  VCC,  IR_Load);

-- Node name is '|mux8x1:21|mux2x1:14|:8' = '|mux8x1:21|mux2x1:14|O' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = LCELL( _EQ228);
  _EQ228 =  BUS_Select2 &  _LC6_B5
         #  BUS_Select2 &  _LC5_B3
         # !BUS_Select2 &  _LC5_A16;

-- Node name is '|mux8x1:21|mux4x1:12|:42' = '|mux8x1:21|mux4x1:12|Q' 
-- Equation name is '_LC5_A16', type is buried 
_LC5_A16 = LCELL( _EQ229);
  _EQ229 =  BUS_Select0 &  _LC4_A16
         # !BUS_Select0 &  BUS_Select1 &  _LC8_A17;

-- Node name is '|mux8x1:21|mux4x1:12|~42~1' = '|mux8x1:21|mux4x1:12|Q~1' 
-- Equation name is '_LC4_A16', type is buried 
-- synthesized logic cell 
_LC4_A16 = LCELL( _EQ230);
  _EQ230 = !BUS_Select1 &  ~PIN003
         #  BUS_Select1 &  _LC3_A15;

-- Node name is '|mux8x1:21|mux4x1:13|~42~1' = '|mux8x1:21|mux4x1:13|Q~1' 
-- Equation name is '_LC6_B5', type is buried 
-- synthesized logic cell 
_LC6_B5  = LCELL( _EQ231);
  _EQ231 =  BUS_Select0 &  BUS_Select1 &  _LC2_B5
         #  BUS_Select0 & !BUS_Select1 &  _LC5_B5;

-- Node name is '|mux8x1:21|mux4x1:13|~42~2' = '|mux8x1:21|mux4x1:13|Q~2' 
-- Equation name is '_LC5_B3', type is buried 
-- synthesized logic cell 
_LC5_B3  = LCELL( _EQ232);
  _EQ232 = !BUS_Select0 &  BUS_Select1 &  _LC5_B8
         # !BUS_Select0 & !BUS_Select1 &  _LC3_C9;

-- Node name is '|mux8x1:24|mux2x1:14|:8' = '|mux8x1:24|mux2x1:14|O' 
-- Equation name is '_LC1_B16', type is buried 
_LC1_B16 = LCELL( _EQ233);
  _EQ233 =  BUS_Select2 &  _LC6_B16
         #  BUS_Select2 &  _LC4_B1
         # !BUS_Select2 &  _LC7_A16;

-- Node name is '|mux8x1:24|mux4x1:12|:42' = '|mux8x1:24|mux4x1:12|Q' 
-- Equation name is '_LC7_A16', type is buried 
_LC7_A16 = LCELL( _EQ234);
  _EQ234 =  BUS_Select0 &  _LC3_A16
         # !BUS_Select0 &  BUS_Select1 &  _LC3_A17;

-- Node name is '|mux8x1:24|mux4x1:12|~42~1' = '|mux8x1:24|mux4x1:12|Q~1' 
-- Equation name is '_LC3_A16', type is buried 
-- synthesized logic cell 
_LC3_A16 = LCELL( _EQ235);
  _EQ235 = !BUS_Select1 &  ~PIN004
         #  BUS_Select1 &  _LC4_A15;

-- Node name is '|mux8x1:24|mux4x1:13|~42~1' = '|mux8x1:24|mux4x1:13|Q~1' 
-- Equation name is '_LC6_B16', type is buried 
-- synthesized logic cell 
_LC6_B16 = LCELL( _EQ236);
  _EQ236 =  BUS_Select0 &  BUS_Select1 &  ~PIN002
         #  BUS_Select0 & !BUS_Select1 &  _LC5_B16;

-- Node name is '|mux8x1:24|mux4x1:13|~42~2' = '|mux8x1:24|mux4x1:13|Q~2' 
-- Equation name is '_LC4_B1', type is buried 
-- synthesized logic cell 
_LC4_B1  = LCELL( _EQ237);
  _EQ237 = !BUS_Select0 & !BUS_Select1 &  _LC1_C9
         # !BUS_Select0 &  BUS_Select1 &  _LC2_B8;

-- Node name is '|mux8x1:34|mux2x1:14|:8' = '|mux8x1:34|mux2x1:14|O' 
-- Equation name is '_LC6_A12', type is buried 
_LC6_A12 = LCELL( _EQ238);
  _EQ238 =  BUS_Select2 &  _LC4_A12
         #  BUS_Select2 &  _LC2_A12
         # !BUS_Select2 &  _LC5_A12;

-- Node name is '|mux8x1:34|mux4x1:12|:42' = '|mux8x1:34|mux4x1:12|Q' 
-- Equation name is '_LC5_A12', type is buried 
_LC5_A12 = LCELL( _EQ239);
  _EQ239 =  BUS_Select0 &  _LC7_A12
         # !BUS_Select0 &  BUS_Select1 &  _LC4_A17;

-- Node name is '|mux8x1:34|mux4x1:12|~42~1' = '|mux8x1:34|mux4x1:12|Q~1' 
-- Equation name is '_LC7_A12', type is buried 
-- synthesized logic cell 
_LC7_A12 = LCELL( _EQ240);
  _EQ240 = !BUS_Select1 &  ~PIN006
         #  BUS_Select1 &  _LC2_A18;

-- Node name is '|mux8x1:34|mux4x1:13|~42~1' = '|mux8x1:34|mux4x1:13|Q~1' 
-- Equation name is '_LC4_A12', type is buried 
-- synthesized logic cell 
_LC4_A12 = LCELL( _EQ241);
  _EQ241 =  BUS_Select0 &  BUS_Select1 &  _LC1_A12
         #  BUS_Select0 & !BUS_Select1 &  _LC3_A12;

-- Node name is '|mux8x1:34|mux4x1:13|~42~2' = '|mux8x1:34|mux4x1:13|Q~2' 
-- Equation name is '_LC2_A12', type is buried 
-- synthesized logic cell 
_LC2_A12 = LCELL( _EQ242);
  _EQ242 = !BUS_Select0 & !BUS_Select1 &  _LC3_C5
         # !BUS_Select0 &  BUS_Select1 &  _LC4_B11;

-- Node name is '|mux8x1:36|mux2x1:14|:8' = '|mux8x1:36|mux2x1:14|O' 
-- Equation name is '_LC2_B14', type is buried 
_LC2_B14 = LCELL( _EQ243);
  _EQ243 =  BUS_Select2 &  _LC1_B14
         #  BUS_Select2 &  _LC1_B11
         # !BUS_Select2 &  _LC1_A20;

-- Node name is '|mux8x1:36|mux4x1:12|:42' = '|mux8x1:36|mux4x1:12|Q' 
-- Equation name is '_LC1_A20', type is buried 
_LC1_A20 = LCELL( _EQ244);
  _EQ244 =  BUS_Select0 &  _LC7_A20
         # !BUS_Select0 &  BUS_Select1 &  _LC1_A17;

-- Node name is '|mux8x1:36|mux4x1:12|~42~1' = '|mux8x1:36|mux4x1:12|Q~1' 
-- Equation name is '_LC7_A20', type is buried 
-- synthesized logic cell 
_LC7_A20 = LCELL( _EQ245);
  _EQ245 = !BUS_Select1 &  ~PIN005
         #  BUS_Select1 &  _LC1_A18;

-- Node name is '|mux8x1:36|mux4x1:13|~42~1' = '|mux8x1:36|mux4x1:13|Q~1' 
-- Equation name is '_LC1_B14', type is buried 
-- synthesized logic cell 
_LC1_B14 = LCELL( _EQ246);
  _EQ246 =  BUS_Select0 &  BUS_Select1 &  ~PIN014
         #  BUS_Select0 & !BUS_Select1 &  _LC6_B14;

-- Node name is '|mux8x1:36|mux4x1:13|~42~2' = '|mux8x1:36|mux4x1:13|Q~2' 
-- Equation name is '_LC1_B11', type is buried 
-- synthesized logic cell 
_LC1_B11 = LCELL( _EQ247);
  _EQ247 = !BUS_Select0 & !BUS_Select1 &  _LC8_C7
         # !BUS_Select0 &  BUS_Select1 &  _LC6_B11;

-- Node name is '|mux8x1:38|mux2x1:14|:8' = '|mux8x1:38|mux2x1:14|O' 
-- Equation name is '_LC2_A20', type is buried 
_LC2_A20 = LCELL( _EQ248);
  _EQ248 =  BUS_Select2 &  _LC4_A20
         #  BUS_Select2 &  _LC3_A20
         # !BUS_Select2 &  _LC5_A20;

-- Node name is '|mux8x1:38|mux4x1:12|:42' = '|mux8x1:38|mux4x1:12|Q' 
-- Equation name is '_LC5_A20', type is buried 
_LC5_A20 = LCELL( _EQ249);
  _EQ249 =  BUS_Select0 &  _LC6_A20
         # !BUS_Select0 &  BUS_Select1 &  _LC1_A22;

-- Node name is '|mux8x1:38|mux4x1:12|~42~1' = '|mux8x1:38|mux4x1:12|Q~1' 
-- Equation name is '_LC6_A20', type is buried 
-- synthesized logic cell 
_LC6_A20 = LCELL( _EQ250);
  _EQ250 = !BUS_Select1 &  ~PIN010
         #  BUS_Select1 &  _LC1_A13;

-- Node name is '|mux8x1:38|mux4x1:13|~42~1' = '|mux8x1:38|mux4x1:13|Q~1' 
-- Equation name is '_LC4_A20', type is buried 
-- synthesized logic cell 
_LC4_A20 = LCELL( _EQ251);
  _EQ251 =  BUS_Select0 &  BUS_Select1 &  ~PIN019
         #  BUS_Select0 & !BUS_Select1 &  _LC8_A20;

-- Node name is '|mux8x1:38|mux4x1:13|~42~2' = '|mux8x1:38|mux4x1:13|Q~2' 
-- Equation name is '_LC3_A20', type is buried 
-- synthesized logic cell 
_LC3_A20 = LCELL( _EQ252);
  _EQ252 = !BUS_Select0 & !BUS_Select1 &  _LC6_C8
         # !BUS_Select0 &  BUS_Select1 &  _LC5_A8;

-- Node name is '|mux8x1:40|mux2x1:14|:8' = '|mux8x1:40|mux2x1:14|O' 
-- Equation name is '_LC1_A9', type is buried 
_LC1_A9  = LCELL( _EQ253);
  _EQ253 =  BUS_Select2 &  _LC3_A9
         #  BUS_Select2 &  _LC2_A9
         # !BUS_Select2 &  _LC4_A9;

-- Node name is '|mux8x1:40|mux4x1:12|:42' = '|mux8x1:40|mux4x1:12|Q' 
-- Equation name is '_LC4_A9', type is buried 
_LC4_A9  = LCELL( _EQ254);
  _EQ254 =  BUS_Select0 &  _LC5_A9
         # !BUS_Select0 &  BUS_Select1 &  _LC3_A22;

-- Node name is '|mux8x1:40|mux4x1:12|~42~1' = '|mux8x1:40|mux4x1:12|Q~1' 
-- Equation name is '_LC5_A9', type is buried 
-- synthesized logic cell 
_LC5_A9  = LCELL( _EQ255);
  _EQ255 = !BUS_Select1 &  ~PIN009
         #  BUS_Select1 &  _LC8_A13;

-- Node name is '|mux8x1:40|mux4x1:13|~42~1' = '|mux8x1:40|mux4x1:13|Q~1' 
-- Equation name is '_LC3_A9', type is buried 
-- synthesized logic cell 
_LC3_A9  = LCELL( _EQ256);
  _EQ256 =  BUS_Select0 &  BUS_Select1 &  ~PIN018
         #  BUS_Select0 & !BUS_Select1 &  _LC6_A9;

-- Node name is '|mux8x1:40|mux4x1:13|~42~2' = '|mux8x1:40|mux4x1:13|Q~2' 
-- Equation name is '_LC2_A9', type is buried 
-- synthesized logic cell 
_LC2_A9  = LCELL( _EQ257);
  _EQ257 = !BUS_Select0 & !BUS_Select1 &  _LC2_C8
         # !BUS_Select0 &  BUS_Select1 &  _LC4_A8;

-- Node name is '|mux8x1:42|mux2x1:14|:8' = '|mux8x1:42|mux2x1:14|O' 
-- Equation name is '_LC2_A21', type is buried 
_LC2_A21 = LCELL( _EQ258);
  _EQ258 =  BUS_Select2 &  _LC1_A21
         #  BUS_Select2 &  _LC2_A7
         # !BUS_Select2 &  _LC3_A21;

-- Node name is '|mux8x1:42|mux4x1:12|:42' = '|mux8x1:42|mux4x1:12|Q' 
-- Equation name is '_LC3_A21', type is buried 
_LC3_A21 = LCELL( _EQ259);
  _EQ259 =  BUS_Select0 &  _LC4_A21
         # !BUS_Select0 &  BUS_Select1 &  _LC2_A23;

-- Node name is '|mux8x1:42|mux4x1:12|~42~1' = '|mux8x1:42|mux4x1:12|Q~1' 
-- Equation name is '_LC4_A21', type is buried 
-- synthesized logic cell 
_LC4_A21 = LCELL( _EQ260);
  _EQ260 = !BUS_Select1 &  ~PIN008
         #  BUS_Select1 &  _LC3_A19;

-- Node name is '|mux8x1:42|mux4x1:13|~42~1' = '|mux8x1:42|mux4x1:13|Q~1' 
-- Equation name is '_LC1_A21', type is buried 
-- synthesized logic cell 
_LC1_A21 = LCELL( _EQ261);
  _EQ261 =  BUS_Select0 &  BUS_Select1 &  ~PIN017
         #  BUS_Select0 & !BUS_Select1 &  _LC5_A21;

-- Node name is '|mux8x1:42|mux4x1:13|~42~2' = '|mux8x1:42|mux4x1:13|Q~2' 
-- Equation name is '_LC2_A7', type is buried 
-- synthesized logic cell 
_LC2_A7  = LCELL( _EQ262);
  _EQ262 = !BUS_Select0 & !BUS_Select1 &  _LC7_C12
         # !BUS_Select0 &  BUS_Select1 &  _LC4_A7;

-- Node name is '|mux8x1:44|mux2x1:14|:8' = '|mux8x1:44|mux2x1:14|O' 
-- Equation name is '_LC7_A6', type is buried 
_LC7_A6  = LCELL( _EQ263);
  _EQ263 =  BUS_Select2 &  _LC5_A6
         #  BUS_Select2 &  _LC6_A6
         # !BUS_Select2 &  _LC2_A6;

-- Node name is '|mux8x1:44|mux4x1:12|:42' = '|mux8x1:44|mux4x1:12|Q' 
-- Equation name is '_LC2_A6', type is buried 
_LC2_A6  = LCELL( _EQ264);
  _EQ264 =  BUS_Select0 &  _LC4_A6
         # !BUS_Select0 &  BUS_Select1 &  _LC3_A23;

-- Node name is '|mux8x1:44|mux4x1:12|~42~1' = '|mux8x1:44|mux4x1:12|Q~1' 
-- Equation name is '_LC4_A6', type is buried 
-- synthesized logic cell 
_LC4_A6  = LCELL( _EQ265);
  _EQ265 = !BUS_Select1 &  ~PIN007
         #  BUS_Select1 &  _LC1_A19;

-- Node name is '|mux8x1:44|mux4x1:13|~42~1' = '|mux8x1:44|mux4x1:13|Q~1' 
-- Equation name is '_LC5_A6', type is buried 
-- synthesized logic cell 
_LC5_A6  = LCELL( _EQ266);
  _EQ266 =  BUS_Select0 &  BUS_Select1 &  ~PIN016
         #  BUS_Select0 & !BUS_Select1 &  _LC8_A6;

-- Node name is '|mux8x1:44|mux4x1:13|~42~2' = '|mux8x1:44|mux4x1:13|Q~2' 
-- Equation name is '_LC6_A6', type is buried 
-- synthesized logic cell 
_LC6_A6  = LCELL( _EQ267);
  _EQ267 = !BUS_Select0 &  BUS_Select1 &  _LC6_A7
         # !BUS_Select0 & !BUS_Select1 &  _LC1_C6;

-- Node name is '|mux8x1:80|mux2x1:14|:8' = '|mux8x1:80|mux2x1:14|O' 
-- Equation name is '_LC6_B7', type is buried 
_LC6_B7  = LCELL( _EQ268);
  _EQ268 =  BUS_Select2 &  _LC4_B7
         #  BUS_Select2 &  _LC1_B6
         #  _LC5_B7;

-- Node name is '|mux8x1:80|mux2x1:14|:5' 
-- Equation name is '_LC5_B7', type is buried 
_LC5_B7  = LCELL( _EQ269);
  _EQ269 =  BUS_Select0 &  BUS_Select1 & !BUS_Select2 &  _LC2_B23;

-- Node name is '|mux8x1:80|mux4x1:13|~42~1' = '|mux8x1:80|mux4x1:13|Q~1' 
-- Equation name is '_LC4_B7', type is buried 
-- synthesized logic cell 
_LC4_B7  = LCELL( _EQ270);
  _EQ270 =  BUS_Select0 &  BUS_Select1 &  ~PIN027
         #  BUS_Select0 & !BUS_Select1 &  _LC7_B7;

-- Node name is '|mux8x1:80|mux4x1:13|~42~2' = '|mux8x1:80|mux4x1:13|Q~2' 
-- Equation name is '_LC1_B6', type is buried 
-- synthesized logic cell 
_LC1_B6  = LCELL( _EQ271);
  _EQ271 = !BUS_Select0 & !BUS_Select1 &  _LC2_C15
         # !BUS_Select0 &  BUS_Select1 &  _LC4_B6;

-- Node name is '|mux8x1:82|mux2x1:14|:8' = '|mux8x1:82|mux2x1:14|O' 
-- Equation name is '_LC6_B17', type is buried 
_LC6_B17 = LCELL( _EQ272);
  _EQ272 =  BUS_Select2 &  _LC3_B4
         #  BUS_Select2 &  _LC5_B17
         #  _LC7_B17;

-- Node name is '|mux8x1:82|mux2x1:14|:5' 
-- Equation name is '_LC7_B17', type is buried 
_LC7_B17 = LCELL( _EQ273);
  _EQ273 =  BUS_Select0 &  BUS_Select1 & !BUS_Select2 &  _LC1_B23;

-- Node name is '|mux8x1:82|mux4x1:13|~42~1' = '|mux8x1:82|mux4x1:13|Q~1' 
-- Equation name is '_LC3_B4', type is buried 
-- synthesized logic cell 
_LC3_B4  = LCELL( _EQ274);
  _EQ274 =  BUS_Select0 &  BUS_Select1 &  _LC1_B4
         #  BUS_Select0 & !BUS_Select1 &  _LC6_B4;

-- Node name is '|mux8x1:82|mux4x1:13|~42~2' = '|mux8x1:82|mux4x1:13|Q~2' 
-- Equation name is '_LC5_B17', type is buried 
-- synthesized logic cell 
_LC5_B17 = LCELL( _EQ275);
  _EQ275 = !BUS_Select0 & !BUS_Select1 &  _LC5_C18
         # !BUS_Select0 &  BUS_Select1 &  _LC4_B8;

-- Node name is '|mux8x1:84|mux2x1:14|:8' = '|mux8x1:84|mux2x1:14|O' 
-- Equation name is '_LC2_B17', type is buried 
_LC2_B17 = LCELL( _EQ276);
  _EQ276 =  BUS_Select2 &  _LC3_B17
         #  BUS_Select2 &  _LC1_B17
         #  _LC4_B17;

-- Node name is '|mux8x1:84|mux2x1:14|:5' 
-- Equation name is '_LC4_B17', type is buried 
_LC4_B17 = LCELL( _EQ277);
  _EQ277 =  BUS_Select0 &  BUS_Select1 & !BUS_Select2 &  _LC8_B21;

-- Node name is '|mux8x1:84|mux4x1:13|~42~1' = '|mux8x1:84|mux4x1:13|Q~1' 
-- Equation name is '_LC3_B17', type is buried 
-- synthesized logic cell 
_LC3_B17 = LCELL( _EQ278);
  _EQ278 =  BUS_Select0 &  BUS_Select1 &  ~PIN026
         #  BUS_Select0 & !BUS_Select1 &  _LC8_B17;

-- Node name is '|mux8x1:84|mux4x1:13|~42~2' = '|mux8x1:84|mux4x1:13|Q~2' 
-- Equation name is '_LC1_B17', type is buried 
-- synthesized logic cell 
_LC1_B17 = LCELL( _EQ279);
  _EQ279 = !BUS_Select0 & !BUS_Select1 &  _LC1_C18
         # !BUS_Select0 &  BUS_Select1 &  _LC1_B9;

-- Node name is '|mux8x1:86|mux2x1:14|:8' = '|mux8x1:86|mux2x1:14|O' 
-- Equation name is '_LC8_B16', type is buried 
_LC8_B16 = LCELL( _EQ280);
  _EQ280 =  BUS_Select2 &  _LC3_B16
         #  BUS_Select2 &  _LC2_B16
         #  _LC4_B16;

-- Node name is '|mux8x1:86|mux2x1:14|:5' 
-- Equation name is '_LC4_B16', type is buried 
_LC4_B16 = LCELL( _EQ281);
  _EQ281 =  BUS_Select0 &  BUS_Select1 & !BUS_Select2 &  _LC4_B21;

-- Node name is '|mux8x1:86|mux4x1:13|~42~1' = '|mux8x1:86|mux4x1:13|Q~1' 
-- Equation name is '_LC3_B16', type is buried 
-- synthesized logic cell 
_LC3_B16 = LCELL( _EQ282);
  _EQ282 =  BUS_Select0 &  BUS_Select1 &  ~PIN025
         #  BUS_Select0 & !BUS_Select1 &  _LC7_B16;

-- Node name is '|mux8x1:86|mux4x1:13|~42~2' = '|mux8x1:86|mux4x1:13|Q~2' 
-- Equation name is '_LC2_B16', type is buried 
-- synthesized logic cell 
_LC2_B16 = LCELL( _EQ283);
  _EQ283 = !BUS_Select0 &  BUS_Select1 &  _LC3_B9
         # !BUS_Select0 & !BUS_Select1 &  _LC4_C23;

-- Node name is '|mux8x1:88|mux2x1:14|:8' = '|mux8x1:88|mux2x1:14|O' 
-- Equation name is '_LC4_B14', type is buried 
_LC4_B14 = LCELL( _EQ284);
  _EQ284 =  BUS_Select2 &  _LC5_B14
         #  BUS_Select2 &  _LC3_B14
         # !BUS_Select2 &  _LC3_B18;

-- Node name is '|mux8x1:88|mux4x1:12|:42' = '|mux8x1:88|mux4x1:12|Q' 
-- Equation name is '_LC3_B18', type is buried 
_LC3_B18 = LCELL( _EQ285);
  _EQ285 =  BUS_Select0 &  _LC3_B19
         # !BUS_Select0 &  BUS_Select1 &  _LC6_B18;

-- Node name is '|mux8x1:88|mux4x1:12|~42~1' = '|mux8x1:88|mux4x1:12|Q~1' 
-- Equation name is '_LC3_B19', type is buried 
-- synthesized logic cell 
_LC3_B19 = LCELL( _EQ286);
  _EQ286 = !BUS_Select1 &  ~PIN001
         #  BUS_Select1 &  _LC3_B22;

-- Node name is '|mux8x1:88|mux4x1:13|~42~1' = '|mux8x1:88|mux4x1:13|Q~1' 
-- Equation name is '_LC5_B14', type is buried 
-- synthesized logic cell 
_LC5_B14 = LCELL( _EQ287);
  _EQ287 =  BUS_Select0 &  BUS_Select1 &  ~PIN023
         #  BUS_Select0 & !BUS_Select1 &  _LC7_B14;

-- Node name is '|mux8x1:88|mux4x1:13|~42~2' = '|mux8x1:88|mux4x1:13|Q~2' 
-- Equation name is '_LC3_B14', type is buried 
-- synthesized logic cell 
_LC3_B14 = LCELL( _EQ288);
  _EQ288 = !BUS_Select0 & !BUS_Select1 &  _LC7_C19
         # !BUS_Select0 &  BUS_Select1 &  _LC7_B6;

-- Node name is '|mux8x1:90|mux2x1:14|:8' = '|mux8x1:90|mux2x1:14|O' 
-- Equation name is '_LC2_B7', type is buried 
_LC2_B7  = LCELL( _EQ289);
  _EQ289 =  BUS_Select2 &  _LC3_B7
         #  BUS_Select2 &  _LC1_B7
         # !BUS_Select2 &  _LC1_B18;

-- Node name is '|mux8x1:90|mux4x1:12|:42' = '|mux8x1:90|mux4x1:12|Q' 
-- Equation name is '_LC1_B18', type is buried 
_LC1_B18 = LCELL( _EQ290);
  _EQ290 =  BUS_Select0 &  _LC8_B18
         # !BUS_Select0 &  BUS_Select1 &  _LC5_B18;

-- Node name is '|mux8x1:90|mux4x1:12|~42~1' = '|mux8x1:90|mux4x1:12|Q~1' 
-- Equation name is '_LC8_B18', type is buried 
-- synthesized logic cell 
_LC8_B18 = LCELL( _EQ291);
  _EQ291 = !BUS_Select1 &  ~PIN013
         #  BUS_Select1 &  _LC1_B22;

-- Node name is '|mux8x1:90|mux4x1:13|~42~1' = '|mux8x1:90|mux4x1:13|Q~1' 
-- Equation name is '_LC3_B7', type is buried 
-- synthesized logic cell 
_LC3_B7  = LCELL( _EQ292);
  _EQ292 =  BUS_Select0 &  BUS_Select1 &  ~PIN022
         #  BUS_Select0 & !BUS_Select1 &  _LC8_B7;

-- Node name is '|mux8x1:90|mux4x1:13|~42~2' = '|mux8x1:90|mux4x1:13|Q~2' 
-- Equation name is '_LC1_B7', type is buried 
-- synthesized logic cell 
_LC1_B7  = LCELL( _EQ293);
  _EQ293 = !BUS_Select0 & !BUS_Select1 &  _LC6_C24
         # !BUS_Select0 &  BUS_Select1 &  _LC5_B12;

-- Node name is '|mux8x1:92|mux2x1:14|:8' = '|mux8x1:92|mux2x1:14|O' 
-- Equation name is '_LC7_B5', type is buried 
_LC7_B5  = LCELL( _EQ294);
  _EQ294 =  BUS_Select2 &  _LC4_B5
         #  BUS_Select2 &  _LC3_B5
         # !BUS_Select2 &  _LC2_B13;

-- Node name is '|mux8x1:92|mux4x1:12|:42' = '|mux8x1:92|mux4x1:12|Q' 
-- Equation name is '_LC2_B13', type is buried 
_LC2_B13 = LCELL( _EQ295);
  _EQ295 =  BUS_Select0 &  _LC1_B13
         # !BUS_Select0 &  BUS_Select1 &  _LC6_B13;

-- Node name is '|mux8x1:92|mux4x1:12|~42~1' = '|mux8x1:92|mux4x1:12|Q~1' 
-- Equation name is '_LC1_B13', type is buried 
-- synthesized logic cell 
_LC1_B13 = LCELL( _EQ296);
  _EQ296 = !BUS_Select1 &  ~PIN012
         #  BUS_Select1 &  _LC3_B20;

-- Node name is '|mux8x1:92|mux4x1:13|~42~1' = '|mux8x1:92|mux4x1:13|Q~1' 
-- Equation name is '_LC4_B5', type is buried 
-- synthesized logic cell 
_LC4_B5  = LCELL( _EQ297);
  _EQ297 =  BUS_Select0 &  BUS_Select1 &  ~PIN021
         #  BUS_Select0 & !BUS_Select1 &  _LC8_B5;

-- Node name is '|mux8x1:92|mux4x1:13|~42~2' = '|mux8x1:92|mux4x1:13|Q~2' 
-- Equation name is '_LC3_B5', type is buried 
-- synthesized logic cell 
_LC3_B5  = LCELL( _EQ298);
  _EQ298 = !BUS_Select0 & !BUS_Select1 &  _LC3_C24
         # !BUS_Select0 &  BUS_Select1 &  _LC1_B12;

-- Node name is '|mux8x1:94|mux2x1:14|:8' = '|mux8x1:94|mux2x1:14|O' 
-- Equation name is '_LC2_B24', type is buried 
_LC2_B24 = LCELL( _EQ299);
  _EQ299 =  BUS_Select2 &  _LC5_B24
         #  BUS_Select2 &  _LC4_B24
         # !BUS_Select2 &  _LC3_B24;

-- Node name is '|mux8x1:94|mux4x1:12|:42' = '|mux8x1:94|mux4x1:12|Q' 
-- Equation name is '_LC3_B24', type is buried 
_LC3_B24 = LCELL( _EQ300);
  _EQ300 =  BUS_Select0 &  _LC1_B24
         # !BUS_Select0 &  BUS_Select1 &  _LC4_B13;

-- Node name is '|mux8x1:94|mux4x1:12|~42~1' = '|mux8x1:94|mux4x1:12|Q~1' 
-- Equation name is '_LC1_B24', type is buried 
-- synthesized logic cell 
_LC1_B24 = LCELL( _EQ301);
  _EQ301 = !BUS_Select1 &  ~PIN011
         #  BUS_Select1 &  _LC7_B20;

-- Node name is '|mux8x1:94|mux4x1:13|~42~1' = '|mux8x1:94|mux4x1:13|Q~1' 
-- Equation name is '_LC5_B24', type is buried 
-- synthesized logic cell 
_LC5_B24 = LCELL( _EQ302);
  _EQ302 =  BUS_Select0 &  BUS_Select1 &  ~PIN020
         #  BUS_Select0 & !BUS_Select1 &  _LC6_B24;

-- Node name is '|mux8x1:94|mux4x1:13|~42~2' = '|mux8x1:94|mux4x1:13|Q~2' 
-- Equation name is '_LC4_B24', type is buried 
-- synthesized logic cell 
_LC4_B24 = LCELL( _EQ303);
  _EQ303 = !BUS_Select0 &  BUS_Select1 &  _LC4_B12
         # !BUS_Select0 & !BUS_Select1 &  _LC8_C19;

-- Node name is '|pc:4|4bitregister:30|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC8_A17', type is buried 
_LC8_A17 = DFFE( _EQ304, GLOBAL( clk),  VCC,  VCC,  _LC7_A17);
  _EQ304 =  _LC2_A17 & !PC_Clear;

-- Node name is '|pc:4|4bitregister:30|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC3_A17', type is buried 
_LC3_A17 = DFFE( _EQ305, GLOBAL( clk),  VCC,  VCC,  _LC7_A17);
  _EQ305 =  _LC5_A17 & !PC_Clear;

-- Node name is '|pc:4|4bitregister:30|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_A17', type is buried 
_LC1_A17 = DFFE( _EQ306, GLOBAL( clk),  VCC,  VCC,  _LC7_A17);
  _EQ306 =  _LC1_A16 & !PC_Clear;

-- Node name is '|pc:4|4bitregister:30|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_A17', type is buried 
_LC4_A17 = DFFE( _EQ307, GLOBAL( clk),  VCC,  VCC,  _LC7_A17);
  _EQ307 =  _LC6_A17 & !PC_Clear;

-- Node name is '|pc:4|4bitregister:30|ha:59|:4' = '|pc:4|4bitregister:30|ha:59|c' 
-- Equation name is '_LC2_A16', type is buried 
_LC2_A16 = LCELL( _EQ308);
  _EQ308 =  _LC3_A17 &  _LC8_A17 &  PC_INR;

-- Node name is '|pc:4|4bitregister:30|ha:60|:4' = '|pc:4|4bitregister:30|ha:60|c' 
-- Equation name is '_LC1_A24', type is buried 
_LC1_A24 = LCELL( _EQ309);
  _EQ309 =  _LC1_A17 &  _LC3_A17 &  _LC8_A17 &  PC_INR;

-- Node name is '|pc:4|4bitregister:30|mux2x1:54|:8' = '|pc:4|4bitregister:30|mux2x1:54|O' 
-- Equation name is '_LC2_A17', type is buried 
_LC2_A17 = LCELL( _EQ310);
  _EQ310 =  _LC1_B5 & !PC_INR
         # !_LC8_A17 &  PC_INR;

-- Node name is '|pc:4|4bitregister:30|mux2x1:55|:8' = '|pc:4|4bitregister:30|mux2x1:55|O' 
-- Equation name is '_LC5_A17', type is buried 
_LC5_A17 = LCELL( _EQ311);
  _EQ311 =  _LC1_B16 & !PC_INR
         #  _LC3_A17 & !_LC8_A17 &  PC_INR
         # !_LC3_A17 &  _LC8_A17 &  PC_INR;

-- Node name is '|pc:4|4bitregister:30|mux2x1:56|:8' = '|pc:4|4bitregister:30|mux2x1:56|O' 
-- Equation name is '_LC1_A16', type is buried 
_LC1_A16 = LCELL( _EQ312);
  _EQ312 =  _LC2_B14 & !PC_INR
         #  _LC1_A17 & !_LC2_A16 &  PC_INR
         # !_LC1_A17 &  _LC2_A16 &  PC_INR;

-- Node name is '|pc:4|4bitregister:30|mux2x1:57|:8' = '|pc:4|4bitregister:30|mux2x1:57|O' 
-- Equation name is '_LC6_A17', type is buried 
_LC6_A17 = LCELL( _EQ313);
  _EQ313 =  _LC6_A12 & !PC_INR
         # !_LC1_A24 &  _LC4_A17 &  PC_INR
         #  _LC1_A24 & !_LC4_A17 &  PC_INR;

-- Node name is '|pc:4|4bitregister:30|:49' 
-- Equation name is '_LC7_A17', type is buried 
_LC7_A17 = LCELL( _EQ314);
  _EQ314 =  PC_INR
         #  PC_Load;

-- Node name is '|pc:4|4bitregister:31|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC3_A23', type is buried 
_LC3_A23 = DFFE( _EQ315, GLOBAL( clk),  VCC,  VCC,  _LC6_A14);
  _EQ315 =  _LC1_A23 & !PC_Clear;

-- Node name is '|pc:4|4bitregister:31|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC2_A23', type is buried 
_LC2_A23 = DFFE( _EQ316, GLOBAL( clk),  VCC,  VCC,  _LC6_A14);
  _EQ316 =  _LC4_A23 & !PC_Clear
         #  _LC5_A23 & !PC_Clear;

-- Node name is '|pc:4|4bitregister:31|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC3_A22', type is buried 
_LC3_A22 = DFFE( _EQ317, GLOBAL( clk),  VCC,  VCC,  _LC6_A14);
  _EQ317 =  _LC6_A22 & !PC_Clear
         #  _LC7_A22 & !PC_Clear;

-- Node name is '|pc:4|4bitregister:31|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_A22', type is buried 
_LC1_A22 = DFFE( _EQ318, GLOBAL( clk),  VCC,  VCC,  _LC6_A14);
  _EQ318 =  _LC8_A22 & !PC_Clear;

-- Node name is '|pc:4|4bitregister:31|ha:59|:4' = '|pc:4|4bitregister:31|ha:59|c' 
-- Equation name is '_LC4_A22', type is buried 
_LC4_A22 = LCELL( _EQ319);
  _EQ319 =  _LC1_A24 &  _LC2_A23 &  _LC3_A23 &  _LC4_A17;

-- Node name is '|pc:4|4bitregister:31|ha:61|:4' = '|pc:4|4bitregister:31|ha:61|c' 
-- Equation name is '_LC2_A22', type is buried 
_LC2_A22 = LCELL( _EQ320);
  _EQ320 =  _LC1_A22 &  _LC3_A22 &  _LC4_A22;

-- Node name is '|pc:4|4bitregister:31|ha:61|:3' = '|pc:4|4bitregister:31|ha:61|S' 
-- Equation name is '_LC5_A22', type is buried 
_LC5_A22 = LCELL( _EQ321);
  _EQ321 =  _LC1_A22 & !_LC3_A22
         #  _LC1_A22 & !_LC4_A22
         # !_LC1_A22 &  _LC3_A22 &  _LC4_A22;

-- Node name is '|pc:4|4bitregister:31|mux2x1:54|:8' = '|pc:4|4bitregister:31|mux2x1:54|O' 
-- Equation name is '_LC1_A23', type is buried 
_LC1_A23 = LCELL( _EQ322);
  _EQ322 = !_LC4_A17 &  _LC7_A6
         # !_LC1_A24 &  _LC7_A6
         #  _LC1_A24 & !_LC3_A23 &  _LC4_A17;

-- Node name is '|pc:4|4bitregister:31|mux2x1:55|:5' 
-- Equation name is '_LC4_A23', type is buried 
_LC4_A23 = LCELL( _EQ323);
  _EQ323 =  _LC2_A21 & !_LC4_A17
         # !_LC1_A24 &  _LC2_A21;

-- Node name is '|pc:4|4bitregister:31|mux2x1:55|:6' 
-- Equation name is '_LC5_A23', type is buried 
_LC5_A23 = LCELL( _EQ324);
  _EQ324 =  _LC1_A24 & !_LC2_A23 &  _LC3_A23 &  _LC4_A17
         #  _LC1_A24 &  _LC2_A23 & !_LC3_A23 &  _LC4_A17;

-- Node name is '|pc:4|4bitregister:31|mux2x1:56|:5' 
-- Equation name is '_LC6_A22', type is buried 
_LC6_A22 = LCELL( _EQ325);
  _EQ325 =  _LC1_A9 & !_LC4_A17
         #  _LC1_A9 & !_LC1_A24;

-- Node name is '|pc:4|4bitregister:31|mux2x1:56|:6' 
-- Equation name is '_LC7_A22', type is buried 
_LC7_A22 = LCELL( _EQ326);
  _EQ326 =  _LC1_A24 &  _LC3_A22 &  _LC4_A17 & !_LC4_A22
         #  _LC1_A24 & !_LC3_A22 &  _LC4_A17 &  _LC4_A22;

-- Node name is '|pc:4|4bitregister:31|mux2x1:57|:8' = '|pc:4|4bitregister:31|mux2x1:57|O' 
-- Equation name is '_LC8_A22', type is buried 
_LC8_A22 = LCELL( _EQ327);
  _EQ327 =  _LC2_A20 & !_LC4_A17
         # !_LC1_A24 &  _LC2_A20
         #  _LC1_A24 &  _LC4_A17 &  _LC5_A22;

-- Node name is '|pc:4|4bitregister:31|:49' 
-- Equation name is '_LC6_A14', type is buried 
_LC6_A14 = LCELL( _EQ328);
  _EQ328 =  _LC1_A24 &  _LC4_A17
         #  PC_Load;

-- Node name is '|pc:4|4bitregister:32|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_B13', type is buried 
_LC4_B13 = DFFE( _EQ329, GLOBAL( clk),  VCC,  VCC,  _LC7_B15);
  _EQ329 =  _LC7_B13 & !PC_Clear;

-- Node name is '|pc:4|4bitregister:32|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC6_B13', type is buried 
_LC6_B13 = DFFE( _EQ330, GLOBAL( clk),  VCC,  VCC,  _LC7_B15);
  _EQ330 =  _LC3_B13 & !PC_Clear;

-- Node name is '|pc:4|4bitregister:32|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC5_B18', type is buried 
_LC5_B18 = DFFE( _EQ331, GLOBAL( clk),  VCC,  VCC,  _LC7_B15);
  _EQ331 =  _LC4_B18 & !PC_Clear;

-- Node name is '|pc:4|4bitregister:32|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC6_B18', type is buried 
_LC6_B18 = DFFE( _EQ332, GLOBAL( clk),  VCC,  VCC,  _LC7_B15);
  _EQ332 =  _LC2_B18 & !PC_Clear;

-- Node name is '|pc:4|4bitregister:32|ha:59|:4' = '|pc:4|4bitregister:32|ha:59|c' 
-- Equation name is '_LC5_B13', type is buried 
_LC5_B13 = LCELL( _EQ333);
  _EQ333 =  _LC2_A22 &  _LC4_B13 &  _LC6_B13;

-- Node name is '|pc:4|4bitregister:32|ha:61|:3' = '|pc:4|4bitregister:32|ha:61|S' 
-- Equation name is '_LC7_B18', type is buried 
_LC7_B18 = LCELL( _EQ334);
  _EQ334 = !_LC5_B18 &  _LC6_B18
         # !_LC5_B13 &  _LC6_B18
         #  _LC5_B13 &  _LC5_B18 & !_LC6_B18;

-- Node name is '|pc:4|4bitregister:32|mux2x1:54|:8' = '|pc:4|4bitregister:32|mux2x1:54|O' 
-- Equation name is '_LC7_B13', type is buried 
_LC7_B13 = LCELL( _EQ335);
  _EQ335 = !_LC2_A22 &  _LC2_B24
         #  _LC2_A22 & !_LC4_B13;

-- Node name is '|pc:4|4bitregister:32|mux2x1:55|:8' = '|pc:4|4bitregister:32|mux2x1:55|O' 
-- Equation name is '_LC3_B13', type is buried 
_LC3_B13 = LCELL( _EQ336);
  _EQ336 = !_LC2_A22 &  _LC7_B5
         #  _LC2_A22 &  _LC4_B13 & !_LC6_B13
         #  _LC2_A22 & !_LC4_B13 &  _LC6_B13;

-- Node name is '|pc:4|4bitregister:32|mux2x1:56|:8' = '|pc:4|4bitregister:32|mux2x1:56|O' 
-- Equation name is '_LC4_B18', type is buried 
_LC4_B18 = LCELL( _EQ337);
  _EQ337 = !_LC2_A22 &  _LC2_B7
         #  _LC2_A22 & !_LC5_B13 &  _LC5_B18
         #  _LC2_A22 &  _LC5_B13 & !_LC5_B18;

-- Node name is '|pc:4|4bitregister:32|mux2x1:57|:8' = '|pc:4|4bitregister:32|mux2x1:57|O' 
-- Equation name is '_LC2_B18', type is buried 
_LC2_B18 = LCELL( _EQ338);
  _EQ338 = !_LC2_A22 &  _LC4_B14
         #  _LC2_A22 &  _LC7_B18;

-- Node name is '|pc:4|4bitregister:32|:49' 
-- Equation name is '_LC7_B15', type is buried 
_LC7_B15 = LCELL( _EQ339);
  _EQ339 =  _LC2_A22
         #  PC_Load;

-- Node name is '|tr:12|4bitregister:37|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC5_B8', type is buried 
_LC5_B8  = DFFE( _EQ340, GLOBAL( clk),  VCC,  VCC,  _LC1_B3);
  _EQ340 =  _LC3_B8 & !TR_Clear;

-- Node name is '|tr:12|4bitregister:37|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC2_B8', type is buried 
_LC2_B8  = DFFE( _EQ341, GLOBAL( clk),  VCC,  VCC,  _LC1_B3);
  _EQ341 =  _LC1_B8 & !TR_Clear;

-- Node name is '|tr:12|4bitregister:37|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC6_B11', type is buried 
_LC6_B11 = DFFE( _EQ342, GLOBAL( clk),  VCC,  VCC,  _LC1_B3);
  _EQ342 =  _LC5_B11 & !TR_Clear;

-- Node name is '|tr:12|4bitregister:37|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_B11', type is buried 
_LC4_B11 = DFFE( _EQ343, GLOBAL( clk),  VCC,  VCC,  _LC1_B3);
  _EQ343 =  _LC3_B11 & !TR_Clear;

-- Node name is '|tr:12|4bitregister:37|ha:59|:4' = '|tr:12|4bitregister:37|ha:59|c' 
-- Equation name is '_LC7_B11', type is buried 
_LC7_B11 = LCELL( _EQ344);
  _EQ344 =  _LC2_B8 &  _LC5_B8 &  TR_INR;

-- Node name is '|tr:12|4bitregister:37|ha:60|:4' = '|tr:12|4bitregister:37|ha:60|c' 
-- Equation name is '_LC2_B11', type is buried 
_LC2_B11 = LCELL( _EQ345);
  _EQ345 =  _LC2_B8 &  _LC5_B8 &  _LC6_B11 &  TR_INR;

-- Node name is '|tr:12|4bitregister:37|mux2x1:54|:8' = '|tr:12|4bitregister:37|mux2x1:54|O' 
-- Equation name is '_LC3_B8', type is buried 
_LC3_B8  = LCELL( _EQ346);
  _EQ346 =  _LC1_B5 & !TR_INR
         # !_LC5_B8 &  TR_INR;

-- Node name is '|tr:12|4bitregister:37|mux2x1:55|:8' = '|tr:12|4bitregister:37|mux2x1:55|O' 
-- Equation name is '_LC1_B8', type is buried 
_LC1_B8  = LCELL( _EQ347);
  _EQ347 =  _LC1_B16 & !TR_INR
         #  _LC2_B8 & !_LC5_B8 &  TR_INR
         # !_LC2_B8 &  _LC5_B8 &  TR_INR;

-- Node name is '|tr:12|4bitregister:37|mux2x1:56|:8' = '|tr:12|4bitregister:37|mux2x1:56|O' 
-- Equation name is '_LC5_B11', type is buried 
_LC5_B11 = LCELL( _EQ348);
  _EQ348 =  _LC2_B14 & !TR_INR
         #  _LC6_B11 & !_LC7_B11 &  TR_INR
         # !_LC6_B11 &  _LC7_B11 &  TR_INR;

-- Node name is '|tr:12|4bitregister:37|mux2x1:57|:8' = '|tr:12|4bitregister:37|mux2x1:57|O' 
-- Equation name is '_LC3_B11', type is buried 
_LC3_B11 = LCELL( _EQ349);
  _EQ349 =  _LC6_A12 & !TR_INR
         # !_LC2_B11 &  _LC4_B11 &  TR_INR
         #  _LC2_B11 & !_LC4_B11 &  TR_INR;

-- Node name is '|tr:12|4bitregister:37|:49' 
-- Equation name is '_LC1_B3', type is buried 
_LC1_B3  = LCELL( _EQ350);
  _EQ350 =  TR_INR
         #  TR_Load;

-- Node name is '|tr:12|4bitregister:38|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC6_A7', type is buried 
_LC6_A7  = DFFE( _EQ351, GLOBAL( clk),  VCC,  VCC,  _LC6_A11);
  _EQ351 =  _LC3_A7 & !TR_Clear;

-- Node name is '|tr:12|4bitregister:38|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_A7', type is buried 
_LC4_A7  = DFFE( _EQ352, GLOBAL( clk),  VCC,  VCC,  _LC6_A11);
  _EQ352 =  _LC5_A7 & !TR_Clear
         #  _LC7_A7 & !TR_Clear;

-- Node name is '|tr:12|4bitregister:38|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_A8', type is buried 
_LC4_A8  = DFFE( _EQ353, GLOBAL( clk),  VCC,  VCC,  _LC6_A11);
  _EQ353 =  _LC2_A8 & !TR_Clear
         #  _LC6_A8 & !TR_Clear;

-- Node name is '|tr:12|4bitregister:38|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC5_A8', type is buried 
_LC5_A8  = DFFE( _EQ354, GLOBAL( clk),  VCC,  VCC,  _LC6_A11);
  _EQ354 =  _LC3_A8 & !TR_Clear;

-- Node name is '|tr:12|4bitregister:38|ha:59|:4' = '|tr:12|4bitregister:38|ha:59|c' 
-- Equation name is '_LC1_A7', type is buried 
_LC1_A7  = LCELL( _EQ355);
  _EQ355 =  _LC2_B11 &  _LC4_A7 &  _LC4_B11 &  _LC6_A7;

-- Node name is '|tr:12|4bitregister:38|ha:61|:4' = '|tr:12|4bitregister:38|ha:61|c' 
-- Equation name is '_LC3_A11', type is buried 
_LC3_A11 = LCELL( _EQ356);
  _EQ356 =  _LC1_A7 &  _LC4_A8 &  _LC5_A8;

-- Node name is '|tr:12|4bitregister:38|ha:61|:3' = '|tr:12|4bitregister:38|ha:61|S' 
-- Equation name is '_LC1_A8', type is buried 
_LC1_A8  = LCELL( _EQ357);
  _EQ357 = !_LC4_A8 &  _LC5_A8
         # !_LC1_A7 &  _LC5_A8
         #  _LC1_A7 &  _LC4_A8 & !_LC5_A8;

-- Node name is '|tr:12|4bitregister:38|mux2x1:54|:8' = '|tr:12|4bitregister:38|mux2x1:54|O' 
-- Equation name is '_LC3_A7', type is buried 
_LC3_A7  = LCELL( _EQ358);
  _EQ358 = !_LC4_B11 &  _LC7_A6
         # !_LC2_B11 &  _LC7_A6
         #  _LC2_B11 &  _LC4_B11 & !_LC6_A7;

-- Node name is '|tr:12|4bitregister:38|mux2x1:55|:5' 
-- Equation name is '_LC5_A7', type is buried 
_LC5_A7  = LCELL( _EQ359);
  _EQ359 =  _LC2_A21 & !_LC4_B11
         #  _LC2_A21 & !_LC2_B11;

-- Node name is '|tr:12|4bitregister:38|mux2x1:55|:6' 
-- Equation name is '_LC7_A7', type is buried 
_LC7_A7  = LCELL( _EQ360);
  _EQ360 =  _LC2_B11 & !_LC4_A7 &  _LC4_B11 &  _LC6_A7
         #  _LC2_B11 &  _LC4_A7 &  _LC4_B11 & !_LC6_A7;

-- Node name is '|tr:12|4bitregister:38|mux2x1:56|:5' 
-- Equation name is '_LC2_A8', type is buried 
_LC2_A8  = LCELL( _EQ361);
  _EQ361 =  _LC1_A9 & !_LC4_B11
         #  _LC1_A9 & !_LC2_B11;

-- Node name is '|tr:12|4bitregister:38|mux2x1:56|:6' 
-- Equation name is '_LC6_A8', type is buried 
_LC6_A8  = LCELL( _EQ362);
  _EQ362 = !_LC1_A7 &  _LC2_B11 &  _LC4_A8 &  _LC4_B11
         #  _LC1_A7 &  _LC2_B11 & !_LC4_A8 &  _LC4_B11;

-- Node name is '|tr:12|4bitregister:38|mux2x1:57|:8' = '|tr:12|4bitregister:38|mux2x1:57|O' 
-- Equation name is '_LC3_A8', type is buried 
_LC3_A8  = LCELL( _EQ363);
  _EQ363 =  _LC2_A20 & !_LC4_B11
         #  _LC2_A20 & !_LC2_B11
         #  _LC1_A8 &  _LC2_B11 &  _LC4_B11;

-- Node name is '|tr:12|4bitregister:38|:49' 
-- Equation name is '_LC6_A11', type is buried 
_LC6_A11 = LCELL( _EQ364);
  _EQ364 =  _LC2_B11 &  _LC4_B11
         #  TR_Load;

-- Node name is '|tr:12|4bitregister:39|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_B12', type is buried 
_LC4_B12 = DFFE( _EQ365, GLOBAL( clk),  VCC,  VCC,  _LC6_B2);
  _EQ365 =  _LC6_B12 & !TR_Clear;

-- Node name is '|tr:12|4bitregister:39|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_B12', type is buried 
_LC1_B12 = DFFE( _EQ366, GLOBAL( clk),  VCC,  VCC,  _LC6_B2);
  _EQ366 =  _LC3_B12 & !TR_Clear;

-- Node name is '|tr:12|4bitregister:39|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC5_B12', type is buried 
_LC5_B12 = DFFE( _EQ367, GLOBAL( clk),  VCC,  VCC,  _LC6_B2);
  _EQ367 =  _LC2_B12 & !TR_Clear;

-- Node name is '|tr:12|4bitregister:39|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC7_B6', type is buried 
_LC7_B6  = DFFE( _EQ368, GLOBAL( clk),  VCC,  VCC,  _LC6_B2);
  _EQ368 =  _LC5_B6 & !TR_Clear;

-- Node name is '|tr:12|4bitregister:39|ha:59|:4' = '|tr:12|4bitregister:39|ha:59|c' 
-- Equation name is '_LC7_B12', type is buried 
_LC7_B12 = LCELL( _EQ369);
  _EQ369 =  _LC1_B12 &  _LC3_A11 &  _LC4_B12;

-- Node name is '|tr:12|4bitregister:39|ha:60|:4' = '|tr:12|4bitregister:39|ha:60|c' 
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = LCELL( _EQ370);
  _EQ370 =  _LC1_B12 &  _LC3_A11 &  _LC4_B12 &  _LC5_B12;

-- Node name is '|tr:12|4bitregister:39|mux2x1:54|:8' = '|tr:12|4bitregister:39|mux2x1:54|O' 
-- Equation name is '_LC6_B12', type is buried 
_LC6_B12 = LCELL( _EQ371);
  _EQ371 =  _LC2_B24 & !_LC3_A11
         #  _LC3_A11 & !_LC4_B12;

-- Node name is '|tr:12|4bitregister:39|mux2x1:55|:8' = '|tr:12|4bitregister:39|mux2x1:55|O' 
-- Equation name is '_LC3_B12', type is buried 
_LC3_B12 = LCELL( _EQ372);
  _EQ372 = !_LC3_A11 &  _LC7_B5
         # !_LC1_B12 &  _LC3_A11 &  _LC4_B12
         #  _LC1_B12 &  _LC3_A11 & !_LC4_B12;

-- Node name is '|tr:12|4bitregister:39|mux2x1:56|:8' = '|tr:12|4bitregister:39|mux2x1:56|O' 
-- Equation name is '_LC2_B12', type is buried 
_LC2_B12 = LCELL( _EQ373);
  _EQ373 =  _LC2_B7 & !_LC3_A11
         #  _LC3_A11 &  _LC5_B12 & !_LC7_B12
         #  _LC3_A11 & !_LC5_B12 &  _LC7_B12;

-- Node name is '|tr:12|4bitregister:39|mux2x1:57|:8' = '|tr:12|4bitregister:39|mux2x1:57|O' 
-- Equation name is '_LC5_B6', type is buried 
_LC5_B6  = LCELL( _EQ374);
  _EQ374 = !_LC3_A11 &  _LC4_B14
         # !_LC1_B1 &  _LC3_A11 &  _LC7_B6
         #  _LC1_B1 &  _LC3_A11 & !_LC7_B6;

-- Node name is '|tr:12|4bitregister:39|:49' 
-- Equation name is '_LC6_B2', type is buried 
_LC6_B2  = LCELL( _EQ375);
  _EQ375 =  _LC3_A11
         #  TR_Load;

-- Node name is '|tr:12|4bitregister:40|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC3_B9', type is buried 
_LC3_B9  = DFFE( _EQ376, GLOBAL( clk),  VCC,  VCC,  _LC1_B2);
  _EQ376 =  _LC5_B9 & !TR_Clear;

-- Node name is '|tr:12|4bitregister:40|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_B9', type is buried 
_LC1_B9  = DFFE( _EQ377, GLOBAL( clk),  VCC,  VCC,  _LC1_B2);
  _EQ377 =  _LC4_B9 & !TR_Clear
         #  _LC2_B9 & !TR_Clear;

-- Node name is '|tr:12|4bitregister:40|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_B8', type is buried 
_LC4_B8  = DFFE( _EQ378, GLOBAL( clk),  VCC,  VCC,  _LC1_B2);
  _EQ378 =  _LC7_B8 & !TR_Clear
         #  _LC6_B8 & !TR_Clear;

-- Node name is '|tr:12|4bitregister:40|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_B6', type is buried 
_LC4_B6  = DFFE( _EQ379, GLOBAL( clk),  VCC,  VCC,  _LC1_B2);
  _EQ379 =  _LC2_B6 & !TR_Clear;

-- Node name is '|tr:12|4bitregister:40|ha:59|:4' = '|tr:12|4bitregister:40|ha:59|c' 
-- Equation name is '_LC2_B3', type is buried 
_LC2_B3  = LCELL( _EQ380);
  _EQ380 =  _LC1_B1 &  _LC1_B9 &  _LC3_B9 &  _LC7_B6;

-- Node name is '|tr:12|4bitregister:40|ha:61|:3' = '|tr:12|4bitregister:40|ha:61|S' 
-- Equation name is '_LC3_B6', type is buried 
_LC3_B6  = LCELL( _EQ381);
  _EQ381 =  _LC4_B6 & !_LC4_B8
         # !_LC2_B3 &  _LC4_B6
         #  _LC2_B3 & !_LC4_B6 &  _LC4_B8;

-- Node name is '|tr:12|4bitregister:40|mux2x1:54|:8' = '|tr:12|4bitregister:40|mux2x1:54|O' 
-- Equation name is '_LC5_B9', type is buried 
_LC5_B9  = LCELL( _EQ382);
  _EQ382 = !_LC7_B6 &  _LC8_B16
         # !_LC1_B1 &  _LC8_B16
         #  _LC1_B1 & !_LC3_B9 &  _LC7_B6;

-- Node name is '|tr:12|4bitregister:40|mux2x1:55|:5' 
-- Equation name is '_LC4_B9', type is buried 
_LC4_B9  = LCELL( _EQ383);
  _EQ383 =  _LC2_B17 & !_LC7_B6
         # !_LC1_B1 &  _LC2_B17;

-- Node name is '|tr:12|4bitregister:40|mux2x1:55|:6' 
-- Equation name is '_LC2_B9', type is buried 
_LC2_B9  = LCELL( _EQ384);
  _EQ384 =  _LC1_B1 &  _LC1_B9 & !_LC3_B9 &  _LC7_B6
         #  _LC1_B1 & !_LC1_B9 &  _LC3_B9 &  _LC7_B6;

-- Node name is '|tr:12|4bitregister:40|mux2x1:56|:5' 
-- Equation name is '_LC7_B8', type is buried 
_LC7_B8  = LCELL( _EQ385);
  _EQ385 =  _LC6_B17 & !_LC7_B6
         # !_LC1_B1 &  _LC6_B17;

-- Node name is '|tr:12|4bitregister:40|mux2x1:56|:6' 
-- Equation name is '_LC6_B8', type is buried 
_LC6_B8  = LCELL( _EQ386);
  _EQ386 =  _LC1_B1 & !_LC2_B3 &  _LC4_B8 &  _LC7_B6
         #  _LC1_B1 &  _LC2_B3 & !_LC4_B8 &  _LC7_B6;

-- Node name is '|tr:12|4bitregister:40|mux2x1:57|:8' = '|tr:12|4bitregister:40|mux2x1:57|O' 
-- Equation name is '_LC2_B6', type is buried 
_LC2_B6  = LCELL( _EQ387);
  _EQ387 =  _LC6_B7 & !_LC7_B6
         # !_LC1_B1 &  _LC6_B7
         #  _LC1_B1 &  _LC3_B6 &  _LC7_B6;

-- Node name is '|tr:12|4bitregister:40|:49' 
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = LCELL( _EQ388);
  _EQ388 =  _LC1_B1 &  _LC7_B6
         #  TR_Load;

-- Node name is '|ar:2|4bitregister:41|D:53|lpm_ff:lpm_ff_component|dffs0' = '~PIN001' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '~PIN001', location is LC3_A2, type is buried.
~PIN001  = DFFE( _EQ389, GLOBAL( clk),  VCC,  VCC,  _LC1_A10);
  _EQ389 = !AR_Clear &  _LC1_A2;

-- Node name is '|ar:2|4bitregister:41|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '|ar:2|4bitregister:41|D:53|lpm_ff:lpm_ff_component|dffs0', type is output 
~PIN001  =  ~PIN001;

-- Node name is '|ar:2|4bitregister:39|D:50|lpm_ff:lpm_ff_component|dffs0' = '~PIN003' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '~PIN003', location is LC7_A1, type is buried.
~PIN003  = DFFE( _EQ390, GLOBAL( clk),  VCC,  VCC,  _LC3_A5);
  _EQ390 = !AR_Clear &  _LC2_A1;

-- Node name is '|ar:2|4bitregister:39|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '|ar:2|4bitregister:39|D:50|lpm_ff:lpm_ff_component|dffs0', type is output 
~PIN003  =  ~PIN003;

-- Node name is '|ar:2|4bitregister:39|D:51|lpm_ff:lpm_ff_component|dffs0' = '~PIN004' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '~PIN004', location is LC4_A1, type is buried.
~PIN004  = DFFE( _EQ391, GLOBAL( clk),  VCC,  VCC,  _LC3_A5);
  _EQ391 = !AR_Clear &  _LC3_A1;

-- Node name is '|ar:2|4bitregister:39|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '|ar:2|4bitregister:39|D:51|lpm_ff:lpm_ff_component|dffs0', type is output 
~PIN004  =  ~PIN004;

-- Node name is '|ar:2|4bitregister:39|D:52|lpm_ff:lpm_ff_component|dffs0' = '~PIN005' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '~PIN005', location is LC6_A1, type is buried.
~PIN005  = DFFE( _EQ392, GLOBAL( clk),  VCC,  VCC,  _LC3_A5);
  _EQ392 = !AR_Clear &  _LC5_A1;

-- Node name is '|ar:2|4bitregister:39|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '|ar:2|4bitregister:39|D:52|lpm_ff:lpm_ff_component|dffs0', type is output 
~PIN005  =  ~PIN005;

-- Node name is '|ar:2|4bitregister:39|D:53|lpm_ff:lpm_ff_component|dffs0' = '~PIN006' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '~PIN006', location is LC8_A4, type is buried.
~PIN006  = DFFE( _EQ393, GLOBAL( clk),  VCC,  VCC,  _LC3_A5);
  _EQ393 = !AR_Clear &  _LC4_A4;

-- Node name is '|ar:2|4bitregister:39|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '|ar:2|4bitregister:39|D:53|lpm_ff:lpm_ff_component|dffs0', type is output 
~PIN006  =  ~PIN006;

-- Node name is '|ar:2|4bitregister:40|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '|ar:2|4bitregister:40|D:50|lpm_ff:lpm_ff_component|dffs0', type is output 
~PIN007  =  ~PIN007;

-- Node name is '|ar:2|4bitregister:40|D:50|lpm_ff:lpm_ff_component|dffs0' = '~PIN007' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '~PIN007', location is LC3_A6, type is buried.
~PIN007  = DFFE( _EQ394, GLOBAL( clk),  VCC,  VCC,  _LC5_A11);
  _EQ394 = !AR_Clear &  _LC1_A6;

-- Node name is '|ar:2|4bitregister:40|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '|ar:2|4bitregister:40|D:51|lpm_ff:lpm_ff_component|dffs0', type is output 
~PIN008  =  ~PIN008;

-- Node name is '|ar:2|4bitregister:40|D:51|lpm_ff:lpm_ff_component|dffs0' = '~PIN008' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '~PIN008', location is LC2_A4, type is buried.
~PIN008  = DFFE( _EQ395, GLOBAL( clk),  VCC,  VCC,  _LC5_A11);
  _EQ395 = !AR_Clear &  _LC3_A4
         # !AR_Clear &  _LC1_A4;

-- Node name is '|ar:2|4bitregister:40|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '|ar:2|4bitregister:40|D:52|lpm_ff:lpm_ff_component|dffs0', type is output 
~PIN009  =  ~PIN009;

-- Node name is '|ar:2|4bitregister:40|D:52|lpm_ff:lpm_ff_component|dffs0' = '~PIN009' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '~PIN009', location is LC6_A3, type is buried.
~PIN009  = DFFE( _EQ396, GLOBAL( clk),  VCC,  VCC,  _LC5_A11);
  _EQ396 = !AR_Clear &  _LC3_A3
         # !AR_Clear &  _LC4_A3;

-- Node name is '|ar:2|4bitregister:40|D:53|lpm_ff:lpm_ff_component|dffs0' = '~PIN010' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '~PIN010', location is LC2_A3, type is buried.
~PIN010  = DFFE( _EQ397, GLOBAL( clk),  VCC,  VCC,  _LC5_A11);
  _EQ397 = !AR_Clear &  _LC5_A3;

-- Node name is '|ar:2|4bitregister:40|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '|ar:2|4bitregister:40|D:53|lpm_ff:lpm_ff_component|dffs0', type is output 
~PIN010  =  ~PIN010;

-- Node name is '|ar:2|4bitregister:41|D:50|lpm_ff:lpm_ff_component|dffs0' = '~PIN011' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '~PIN011', location is LC3_A10, type is buried.
~PIN011  = DFFE( _EQ398, GLOBAL( clk),  VCC,  VCC,  _LC1_A10);
  _EQ398 = !AR_Clear &  _LC2_A10;

-- Node name is '|ar:2|4bitregister:41|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '|ar:2|4bitregister:41|D:50|lpm_ff:lpm_ff_component|dffs0', type is output 
~PIN011  =  ~PIN011;

-- Node name is '|ar:2|4bitregister:41|D:51|lpm_ff:lpm_ff_component|dffs0' = '~PIN012' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '~PIN012', location is LC5_A2, type is buried.
~PIN012  = DFFE( _EQ399, GLOBAL( clk),  VCC,  VCC,  _LC1_A10);
  _EQ399 = !AR_Clear &  _LC4_A2;

-- Node name is '|ar:2|4bitregister:41|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '|ar:2|4bitregister:41|D:51|lpm_ff:lpm_ff_component|dffs0', type is output 
~PIN012  =  ~PIN012;

-- Node name is '|ar:2|4bitregister:41|D:52|lpm_ff:lpm_ff_component|dffs0' = '~PIN013' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '~PIN013', location is LC7_A2, type is buried.
~PIN013  = DFFE( _EQ400, GLOBAL( clk),  VCC,  VCC,  _LC1_A10);
  _EQ400 = !AR_Clear &  _LC2_A2;

-- Node name is '|ar:2|4bitregister:41|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '|ar:2|4bitregister:41|D:52|lpm_ff:lpm_ff_component|dffs0', type is output 
~PIN013  =  ~PIN013;

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_0' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_B', type is memory 
_EC1_B   = MEMORY_SEGMENT( _LC1_B5, VCC, VCC, GLOBAL( ~PIN000), VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_3' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_A', type is memory 
_EC1_A   = MEMORY_SEGMENT( _LC6_A12, VCC, VCC, GLOBAL( ~PIN000), VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_14' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_B', type is memory 
_EC9_B   = MEMORY_SEGMENT( _LC6_B17, VCC, VCC, GLOBAL( ~PIN000), VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_0' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_C', type is memory 
_EC1_C   = MEMORY_SEGMENT( _LC1_B5, VCC, VCC, GLOBAL( ~PIN024), VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_14' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_C', type is memory 
_EC9_C   = MEMORY_SEGMENT( _LC6_B17, VCC, VCC, GLOBAL( ~PIN024), VCC, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, ~PIN003, ~PIN004, ~PIN005, ~PIN006, ~PIN007, ~PIN008, ~PIN009, ~PIN010, ~PIN011, ~PIN012, ~PIN013, VCC, VCC, VCC);



Project Informationc:\users\admin\documents\github\_project-max-pluss\moris_computer.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'ACEX1K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = off
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:02
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:05


Memory Allocated
-----------------

Peak memory allocated during compilation  = 53,291K
