{"Source Block": ["oh/common/hdl/edgealign.v@27:37@HdlIdDef", "   input  fastclk;\n   input  slowclk;\n   output firstedge;\n\n   reg \t  clk45;\n   reg \t  clk135;\n   reg \t  firstedge;\n\n   always @ (negedge fastclk) \n     begin\n\tclk45     <= slowclk;\n"], "Clone Blocks": [["oh/common/hdl/edgealign.v@26:36", "   \n   input  fastclk;\n   input  slowclk;\n   output firstedge;\n\n   reg \t  clk45;\n   reg \t  clk135;\n   reg \t  firstedge;\n\n   always @ (negedge fastclk) \n     begin\n"]], "Diff Content": {"Delete": [[32, "   reg \t  clk135;\n"]], "Add": [[32, "   reg \t  clk90;\n"]]}}