0.6
2019.2
Oct 24 2019
19:01:44
E:/DigLog Project CV/project_1.sim/sim_1/synth/timing/xsim/testbench_CV_time_synth.v,1575564504,verilog,,E:/DigLog Project CV/project_1.srcs/sim_1/new/testbench.v,,controller_CV;glbl,,,,,,,,
E:/DigLog Project CV/project_1.srcs/sim_1/new/testbench.v,1575515584,verilog,,,,testbench_CV,,,,,,,,
