// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign

// Design a module that outputs the carry
module carry_output( input in, output out );
// output out to the carry
wire_assign

// Design a module that passes the carry on a wire
module pass_carry_on_wire( input in, output out );
// output out to the carry on a wire
wire_assign

// Design a module that has a carry in a input
module proc_carry( input in, output out );
// output out to the carry in a input
wire_assign

// Design a module that has a carry out in a output
module proc_carry_out( input in, output out );
// output out to the carry out in a output
wire_assign

// Design a module that has a carry in an output
module proc_carry_in( input in, output out );
// output out to the carryendmodule
