FIRRTL version 1.2.0
circuit SidebandLinkSerializer :
  module SidebandLinkSerializer : @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 239:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 239:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 239:7]
    output io_in_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 245:14]
    input io_in_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 245:14]
    input io_in_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 245:14]
    output io_out_bits : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 245:14]
    output io_out_clock : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 245:14]
    output io_counter : UInt<5> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 245:14]

    reg data : UInt<128>, clock with :
      reset => (UInt<1>("h0"), data) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 256:17]
    reg counter : UInt<5>, clock with :
      reset => (UInt<1>("h0"), counter) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 260:26]
    reg done : UInt<1>, clock with :
      reset => (UInt<1>("h0"), done) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 264:21]
    node _GEN_13 = mux(done, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 279:14 303:14 304:16]
    node counter_en = _GEN_13 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 258:24]
    reg sendNext : UInt<1>, clock with :
      reset => (UInt<1>("h0"), sendNext) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 266:25]
    node _counter_next_T = eq(counter, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 261:31]
    node _counter_next_T_1 = add(counter, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 261:55]
    node _counter_next_T_2 = tail(_counter_next_T_1, 1) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 261:55]
    node _counter_next_T_3 = mux(_counter_next_T, UInt<5>("h1f"), _counter_next_T_2) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 261:22]
    node _GEN_7 = mux(sendNext, UInt<1>("h0"), _counter_next_T_3) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 261:16 288:18 291:18]
    node counter_next = _GEN_7 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 259:26]
    node _GEN_0 = mux(counter_en, counter_next, counter) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 260:{26,26,26}]
    reg sending : UInt<1>, clock with :
      reset => (UInt<1>("h0"), sending) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 263:24]
    reg waited : UInt<1>, clock with :
      reset => (UInt<1>("h0"), waited) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 265:23]
    reg sendCount : UInt<7>, clock with :
      reset => (UInt<1>("h0"), sendCount) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node wrap_wrap = eq(sendCount, UInt<7>("h7f")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _wrap_value_T = add(sendCount, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_1 = mux(sending, _wrap_value_T_1, sendCount) @[src/main/scala/chisel3/util/Counter.scala 118:16 77:15 61:40]
    node _GEN_2 = mux(sending, wrap_wrap, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 118:{16,23} 117:24]
    reg isComplete : UInt<1>, clock with :
      reset => (UInt<1>("h0"), isComplete) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 269:27]
    node _sendNegEdge_T = asUInt(clock) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 273:39]
    node _sendNegEdge_T_1 = bits(_sendNegEdge_T, 0, 0) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 273:39]
    node _sendNegEdge_T_2 = eq(_sendNegEdge_T_1, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 273:32]
    node _sendNegEdge_T_3 = asClock(_sendNegEdge_T_2) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 273:47]
    reg sendNegEdge : UInt<1>, _sendNegEdge_T_3 with :
      reset => (UInt<1>("h0"), sendNegEdge) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 273:63]
    node _sendNegEdge_T_4 = neq(sendCount, UInt<7>("h7f")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 274:52]
    node _sendNegEdge_T_5 = and(sending, _sendNegEdge_T_4) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 274:38]
    node _sendNegEdge_T_6 = or(sendNext, _sendNegEdge_T_5) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 274:27]
    node _io_out_clock_T = asUInt(clock) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 276:42]
    node _io_out_clock_T_1 = mux(sendNegEdge, _io_out_clock_T, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 276:22]
    node _io_out_bits_T = bits(data, 0, 0) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 277:22]
    node _T = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_3 = mux(_T, io_in_bits, data) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 283:20 284:10 256:17]
    node _GEN_4 = mux(_T, UInt<1>("h1"), sendNext) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 283:20 285:14 266:25]
    node _GEN_5 = mux(sendNext, UInt<1>("h0"), _GEN_4) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 288:18 289:14]
    node _GEN_6 = mux(sendNext, UInt<1>("h1"), sending) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 288:18 290:13 263:24]
    node _GEN_8 = mux(sendNext, UInt<1>("h0"), done) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 288:18 292:10 264:21]
    node _GEN_9 = mux(sendNext, UInt<1>("h0"), waited) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 288:18 293:12 265:23]
    node _data_T = dshr(data, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 296:32]
    node _GEN_10 = mux(sending, _data_T, _GEN_3) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 296:{17,24}]
    node sendDone = _GEN_2 @[src/main/scala/chisel3/util/Counter.scala 117:24]
    node _GEN_11 = mux(sendDone, UInt<1>("h0"), _GEN_6) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 298:18 299:13]
    node _GEN_12 = mux(sendDone, UInt<1>("h1"), _GEN_8) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 298:18 300:10]
    node _waited_T = eq(counter, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 305:23]
    node _GEN_14 = mux(done, _waited_T, _GEN_9) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 303:14 305:12]
    io_in_ready <= waited @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 271:15]
    io_out_bits <= _io_out_bits_T @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 277:15]
    io_out_clock <= _io_out_clock_T_1 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 276:16]
    io_counter <= counter @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 281:14]
    data <= _GEN_10
    counter <= mux(reset, UInt<5>("h0"), _GEN_0) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 260:{26,26}]
    sending <= mux(reset, UInt<1>("h0"), _GEN_11) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 263:{24,24}]
    done <= mux(reset, UInt<1>("h0"), _GEN_12) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 264:{21,21}]
    waited <= mux(reset, UInt<1>("h1"), _GEN_14) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 265:{23,23}]
    sendNext <= mux(reset, UInt<1>("h0"), _GEN_5) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 266:{25,25}]
    sendCount <= mux(reset, UInt<7>("h0"), _GEN_1) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    isComplete <= mux(reset, UInt<1>("h0"), isComplete) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 269:{27,27,27}]
    sendNegEdge <= mux(reset, UInt<1>("h0"), _sendNegEdge_T_6) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 273:{63,63} 274:15]
