// Linear Feedback Shift Register //

module tb ();

  logic clk;
  logic reset;

  logic [3:0] o;

  LFSR lfsr(.*);

  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
  end
  
  always begin
    clk = 1'b1;
    #2;
    clk = 1'b0;
    #2;
  end

  initial begin
    reset <= 1'b1;
    @(posedge clk);
    reset <= 1'b0;
  for (int i=0; i<20; i=i+1)
      @(posedge clk);
    $finish();
  end



endmodule
