<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf
P8_PIN_Verified.ucf

</twCmdLine><twDesign>mips.ncd</twDesign><twDesignPath>mips.ncd</twDesignPath><twPCF>mips.pcf</twPCF><twPcfPath>mips.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MAXPERIOD" name="Tpllper_CLKIN" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="The_Main_Clock/pll_base_inst/PLL_ADV/CLKIN1" logResource="The_Main_Clock/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="The_Main_Clock/clkin1"/><twPinLimit anchorID="8" type="MAXPERIOD" name="Tpllper_CLKFB" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="The_Main_Clock/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="The_Main_Clock/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y2.CLKFBOUT" clockNet="The_Main_Clock/clkfbout"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="13.234" period="14.286" constraintValue="14.286" deviceLimit="1.052" freqLimit="950.570" physResource="The_Main_Clock/pll_base_inst/PLL_ADV/CLKOUT1" logResource="The_Main_Clock/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="The_Main_Clock/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_The_Main_Clock_clkout1 = PERIOD TIMEGRP &quot;The_Main_Clock_clkout1&quot; TS_clk_in         / 2.8 HIGH 50%;</twConstName><twItemCnt>498055</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>582</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.127</twMinPer></twConstHead><twPathRptBanner iPaths="10227" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y76.WEA2), 10227 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.158</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_10_1</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.403</twTotPathDel><twClkSkew dest = "2.016" src = "2.466">0.450</twClkSkew><twDelConst>14.285</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_10_1</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X11Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X11Y139.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;24&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_10_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y136.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_10_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y136.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lut&lt;1&gt;</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y137.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;19&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_16_1</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N102</twComp><twBEL>CPU/Mmux_ExcCode21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y138.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>CPU/ExcCode&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y138.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/IFU/PC_counter&lt;1&gt;</twComp><twBEL>CPU/CP0/GO_HANDLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y152.A6</twSite><twDelType>net</twDelType><twFanCnt>108</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>CPU/GOTO_HANDLER</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/BitEnable_DM&lt;3&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y158.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>CPU/BEgen/BE_final&lt;2&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y158.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y76.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.911</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y76.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.327</twLogDel><twRouteDel>10.076</twRouteDel><twTotDel>13.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.285">clk2</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.176</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_15_1</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.383</twTotPathDel><twClkSkew dest = "2.016" src = "2.468">0.452</twClkSkew><twDelConst>14.285</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_15_1</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X11Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X11Y140.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_20_1</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_15_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y136.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_15_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y136.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lutdi2</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y137.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;19&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_16_1</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N102</twComp><twBEL>CPU/Mmux_ExcCode21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y138.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>CPU/ExcCode&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y138.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/IFU/PC_counter&lt;1&gt;</twComp><twBEL>CPU/CP0/GO_HANDLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y152.A6</twSite><twDelType>net</twDelType><twFanCnt>108</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>CPU/GOTO_HANDLER</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/BitEnable_DM&lt;3&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y158.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>CPU/BEgen/BE_final&lt;2&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y158.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y76.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.911</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y76.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.283</twLogDel><twRouteDel>10.100</twRouteDel><twTotDel>13.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.285">clk2</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.199</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_15_1</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.360</twTotPathDel><twClkSkew dest = "2.016" src = "2.468">0.452</twClkSkew><twDelConst>14.285</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_15_1</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X11Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X11Y140.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_20_1</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_15_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y136.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_15_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y136.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lut&lt;2&gt;</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y137.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;19&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_16_1</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N102</twComp><twBEL>CPU/Mmux_ExcCode21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y138.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>CPU/ExcCode&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y138.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/IFU/PC_counter&lt;1&gt;</twComp><twBEL>CPU/CP0/GO_HANDLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y152.A6</twSite><twDelType>net</twDelType><twFanCnt>108</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>CPU/GOTO_HANDLER</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/BitEnable_DM&lt;3&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y158.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>CPU/BEgen/BE_final&lt;2&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y158.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y76.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.911</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y76.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.260</twLogDel><twRouteDel>10.100</twRouteDel><twTotDel>13.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.285">clk2</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10227" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y78.WEA0), 10227 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_10_1</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.244</twTotPathDel><twClkSkew dest = "2.024" src = "2.466">0.442</twClkSkew><twDelConst>14.285</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_10_1</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X11Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X11Y139.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;24&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_10_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y136.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_10_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y136.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lut&lt;1&gt;</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y137.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;19&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_16_1</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N102</twComp><twBEL>CPU/Mmux_ExcCode21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y138.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>CPU/ExcCode&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y138.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/IFU/PC_counter&lt;1&gt;</twComp><twBEL>CPU/CP0/GO_HANDLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y152.A6</twSite><twDelType>net</twDelType><twFanCnt>108</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>CPU/GOTO_HANDLER</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/BitEnable_DM&lt;3&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y158.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>CPU/BEgen/BE_final&lt;2&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y158.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y78.WEA0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y78.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.327</twLogDel><twRouteDel>9.917</twRouteDel><twTotDel>13.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.285">clk2</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.343</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_15_1</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.224</twTotPathDel><twClkSkew dest = "2.024" src = "2.468">0.444</twClkSkew><twDelConst>14.285</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_15_1</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X11Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X11Y140.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_20_1</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_15_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y136.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_15_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y136.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lutdi2</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y137.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;19&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_16_1</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N102</twComp><twBEL>CPU/Mmux_ExcCode21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y138.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>CPU/ExcCode&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y138.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/IFU/PC_counter&lt;1&gt;</twComp><twBEL>CPU/CP0/GO_HANDLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y152.A6</twSite><twDelType>net</twDelType><twFanCnt>108</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>CPU/GOTO_HANDLER</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/BitEnable_DM&lt;3&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y158.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>CPU/BEgen/BE_final&lt;2&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y158.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y78.WEA0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y78.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.283</twLogDel><twRouteDel>9.941</twRouteDel><twTotDel>13.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.285">clk2</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.366</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_15_1</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.201</twTotPathDel><twClkSkew dest = "2.024" src = "2.468">0.444</twClkSkew><twDelConst>14.285</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_15_1</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X11Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X11Y140.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_20_1</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_15_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y136.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_15_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y136.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lut&lt;2&gt;</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y137.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;19&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_16_1</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N102</twComp><twBEL>CPU/Mmux_ExcCode21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y138.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>CPU/ExcCode&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y138.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/IFU/PC_counter&lt;1&gt;</twComp><twBEL>CPU/CP0/GO_HANDLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y152.A6</twSite><twDelType>net</twDelType><twFanCnt>108</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>CPU/GOTO_HANDLER</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/BitEnable_DM&lt;3&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y158.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>CPU/BEgen/BE_final&lt;2&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y158.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y78.WEA0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y78.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.260</twLogDel><twRouteDel>9.941</twRouteDel><twTotDel>13.201</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.285">clk2</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10227" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y78.WEA3), 10227 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_10_1</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.244</twTotPathDel><twClkSkew dest = "2.024" src = "2.466">0.442</twClkSkew><twDelConst>14.285</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_10_1</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X11Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X11Y139.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;24&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_10_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y136.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_10_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y136.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lut&lt;1&gt;</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y137.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;19&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_16_1</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N102</twComp><twBEL>CPU/Mmux_ExcCode21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y138.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>CPU/ExcCode&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y138.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/IFU/PC_counter&lt;1&gt;</twComp><twBEL>CPU/CP0/GO_HANDLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y152.A6</twSite><twDelType>net</twDelType><twFanCnt>108</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>CPU/GOTO_HANDLER</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/BitEnable_DM&lt;3&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y158.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>CPU/BEgen/BE_final&lt;2&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y158.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y78.WEA3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y78.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.327</twLogDel><twRouteDel>9.917</twRouteDel><twTotDel>13.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.285">clk2</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.343</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_15_1</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.224</twTotPathDel><twClkSkew dest = "2.024" src = "2.468">0.444</twClkSkew><twDelConst>14.285</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_15_1</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X11Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X11Y140.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_20_1</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_15_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y136.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_15_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y136.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lutdi2</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y137.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;19&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_16_1</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N102</twComp><twBEL>CPU/Mmux_ExcCode21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y138.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>CPU/ExcCode&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y138.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/IFU/PC_counter&lt;1&gt;</twComp><twBEL>CPU/CP0/GO_HANDLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y152.A6</twSite><twDelType>net</twDelType><twFanCnt>108</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>CPU/GOTO_HANDLER</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/BitEnable_DM&lt;3&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y158.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>CPU/BEgen/BE_final&lt;2&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y158.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y78.WEA3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y78.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.283</twLogDel><twRouteDel>9.941</twRouteDel><twTotDel>13.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.285">clk2</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.366</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_15_1</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.201</twTotPathDel><twClkSkew dest = "2.024" src = "2.468">0.444</twClkSkew><twDelConst>14.285</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_15_1</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X11Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X11Y140.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_20_1</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_15_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y136.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_15_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y136.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lut&lt;2&gt;</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y137.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;19&gt;</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO_16_1</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>CPU/AddrException&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N102</twComp><twBEL>CPU/Mmux_ExcCode21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y138.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>CPU/ExcCode&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y138.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/IFU/PC_counter&lt;1&gt;</twComp><twBEL>CPU/CP0/GO_HANDLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y152.A6</twSite><twDelType>net</twDelType><twFanCnt>108</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>CPU/GOTO_HANDLER</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/BitEnable_DM&lt;3&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y158.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>CPU/BEgen/BE_final&lt;2&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y158.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y78.WEA3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y78.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.260</twLogDel><twRouteDel>9.941</twRouteDel><twTotDel>13.201</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.285">clk2</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_The_Main_Clock_clkout1 = PERIOD TIMEGRP &quot;The_Main_Clock_clkout1&quot; TS_clk_in
        / 2.8 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y76.ADDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.518</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_9</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.975</twTotPathDel><twClkSkew dest = "0.987" src = "0.804">-0.183</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_9</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X14Y137.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;9&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y76.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twFalling">0.841</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y76.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.841</twRouteDel><twTotDel>0.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y76.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.530</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_4</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.973</twTotPathDel><twClkSkew dest = "0.987" src = "0.818">-0.169</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_4</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X11Y138.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;23&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y76.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.841</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y76.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.841</twRouteDel><twTotDel>0.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y78.ADDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.640</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_9</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>1.105</twTotPathDel><twClkSkew dest = "0.995" src = "0.804">-0.191</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_9</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X14Y137.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;9&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y78.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twFalling">0.971</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y78.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.971</twRouteDel><twTotDel>1.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_The_Main_Clock_clkout1 = PERIOD TIMEGRP &quot;The_Main_Clock_clkout1&quot; TS_clk_in
        / 2.8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="10.715" period="14.285" constraintValue="14.285" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y16.CLKA" clockNet="clk2"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="10.715" period="14.285" constraintValue="14.285" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y16.CLKA" clockNet="clk2"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="10.715" period="14.285" constraintValue="14.285" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y16.CLKA" clockNet="clk2"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_The_Main_Clock_clkout0 = PERIOD TIMEGRP &quot;The_Main_Clock_clkout0&quot; TS_clk_in         / 1.4 HIGH 50%;</twConstName><twItemCnt>16093307</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7353</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>25.039</twMinPer></twConstHead><twPathRptBanner iPaths="908" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/PPPPPPPPPP_memwb/DR_20 (SLICE_X21Y145.C6), 908 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.766</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_20</twDest><twTotPathDel>11.867</twTotPathDel><twClkSkew dest = "2.005" src = "2.384">0.379</twClkSkew><twDelConst>14.286</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_20</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X3Y62.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.285">clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y62.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.084</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y142.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/WORD_DMread&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData311</twComp><twBEL>CPU/LoadingDataMem/Alower&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>CPU/LoadingDataMem/Alower&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214</twComp><twBEL>CPU/LoadingDataMem/Mmux_TrueData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y147.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData102</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Bridge/DEV4_WE</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT134</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y150.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT134</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT132</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT135</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y145.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT135</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;20&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT136</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y145.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;20&gt;</twComp><twBEL>CPU/PPPPPPPPPP_memwb/DR_20_rstpot</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_20</twBEL></twPathDel><twLogDel>4.007</twLogDel><twRouteDel>7.860</twRouteDel><twTotDel>11.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="28.571">clk1</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.900</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_20</twDest><twTotPathDel>11.689</twTotPathDel><twClkSkew dest = "2.005" src = "2.428">0.423</twClkSkew><twDelConst>14.286</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_20</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X2Y76.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.285">clk2</twSrcClk><twPathDel><twSite>RAMB16_X2Y76.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y148.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.007</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y148.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/WORD_DMread&lt;31&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux251</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y142.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.099</twDelInfo><twComp>CPU/WORD_DMread&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData311</twComp><twBEL>CPU/LoadingDataMem/Alower&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>CPU/LoadingDataMem/Alower&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214</twComp><twBEL>CPU/LoadingDataMem/Mmux_TrueData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y147.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData102</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Bridge/DEV4_WE</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT134</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y150.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT134</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT132</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT135</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y145.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT135</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;20&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT136</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y145.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;20&gt;</twComp><twBEL>CPU/PPPPPPPPPP_memwb/DR_20_rstpot</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_20</twBEL></twPathDel><twLogDel>4.007</twLogDel><twRouteDel>7.682</twRouteDel><twTotDel>11.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="28.571">clk1</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.153</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_20</twDest><twTotPathDel>11.479</twTotPathDel><twClkSkew dest = "2.005" src = "2.385">0.380</twClkSkew><twDelConst>14.286</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_20</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X3Y64.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.285">clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y64.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.696</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y142.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/WORD_DMread&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData311</twComp><twBEL>CPU/LoadingDataMem/Alower&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>CPU/LoadingDataMem/Alower&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214</twComp><twBEL>CPU/LoadingDataMem/Mmux_TrueData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y147.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData102</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Bridge/DEV4_WE</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT134</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y150.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT134</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT132</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT135</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y145.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT135</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;20&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT136</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y145.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;20&gt;</twComp><twBEL>CPU/PPPPPPPPPP_memwb/DR_20_rstpot</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_20</twBEL></twPathDel><twLogDel>4.007</twLogDel><twRouteDel>7.472</twRouteDel><twTotDel>11.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="28.571">clk1</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="908" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/PPPPPPPPPP_memwb/DR_24 (SLICE_X24Y145.C6), 908 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.836</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_24</twDest><twTotPathDel>11.789</twTotPathDel><twClkSkew dest = "1.997" src = "2.384">0.387</twClkSkew><twDelConst>14.286</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_24</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X3Y62.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.285">clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y62.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.084</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y142.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/WORD_DMread&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData311</twComp><twBEL>CPU/LoadingDataMem/Alower&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>CPU/LoadingDataMem/Alower&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214</twComp><twBEL>CPU/LoadingDataMem/Mmux_TrueData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y149.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData102</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y149.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y149.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y149.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT175</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y145.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT175</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;24&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT176</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y145.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;24&gt;</twComp><twBEL>CPU/PPPPPPPPPP_memwb/DR_24_rstpot</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_24</twBEL></twPathDel><twLogDel>3.969</twLogDel><twRouteDel>7.820</twRouteDel><twTotDel>11.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="28.571">clk1</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.970</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_24</twDest><twTotPathDel>11.611</twTotPathDel><twClkSkew dest = "1.997" src = "2.428">0.431</twClkSkew><twDelConst>14.286</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_24</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X2Y76.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.285">clk2</twSrcClk><twPathDel><twSite>RAMB16_X2Y76.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y148.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.007</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y148.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/WORD_DMread&lt;31&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux251</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y142.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.099</twDelInfo><twComp>CPU/WORD_DMread&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData311</twComp><twBEL>CPU/LoadingDataMem/Alower&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>CPU/LoadingDataMem/Alower&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214</twComp><twBEL>CPU/LoadingDataMem/Mmux_TrueData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y149.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData102</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y149.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y149.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y149.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT175</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y145.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT175</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;24&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT176</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y145.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;24&gt;</twComp><twBEL>CPU/PPPPPPPPPP_memwb/DR_24_rstpot</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_24</twBEL></twPathDel><twLogDel>3.969</twLogDel><twRouteDel>7.642</twRouteDel><twTotDel>11.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="28.571">clk1</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.223</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_24</twDest><twTotPathDel>11.401</twTotPathDel><twClkSkew dest = "1.997" src = "2.385">0.388</twClkSkew><twDelConst>14.286</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_24</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X3Y64.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.285">clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y64.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.696</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y142.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/WORD_DMread&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData311</twComp><twBEL>CPU/LoadingDataMem/Alower&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>CPU/LoadingDataMem/Alower&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214</twComp><twBEL>CPU/LoadingDataMem/Mmux_TrueData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y149.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData102</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y149.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y149.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y149.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT175</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y145.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT175</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;24&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT176</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y145.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;24&gt;</twComp><twBEL>CPU/PPPPPPPPPP_memwb/DR_24_rstpot</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_24</twBEL></twPathDel><twLogDel>3.969</twLogDel><twRouteDel>7.432</twRouteDel><twTotDel>11.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="28.571">clk1</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="908" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/PPPPPPPPPP_memwb/DR_17 (SLICE_X23Y147.A5), 908 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.895</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_17</twDest><twTotPathDel>11.723</twTotPathDel><twClkSkew dest = "1.990" src = "2.384">0.394</twClkSkew><twDelConst>14.286</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_17</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X3Y62.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.285">clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y62.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.084</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y142.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/WORD_DMread&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData311</twComp><twBEL>CPU/LoadingDataMem/Alower&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>CPU/LoadingDataMem/Alower&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214</twComp><twBEL>CPU/LoadingDataMem/Mmux_TrueData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y150.C5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData102</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y150.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT94</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y150.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT95</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y147.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT94</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y147.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;17&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT96</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y147.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y147.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;17&gt;</twComp><twBEL>CPU/PPPPPPPPPP_memwb/DR_17_rstpot</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_17</twBEL></twPathDel><twLogDel>4.017</twLogDel><twRouteDel>7.706</twRouteDel><twTotDel>11.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="28.571">clk1</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.029</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_17</twDest><twTotPathDel>11.545</twTotPathDel><twClkSkew dest = "1.990" src = "2.428">0.438</twClkSkew><twDelConst>14.286</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_17</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X2Y76.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.285">clk2</twSrcClk><twPathDel><twSite>RAMB16_X2Y76.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y148.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.007</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y148.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/WORD_DMread&lt;31&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux251</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y142.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.099</twDelInfo><twComp>CPU/WORD_DMread&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData311</twComp><twBEL>CPU/LoadingDataMem/Alower&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>CPU/LoadingDataMem/Alower&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214</twComp><twBEL>CPU/LoadingDataMem/Mmux_TrueData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y150.C5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData102</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y150.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT94</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y150.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT95</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y147.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT94</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y147.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;17&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT96</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y147.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y147.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;17&gt;</twComp><twBEL>CPU/PPPPPPPPPP_memwb/DR_17_rstpot</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_17</twBEL></twPathDel><twLogDel>4.017</twLogDel><twRouteDel>7.528</twRouteDel><twTotDel>11.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="28.571">clk1</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.282</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_17</twDest><twTotPathDel>11.335</twTotPathDel><twClkSkew dest = "1.990" src = "2.385">0.395</twClkSkew><twDelConst>14.286</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_17</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X3Y64.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.285">clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y64.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.696</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y142.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/WORD_DMread&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData311</twComp><twBEL>CPU/LoadingDataMem/Alower&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>CPU/LoadingDataMem/Alower&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214</twComp><twBEL>CPU/LoadingDataMem/Mmux_TrueData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y150.C5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData102</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y150.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT94</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y150.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT95</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y147.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT94</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y147.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;17&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT96</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y147.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y147.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;17&gt;</twComp><twBEL>CPU/PPPPPPPPPP_memwb/DR_17_rstpot</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_17</twBEL></twPathDel><twLogDel>4.017</twLogDel><twRouteDel>7.318</twRouteDel><twTotDel>11.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="28.571">clk1</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_The_Main_Clock_clkout0 = PERIOD TIMEGRP &quot;The_Main_Clock_clkout0&quot; TS_clk_in
        / 1.4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/PPPPPPPPPP_ifid/IR_14 (SLICE_X34Y81.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_ifid/IR_14</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_ifid/IR_14</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_ifid/IR_14</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_ifid/IR_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="28.571">clk1</twSrcClk><twPathDel><twSite>SLICE_X34Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/PPPPPPPPPP_ifid/IR&lt;17&gt;</twComp><twBEL>CPU/PPPPPPPPPP_ifid/IR_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>CPU/PPPPPPPPPP_ifid/IR&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>CPU/PPPPPPPPPP_ifid/IR&lt;17&gt;</twComp><twBEL>CPU/PPPPPPPPPP_ifid/IR_14_rstpot</twBEL><twBEL>CPU/PPPPPPPPPP_ifid/IR_14</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="28.571">clk1</twDestClk><twPctLog>93.8</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/PPPPPPPPPP_ifid/IR_10 (SLICE_X38Y81.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_ifid/IR_10</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_ifid/IR_10</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_ifid/IR_10</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_ifid/IR_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="28.571">clk1</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/PPPPPPPPPP_ifid/IR&lt;11&gt;</twComp><twBEL>CPU/PPPPPPPPPP_ifid/IR_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>CPU/PPPPPPPPPP_ifid/IR&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>CPU/PPPPPPPPPP_ifid/IR&lt;11&gt;</twComp><twBEL>CPU/PPPPPPPPPP_ifid/IR_10_rstpot</twBEL><twBEL>CPU/PPPPPPPPPP_ifid/IR_10</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="28.571">clk1</twDestClk><twPctLog>93.8</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/PPPPPPPPPP_ifid/IR_12 (SLICE_X38Y82.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_ifid/IR_12</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_ifid/IR_12</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_ifid/IR_12</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_ifid/IR_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="28.571">clk1</twSrcClk><twPathDel><twSite>SLICE_X38Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/PPPPPPPPPP_ifid/IR&lt;13&gt;</twComp><twBEL>CPU/PPPPPPPPPP_ifid/IR_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y82.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>CPU/PPPPPPPPPP_ifid/IR&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y82.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>CPU/PPPPPPPPPP_ifid/IR&lt;13&gt;</twComp><twBEL>CPU/PPPPPPPPPP_ifid/IR_12_rstpot</twBEL><twBEL>CPU/PPPPPPPPPP_ifid/IR_12</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="28.571">clk1</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_The_Main_Clock_clkout0 = PERIOD TIMEGRP &quot;The_Main_Clock_clkout0&quot; TS_clk_in
        / 1.4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tbcper_I" slack="25.905" period="28.571" constraintValue="28.571" deviceLimit="2.666" freqLimit="375.094" physResource="The_Main_Clock/clkout1_buf/I0" logResource="The_Main_Clock/clkout1_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="The_Main_Clock/clkout0"/><twPinLimit anchorID="66" type="MINHIGHPULSE" name="Trpw" slack="28.091" period="28.571" constraintValue="14.285" deviceLimit="0.240" physResource="CPU/Regs/GRF_0&lt;652&gt;/SR" logResource="CPU/Regs/GRF_0_649/SR" locationPin="SLICE_X0Y67.SR" clockNet="sys_rstn_INV_255_o"/><twPinLimit anchorID="67" type="MINHIGHPULSE" name="Trpw" slack="28.091" period="28.571" constraintValue="14.285" deviceLimit="0.240" physResource="CPU/Regs/GRF_0&lt;652&gt;/SR" logResource="CPU/Regs/GRF_0_667/SR" locationPin="SLICE_X0Y67.SR" clockNet="sys_rstn_INV_255_o"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_clk_in" fullName="TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="39.556" errors="0" errorRollup="0" items="0" itemsRollup="16591362"/><twConstRollup name="TS_The_Main_Clock_clkout1" fullName="TS_The_Main_Clock_clkout1 = PERIOD TIMEGRP &quot;The_Main_Clock_clkout1&quot; TS_clk_in         / 2.8 HIGH 50%;" type="child" depth="1" requirement="14.286" prefType="period" actual="14.127" actualRollup="N/A" errors="0" errorRollup="0" items="498055" itemsRollup="0"/><twConstRollup name="TS_The_Main_Clock_clkout0" fullName="TS_The_Main_Clock_clkout0 = PERIOD TIMEGRP &quot;The_Main_Clock_clkout0&quot; TS_clk_in         / 1.4 HIGH 50%;" type="child" depth="1" requirement="28.571" prefType="period" actual="25.039" actualRollup="N/A" errors="0" errorRollup="0" items="16093307" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>21.164</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="72"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>16591362</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>25025</twConnCnt></twConstCov><twStats anchorID="73"><twMinPer>25.039</twMinPer><twFootnote number="1" /><twMaxFreq>39.938</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Dec 27 22:03:07 2018 </twTimestamp></twFoot><twClientInfo anchorID="74"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 314 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
