Version    : 0.3.32
Git Hash   : 6a3a426
Built      : Dec 15 2022
Built type : Engineering
Log Time   : Thu Dec 15 10:14:39 2022 GMT
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/share/raptor/etc/devices/gemini/gemini_vpr.xml bytewrite_sp_ram_wf_post_synth.v --sdc_file bytewrite_sp_ram_wf_openfpga.sdc --route_chan_width 192 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report bytewrite_sp_ram_wf_post_place_timing.rpt --device castor82x68_heterogeneous --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --place


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: bytewrite_sp_ram_wf_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'mmff' input port 'SI' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'mmff' output port 'SO' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'z_pad_tieoff' output port 'logic0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'logic0' output port 'logic0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 7: Model 'logic1' output port 'logic1' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 8: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 10: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'bram_phy' input port 'PL_DATA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'bram_phy' input port 'PL_ADDR_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'bram_phy' input port 'PL_WEN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'bram_phy' input port 'PL_REN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'bram_phy' input port 'PL_ENA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'bram_phy' input port 'PL_INIT_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'bram_phy' input port 'RAM_ID_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 19: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 20: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 21: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 22: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 23: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 24: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 25: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'io_corner[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'mux_wrap[physical]' is defined by user to be disabled in packing
mode 'fa_2bit_block[physical]' is defined by user to be disabled in packing
mode 'fa_2bit_phy[default]' is defined by user to be disabled in packing
mode 'dsp_rtl[physical]' is defined by user to be disabled in packing
mode 'bram_rtl[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.07 seconds (max_rss 13.4 MiB, delta_rss +4.1 MiB)

Timing analysis: ON
Circuit netlist file: bytewrite_sp_ram_wf_post_synth.net
Circuit placement file: bytewrite_sp_ram_wf_post_synth.place
Circuit routing file: bytewrite_sp_ram_wf_post_synth.route
Circuit SDC file: bytewrite_sp_ram_wf_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 192
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: bytewrite_sp_ram_wf_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 26: lut_block[0].o5_up[0] unconnected pin in architecture.
Warning 27: lut_block[0].o5_up[1] unconnected pin in architecture.
Warning 28: lut_block[0].o5_up[2] unconnected pin in architecture.
Warning 29: lut_block[0].o5_up[3] unconnected pin in architecture.
Warning 30: lut_block[0].o5_up[4] unconnected pin in architecture.
Warning 31: lut_block[0].o5_up[5] unconnected pin in architecture.
Warning 32: lut_block[0].o5_up[6] unconnected pin in architecture.
Warning 33: lut_block[0].o5_up[7] unconnected pin in architecture.
Warning 34: lut_block[0].o5_dn[0] unconnected pin in architecture.
Warning 35: lut_block[0].o5_dn[1] unconnected pin in architecture.
Warning 36: lut_block[0].o5_dn[2] unconnected pin in architecture.
Warning 37: lut_block[0].o5_dn[3] unconnected pin in architecture.
Warning 38: lut_block[0].o5_dn[4] unconnected pin in architecture.
Warning 39: lut_block[0].o5_dn[5] unconnected pin in architecture.
Warning 40: lut_block[0].o5_dn[6] unconnected pin in architecture.
Warning 41: lut_block[0].o5_dn[7] unconnected pin in architecture.
Warning 42: frac_lut[0].o5_up[0] unconnected pin in architecture.
Warning 43: frac_lut[0].o5_dn[0] unconnected pin in architecture.
Warning 44: frac_lut[1].o5_up[0] unconnected pin in architecture.
Warning 45: frac_lut[1].o5_dn[0] unconnected pin in architecture.
Warning 46: frac_lut[2].o5_up[0] unconnected pin in architecture.
Warning 47: frac_lut[2].o5_dn[0] unconnected pin in architecture.
Warning 48: frac_lut[3].o5_up[0] unconnected pin in architecture.
Warning 49: frac_lut[3].o5_dn[0] unconnected pin in architecture.
Warning 50: frac_lut[4].o5_up[0] unconnected pin in architecture.
Warning 51: frac_lut[4].o5_dn[0] unconnected pin in architecture.
Warning 52: frac_lut[5].o5_up[0] unconnected pin in architecture.
Warning 53: frac_lut[5].o5_dn[0] unconnected pin in architecture.
Warning 54: frac_lut[6].o5_up[0] unconnected pin in architecture.
Warning 55: frac_lut[6].o5_dn[0] unconnected pin in architecture.
Warning 56: frac_lut[7].o5_up[0] unconnected pin in architecture.
Warning 57: frac_lut[7].o5_dn[0] unconnected pin in architecture.
Warning 58: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 59: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 60: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 61: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 62: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 63: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 64: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 65: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 66: dsp[0].I10[0] unconnected pin in architecture.
Warning 67: dsp[0].I10[1] unconnected pin in architecture.
Warning 68: dsp[0].I10[2] unconnected pin in architecture.
Warning 69: dsp[0].I10[3] unconnected pin in architecture.
Warning 70: dsp[0].I10[4] unconnected pin in architecture.
Warning 71: dsp[0].I10[5] unconnected pin in architecture.
Warning 72: dsp[0].I10[6] unconnected pin in architecture.
Warning 73: dsp[0].I10[7] unconnected pin in architecture.
Warning 74: dsp[0].I10[8] unconnected pin in architecture.
Warning 75: dsp[0].I10[9] unconnected pin in architecture.
Warning 76: dsp[0].I10[10] unconnected pin in architecture.
Warning 77: dsp[0].I10[11] unconnected pin in architecture.
Warning 78: dsp[0].I11[0] unconnected pin in architecture.
Warning 79: dsp[0].I11[1] unconnected pin in architecture.
Warning 80: dsp[0].I11[2] unconnected pin in architecture.
Warning 81: dsp[0].I11[3] unconnected pin in architecture.
Warning 82: dsp[0].I11[4] unconnected pin in architecture.
Warning 83: dsp[0].I11[5] unconnected pin in architecture.
Warning 84: dsp[0].I11[6] unconnected pin in architecture.
Warning 85: dsp[0].I11[7] unconnected pin in architecture.
Warning 86: dsp[0].I11[8] unconnected pin in architecture.
Warning 87: dsp[0].I11[9] unconnected pin in architecture.
Warning 88: dsp[0].I11[10] unconnected pin in architecture.
Warning 89: dsp[0].I11[11] unconnected pin in architecture.
Warning 90: dsp[0].IS1[0] unconnected pin in architecture.
Warning 91: dsp[0].IS1[1] unconnected pin in architecture.
Warning 92: dsp[0].IS1[2] unconnected pin in architecture.
Warning 93: dsp[0].IS1[3] unconnected pin in architecture.
Warning 94: dsp[0].IS1[4] unconnected pin in architecture.
Warning 95: dsp[0].IS1[5] unconnected pin in architecture.
Warning 96: dsp[0].I12[0] unconnected pin in architecture.
Warning 97: dsp[0].I12[1] unconnected pin in architecture.
Warning 98: dsp[0].I12[2] unconnected pin in architecture.
Warning 99: dsp[0].I12[3] unconnected pin in architecture.
Warning 100: dsp[0].I12[4] unconnected pin in architecture.
Warning 101: dsp[0].I12[5] unconnected pin in architecture.
Warning 102: dsp[0].I12[6] unconnected pin in architecture.
Warning 103: dsp[0].I12[7] unconnected pin in architecture.
Warning 104: dsp[0].I12[8] unconnected pin in architecture.
Warning 105: dsp[0].I12[9] unconnected pin in architecture.
Warning 106: dsp[0].I12[10] unconnected pin in architecture.
Warning 107: dsp[0].I12[11] unconnected pin in architecture.
Warning 108: dsp[0].IS2[0] unconnected pin in architecture.
Warning 109: dsp[0].IS2[1] unconnected pin in architecture.
Warning 110: dsp[0].IS2[2] unconnected pin in architecture.
Warning 111: dsp[0].IS2[3] unconnected pin in architecture.
Warning 112: dsp[0].IS2[4] unconnected pin in architecture.
Warning 113: dsp[0].IS2[5] unconnected pin in architecture.
Warning 114: opt[0].I[0] unconnected pin in architecture.
Warning 115: opt[0].I[1] unconnected pin in architecture.
Warning 116: opt[0].I[2] unconnected pin in architecture.
Warning 117: opt[0].I[3] unconnected pin in architecture.
Warning 118: opt[0].I[4] unconnected pin in architecture.
Warning 119: opt[0].I[5] unconnected pin in architecture.
Warning 120: opt[0].I[6] unconnected pin in architecture.
Warning 121: opt[0].I[7] unconnected pin in architecture.
Warning 122: opt[0].I[8] unconnected pin in architecture.
Warning 123: opt[0].I[9] unconnected pin in architecture.
Warning 124: opt[0].I[10] unconnected pin in architecture.
Warning 125: opt[0].I[11] unconnected pin in architecture.
Warning 126: opt[0].I[12] unconnected pin in architecture.
Warning 127: opt[0].I[13] unconnected pin in architecture.
Warning 128: opt[0].I[14] unconnected pin in architecture.
Warning 129: opt[0].I[15] unconnected pin in architecture.
Warning 130: opt[0].I[16] unconnected pin in architecture.
Warning 131: opt[0].I[17] unconnected pin in architecture.
Warning 132: opt[0].I[18] unconnected pin in architecture.
Warning 133: opt[0].I[19] unconnected pin in architecture.
Warning 134: opt[0].I[20] unconnected pin in architecture.
Warning 135: bram[0].PL_DATA_IN[0] unconnected pin in architecture.
Warning 136: bram[0].PL_DATA_IN[1] unconnected pin in architecture.
Warning 137: bram[0].PL_DATA_IN[2] unconnected pin in architecture.
Warning 138: bram[0].PL_DATA_IN[3] unconnected pin in architecture.
Warning 139: bram[0].PL_DATA_IN[4] unconnected pin in architecture.
Warning 140: bram[0].PL_DATA_IN[5] unconnected pin in architecture.
Warning 141: bram[0].PL_DATA_IN[6] unconnected pin in architecture.
Warning 142: bram[0].PL_DATA_IN[7] unconnected pin in architecture.
Warning 143: bram[0].PL_DATA_IN[8] unconnected pin in architecture.
Warning 144: bram[0].PL_DATA_IN[9] unconnected pin in architecture.
Warning 145: bram[0].PL_DATA_IN[10] unconnected pin in architecture.
Warning 146: bram[0].PL_DATA_IN[11] unconnected pin in architecture.
Warning 147: bram[0].PL_DATA_IN[12] unconnected pin in architecture.
Warning 148: bram[0].PL_DATA_IN[13] unconnected pin in architecture.
Warning 149: bram[0].PL_DATA_IN[14] unconnected pin in architecture.
Warning 150: bram[0].PL_DATA_IN[15] unconnected pin in architecture.
Warning 151: bram[0].PL_DATA_IN[16] unconnected pin in architecture.
Warning 152: bram[0].PL_DATA_IN[17] unconnected pin in architecture.
Warning 153: bram[0].PL_DATA_IN[18] unconnected pin in architecture.
Warning 154: bram[0].PL_DATA_IN[19] unconnected pin in architecture.
Warning 155: bram[0].PL_DATA_IN[20] unconnected pin in architecture.
Warning 156: bram[0].PL_DATA_IN[21] unconnected pin in architecture.
Warning 157: bram[0].PL_DATA_IN[22] unconnected pin in architecture.
Warning 158: bram[0].PL_DATA_IN[23] unconnected pin in architecture.
Warning 159: bram[0].PL_DATA_IN[24] unconnected pin in architecture.
Warning 160: bram[0].PL_DATA_IN[25] unconnected pin in architecture.
Warning 161: bram[0].PL_DATA_IN[26] unconnected pin in architecture.
Warning 162: bram[0].PL_DATA_IN[27] unconnected pin in architecture.
Warning 163: bram[0].PL_DATA_IN[28] unconnected pin in architecture.
Warning 164: bram[0].PL_DATA_IN[29] unconnected pin in architecture.
Warning 165: bram[0].PL_DATA_IN[30] unconnected pin in architecture.
Warning 166: bram[0].PL_DATA_IN[31] unconnected pin in architecture.
Warning 167: bram[0].PL_DATA_IN[32] unconnected pin in architecture.
Warning 168: bram[0].PL_DATA_IN[33] unconnected pin in architecture.
Warning 169: bram[0].PL_DATA_IN[34] unconnected pin in architecture.
Warning 170: bram[0].PL_DATA_IN[35] unconnected pin in architecture.
Warning 171: bram[0].PL_DATA_OUT[0] unconnected pin in architecture.
Warning 172: bram[0].PL_DATA_OUT[1] unconnected pin in architecture.
Warning 173: bram[0].PL_DATA_OUT[2] unconnected pin in architecture.
Warning 174: bram[0].PL_DATA_OUT[3] unconnected pin in architecture.
Warning 175: bram[0].PL_DATA_OUT[4] unconnected pin in architecture.
Warning 176: bram[0].PL_DATA_OUT[5] unconnected pin in architecture.
Warning 177: bram[0].PL_DATA_OUT[6] unconnected pin in architecture.
Warning 178: bram[0].PL_DATA_OUT[7] unconnected pin in architecture.
Warning 179: bram[0].PL_DATA_OUT[8] unconnected pin in architecture.
Warning 180: bram[0].PL_DATA_OUT[9] unconnected pin in architecture.
Warning 181: bram[0].PL_DATA_OUT[10] unconnected pin in architecture.
Warning 182: bram[0].PL_DATA_OUT[11] unconnected pin in architecture.
Warning 183: bram[0].PL_DATA_OUT[12] unconnected pin in architecture.
Warning 184: bram[0].PL_DATA_OUT[13] unconnected pin in architecture.
Warning 185: bram[0].PL_DATA_OUT[14] unconnected pin in architecture.
Warning 186: bram[0].PL_DATA_OUT[15] unconnected pin in architecture.
Warning 187: bram[0].PL_DATA_OUT[16] unconnected pin in architecture.
Warning 188: bram[0].PL_DATA_OUT[17] unconnected pin in architecture.
Warning 189: bram[0].PL_DATA_OUT[18] unconnected pin in architecture.
Warning 190: bram[0].PL_DATA_OUT[19] unconnected pin in architecture.
Warning 191: bram[0].PL_DATA_OUT[20] unconnected pin in architecture.
Warning 192: bram[0].PL_DATA_OUT[21] unconnected pin in architecture.
Warning 193: bram[0].PL_DATA_OUT[22] unconnected pin in architecture.
Warning 194: bram[0].PL_DATA_OUT[23] unconnected pin in architecture.
Warning 195: bram[0].PL_DATA_OUT[24] unconnected pin in architecture.
Warning 196: bram[0].PL_DATA_OUT[25] unconnected pin in architecture.
Warning 197: bram[0].PL_DATA_OUT[26] unconnected pin in architecture.
Warning 198: bram[0].PL_DATA_OUT[27] unconnected pin in architecture.
Warning 199: bram[0].PL_DATA_OUT[28] unconnected pin in architecture.
Warning 200: bram[0].PL_DATA_OUT[29] unconnected pin in architecture.
Warning 201: bram[0].PL_DATA_OUT[30] unconnected pin in architecture.
Warning 202: bram[0].PL_DATA_OUT[31] unconnected pin in architecture.
Warning 203: bram[0].PL_DATA_OUT[32] unconnected pin in architecture.
Warning 204: bram[0].PL_DATA_OUT[33] unconnected pin in architecture.
Warning 205: bram[0].PL_DATA_OUT[34] unconnected pin in architecture.
Warning 206: bram[0].PL_DATA_OUT[35] unconnected pin in architecture.
Warning 207: flush_opt[0].I[0] unconnected pin in architecture.
Warning 208: flush_opt[0].I[1] unconnected pin in architecture.
Warning 209: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 210: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 211: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 212: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 213: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 214: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 215: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 216: flop_group[0].ENABLE[0] unconnected pin in architecture.
# Building complex block graph took 0.07 seconds (max_rss 24.7 MiB, delta_rss +11.3 MiB)
Circuit file: bytewrite_sp_ram_wf_post_synth.v
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 31.1 MiB, delta_rss +6.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 72
Swept block(s)      : 32
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 31.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 31.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 31.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 88
    .input   :      48
    .output  :      32
    0-LUT    :       3
    6-LUT    :       4
    RS_TDP36K:       1
  Nets  : 87
    Avg Fanout:     2.2
    Max Fanout:    36.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 279
  Timing Graph Edges: 380
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 31.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 4 pins (1.4%), 1 blocks (1.1%)
# Load Timing Constraints

SDC file 'bytewrite_sp_ram_wf_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 31.1 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'bytewrite_sp_ram_wf_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.05 seconds (max_rss 66.8 MiB, delta_rss +35.7 MiB)
Warning 217: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io                 : 80
   io_output         : 32
    outpad           : 32
   io_input          : 48
    inpad            : 48
  clb                : 1
   fle_wrapper       : 1
    comb_block       : 1
     lut_block       : 1
      frac_lut       : 7
       mux_wrap      : 7
        lut6         : 7
         lut         : 7
  bram               : 1
   bram_rtl          : 1
    RS_TDP36K        : 1

# Create Device
## Build Device Grid
FPGA sized to 84 x 70: 5880 grid tiles (castor82x68_heterogeneous)

Resource usage...
	Netlist
		80	blocks of type: io
	Architecture
		5760	blocks of type: io_top
		4752	blocks of type: io_right
		5760	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		0	blocks of type: io_corner
	Architecture
		60	blocks of type: io_right_top
		60	blocks of type: io_right_bottom
	Netlist
		1	blocks of type: clb
	Architecture
		4356	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		154	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		154	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right_top:
	Block Utilization: 0.00 Logical Block: io_corner
	Physical Tile io_right_bottom:
	Block Utilization: 0.00 Logical Block: io_corner
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.01 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 66.9 MiB, delta_rss +0.0 MiB)
Warning 218: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 192
Y-direction routing channel width is 192
Warning 219: Sized nonsensical R=0 transistor to minimum width
Warning 220: Sized nonsensical R=0 transistor to minimum width
Warning 221: Sized nonsensical R=0 transistor to minimum width
Warning 222: Sized nonsensical R=0 transistor to minimum width
Warning 223: Node: 1778983 with RR_type: CHANX  at Location:CHANX:1778983 L4 length:1 (82,1)->(82,1), had no out-going switches
Warning 224: in check_rr_graph: fringe node 1778983 CHANX at (82,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 16.83 seconds (max_rss 940.8 MiB, delta_rss +873.9 MiB)
  RR Graph Nodes: 2467080
  RR Graph Edges: 15611202
# Create Device took 18.25 seconds (max_rss 940.8 MiB, delta_rss +873.9 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 73.26 seconds (max_rss 940.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 225: Found no more sample locations for SOURCE in io_top
Warning 226: Found no more sample locations for OPIN in io_top
Warning 227: Found no more sample locations for SOURCE in io_right
Warning 228: Found no more sample locations for OPIN in io_right
Warning 229: Found no more sample locations for SOURCE in io_bottom
Warning 230: Found no more sample locations for OPIN in io_bottom
Warning 231: Found no more sample locations for SOURCE in io_left
Warning 232: Found no more sample locations for OPIN in io_left
Warning 233: Found no more sample locations for SOURCE in io_right_top
Warning 234: Found no more sample locations for OPIN in io_right_top
Warning 235: Found no more sample locations for SOURCE in io_right_bottom
Warning 236: Found no more sample locations for OPIN in io_right_bottom
Warning 237: Found no more sample locations for SOURCE in clb
Warning 238: Found no more sample locations for OPIN in clb
Warning 239: Found no more sample locations for SOURCE in dsp
Warning 240: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.32 seconds (max_rss 940.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 73.59 seconds (max_rss 940.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 4.63 seconds (max_rss 940.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 4.69 seconds (max_rss 940.8 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 940.8 MiB, delta_rss +0.0 MiB)

There are 118 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 3793

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 19.7574 td_cost: 1.151e-07
Initial placement estimated Critical Path Delay (CPD): 4.2434 ns
Initial placement estimated setup Total Negative Slack (sTNS): -294.837 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -4.2434 ns

Initial placement estimated setup slack histogram:
[ -4.2e-09:   -4e-09)  6 (  5.4%) |********
[   -4e-09: -3.8e-09)  0 (  0.0%) |
[ -3.8e-09: -3.5e-09)  4 (  3.6%) |*****
[ -3.5e-09: -3.3e-09)  4 (  3.6%) |*****
[ -3.3e-09: -3.1e-09)  1 (  0.9%) |*
[ -3.1e-09: -2.8e-09) 15 ( 13.4%) |********************
[ -2.8e-09: -2.6e-09) 36 ( 32.1%) |************************************************
[ -2.6e-09: -2.3e-09)  2 (  1.8%) |***
[ -2.3e-09: -2.1e-09) 19 ( 17.0%) |*************************
[ -2.1e-09: -1.9e-09) 25 ( 22.3%) |*********************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 178
Warning 241: Starting t: 45 of 82 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 6.7e-04   0.891      14.78 9.4939e-08   3.763       -271   -3.763   0.517  0.1013   83.0     1.00       178  0.200
   2    0.0 6.4e-04   0.614       6.06 4.1011e-08   3.752       -186   -3.752   0.618  0.1562   83.0     1.00       356  0.950
   3    0.0 6.1e-04   0.801       3.12 1.6472e-08   3.752       -134   -3.752   0.466  0.1487   83.0     1.00       534  0.950
   4    0.0 5.8e-04   0.975       2.28 2.1684e-08   1.943       -123   -1.943   0.281  0.0115   83.0     1.00       712  0.950
   5    0.0 5.5e-04   0.992       2.19 1.2782e-08   1.923       -122   -1.923   0.247  0.0084   69.8     2.13       890  0.950
   6    0.0 5.2e-04   0.994       2.11 8.1647e-09   1.923       -122   -1.923   0.225  0.0027   56.3     3.28      1068  0.950
   7    0.0 4.9e-04   0.995       2.08 6.0137e-09   1.923       -122   -1.923   0.191  0.0028   44.2     4.31      1246  0.950
   8    0.0 4.7e-04   0.998       2.05 4.9233e-09   1.923       -122   -1.923   0.185  0.0011   33.2     5.25      1424  0.950
   9    0.0 4.5e-04   0.995       2.03 4.3993e-09   1.923       -122   -1.923   0.146  0.0029   24.7     5.97      1602  0.950
  10    0.0 4.2e-04   0.999       2.01 4.0827e-09   1.923       -122   -1.923   0.135  0.0011   17.5     6.59      1780  0.950
  11    0.0 4.0e-04   0.992       1.98 3.8938e-09   1.923       -122   -1.923   0.185  0.0094   12.1     7.05      1958  0.950
  12    0.0 3.8e-04   0.998       1.93 3.7481e-09   1.903       -122   -1.903   0.163  0.0018    9.1     7.31      2136  0.950
  13    0.0 3.6e-04   0.999       1.92 3.6849e-09   1.903       -122   -1.903   0.135  0.0018    6.5     7.53      2314  0.950
  14    0.0 3.5e-04   0.998       1.91 3.6394e-09   1.903       -122   -1.903   0.112  0.0020    4.5     7.70      2492  0.950
  15    0.0 3.3e-04   0.998       1.89 3.6081e-09   1.903       -122   -1.903   0.129  0.0006    3.1     7.82      2670  0.950
  16    0.0 3.1e-04   1.000       1.88 3.5891e-09   1.903       -122   -1.903   0.152  0.0011    2.1     7.91      2848  0.950
  17    0.0 3.0e-04   1.001       1.88 3.5773e-09   1.903       -122   -1.903   0.135  0.0007    1.5     7.96      3026  0.950
  18    0.0 2.8e-04   1.000       1.88 3.5686e-09   1.903       -122   -1.903   0.112  0.0003    1.0     8.00      3204  0.950
  19    0.0 2.7e-04   0.998       1.88 3.5678e-09   1.903       -122   -1.903   0.079  0.0005    1.0     8.00      3382  0.950
  20    0.0 2.1e-04   0.997       1.86 3.5678e-09   1.903       -122   -1.903   0.146  0.0009    1.0     8.00      3560  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=1.85629, TD costs=3.56778e-09, CPD=  1.903 (ns) 
  21    0.0 1.7e-04   1.000       1.86 3.5678e-09   1.903       -122   -1.903   0.062  0.0000    1.0     8.00      3738  0.800
  22    0.0 1.4e-04   0.998       1.85 3.5678e-09   1.903       -122   -1.903   0.051  0.0009    1.0     8.00      3916  0.800
  23    0.0 1.1e-04   1.000       1.85 3.5678e-09   1.903       -122   -1.903   0.045  0.0000    1.0     8.00      4094  0.800
  24    0.0 8.8e-05   1.000       1.85 3.5678e-09   1.903       -122   -1.903   0.028  0.0000    1.0     8.00      4272  0.800
  25    0.0 7.0e-05   1.000       1.85 3.5678e-09   1.903       -122   -1.903   0.028  0.0001    1.0     8.00      4450  0.800
  26    0.0 0.0e+00   1.000       1.85 3.5678e-09   1.903       -122   -1.903   0.051  0.0000    1.0     8.00      4628  0.800
## Placement Quench took 0.00 seconds (max_rss 940.8 MiB)
post-quench CPD = 1.9034 (ns) 

BB estimate of min-dist (placement) wire length: 354

Completed placement consistency check successfully.

Swaps called: 4710

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.9034 ns, Fmax: 525.376 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.9034 ns
Placement estimated setup Total Negative Slack (sTNS): -121.827 ns

Placement estimated setup slack histogram:
[ -1.9e-09: -1.8e-09)   4 (  3.6%) |**
[ -1.8e-09: -1.7e-09)   2 (  1.8%) |*
[ -1.7e-09: -1.6e-09)   0 (  0.0%) |
[ -1.6e-09: -1.5e-09)   0 (  0.0%) |
[ -1.5e-09: -1.4e-09)   0 (  0.0%) |
[ -1.4e-09: -1.4e-09)   0 (  0.0%) |
[ -1.4e-09: -1.3e-09)   0 (  0.0%) |
[ -1.3e-09: -1.2e-09)   0 (  0.0%) |
[ -1.2e-09: -1.1e-09)   0 (  0.0%) |
[ -1.1e-09: -9.8e-10) 106 ( 94.6%) |***********************************************

Placement estimated geomean non-virtual intra-domain period: 1.9034 ns (525.376 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 1.9034 ns (525.376 MHz)

Placement cost: 0.999883, bb_cost: 1.84587, td_cost: 3.56778e-09, 

Placement resource usage:
  io   implemented as io_bottom: 80
  clb  implemented as clb      : 1
  bram implemented as bram     : 1

Placement number of temperatures: 26
Placement total # of swap attempts: 4710
	Swaps accepted:  868 (18.4 %)
	Swaps rejected: 3156 (67.0 %)
	Swaps aborted :  686 (14.6 %)


Percentage of different move types:
	Uniform move: 17.66 % (acc=8.05 %, rej=91.95 %, aborted=0.00 %)
	Median move: 21.87 % (acc=23.69 %, rej=63.20 %, aborted=13.11 %)
	W. Centroid move: 24.69 % (acc=23.73 %, rej=60.45 %, aborted=15.82 %)
	Centroid move: 23.65 % (acc=23.16 %, rej=61.40 %, aborted=15.44 %)
	W. Median move: 7.71 % (acc=5.79 %, rej=46.83 %, aborted=47.38 %)
	Crit. Uniform move: 2.31 % (acc=1.83 %, rej=98.17 %, aborted=0.00 %)
	Feasible Region move: 2.10 % (acc=0.00 %, rej=76.77 %, aborted=23.23 %)

Placement Quench timing analysis took 7.387e-05 seconds (5.9211e-05 STA, 1.4659e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00320855 seconds (0.00267776 STA, 0.000530786 slack) (28 full updates: 28 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.03 seconds (max_rss 940.8 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.00320855 seconds (0.00267776 STA, 0.000530786 slack) (28 full updates: 28 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 97.38 seconds (max_rss 940.8 MiB)
Incr Slack updates 28 in 0.000132877 sec
Full Max Req/Worst Slack updates 7 in 3.9715e-05 sec
Incr Max Req/Worst Slack updates 21 in 0.000115398 sec
Incr Criticality updates 22 in 0.000119969 sec
Full Criticality updates 6 in 4.1307e-05 sec
