// Seed: 1827627771
module module_0;
endmodule
module module_1 (
    input uwire id_0,
    input logic id_1,
    output supply0 id_2,
    input tri id_3,
    input tri id_4
    , id_17,
    output wor id_5,
    output uwire id_6,
    input wand id_7
    , id_18,
    output supply0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input supply0 id_11,
    output tri0 id_12,
    input tri id_13,
    output logic id_14,
    input supply0 id_15
);
  wire id_19;
  always @(1, negedge 1 - id_15) begin
    fork
      id_14 <= id_1;
    join
  end
  module_0();
  wire id_20;
endmodule
