==39380== Cachegrind, a cache and branch-prediction profiler
==39380== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39380== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39380== Command: ./sift .
==39380== 
--39380-- warning: L3 cache found, using its data for the LL simulation.
--39380-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39380-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39380== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39380== (see section Limitations in user manual)
==39380== NOTE: further instances of this message will not be shown
==39380== 
==39380== I   refs:      3,167,698,646
==39380== I1  misses:            1,822
==39380== LLi misses:            1,817
==39380== I1  miss rate:          0.00%
==39380== LLi miss rate:          0.00%
==39380== 
==39380== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39380== D1  misses:        5,368,891  (  3,206,617 rd   +   2,162,274 wr)
==39380== LLd misses:        4,587,496  (  2,536,425 rd   +   2,051,071 wr)
==39380== D1  miss rate:           0.6% (        0.5%     +         0.7%  )
==39380== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39380== 
==39380== LL refs:           5,370,713  (  3,208,439 rd   +   2,162,274 wr)
==39380== LL misses:         4,589,313  (  2,538,242 rd   +   2,051,071 wr)
==39380== LL miss rate:            0.1% (        0.1%     +         0.7%  )
