<stg><name>case_3</name>


<trans_list>

<trans id="925" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:47 %in3 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_2

]]></Node>
<StgValue><ssdm name="in3"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:51 %zext_ln219 = zext i16 %in3

]]></Node>
<StgValue><ssdm name="zext_ln219"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.104:52 %mul_ln219 = mul i19 %zext_ln219, i19 %zext_ln219

]]></Node>
<StgValue><ssdm name="mul_ln219"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.104:53 %m6 = trunc i19 %mul_ln219

]]></Node>
<StgValue><ssdm name="m6"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:54 %specfucore_ln1 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln219, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:57 %trunc_ln224 = trunc i16 %in3

]]></Node>
<StgValue><ssdm name="trunc_ln224"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:59 %trunc_ln221 = trunc i16 %in3

]]></Node>
<StgValue><ssdm name="trunc_ln221"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:48 %in_data_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_4

]]></Node>
<StgValue><ssdm name="in_data_4_read"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:49 %in5 = trunc i16 %in_data_4_read

]]></Node>
<StgValue><ssdm name="in5"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:56 %sext_ln224 = sext i6 %in5

]]></Node>
<StgValue><ssdm name="sext_ln224"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:58 %mul_ln224 = mul i7 %trunc_ln224, i7 %sext_ln224

]]></Node>
<StgValue><ssdm name="mul_ln224"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:60 %sext_ln221 = sext i9 %m6

]]></Node>
<StgValue><ssdm name="sext_ln221"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:61 %m8 = mul i10 %trunc_ln221, i10 %sext_ln221

]]></Node>
<StgValue><ssdm name="m8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="94" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:58 %mul_ln224 = mul i7 %trunc_ln224, i7 %sext_ln224

]]></Node>
<StgValue><ssdm name="mul_ln224"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:63 %sext_ln222 = sext i6 %in5

]]></Node>
<StgValue><ssdm name="sext_ln222"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:64 %zext_ln222 = zext i10 %m8

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:65 %mul_ln222 = mul i16 %zext_ln222, i16 %sext_ln222

]]></Node>
<StgValue><ssdm name="mul_ln222"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:66 %m9 = trunc i16 %mul_ln222

]]></Node>
<StgValue><ssdm name="m9"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:67 %specfucore_ln4 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln222, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln4"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:70 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln222, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:71 %m10 = trunc i16 %mul_ln222

]]></Node>
<StgValue><ssdm name="m10"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:75 %trunc_ln225 = trunc i16 %mul_ln222

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:58 %mul_ln224 = mul i7 %trunc_ln224, i7 %sext_ln224

]]></Node>
<StgValue><ssdm name="mul_ln224"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:73 %sext_ln224_1 = sext i5 %m10

]]></Node>
<StgValue><ssdm name="sext_ln224_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:74 %m11 = add i7 %mul_ln224, i7 %sext_ln224_1

]]></Node>
<StgValue><ssdm name="m11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="106" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:74 %m11 = add i7 %mul_ln224, i7 %sext_ln224_1

]]></Node>
<StgValue><ssdm name="m11"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:76 %sext_ln225 = sext i7 %m11

]]></Node>
<StgValue><ssdm name="sext_ln225"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:77 %m12 = mul i9 %trunc_ln225, i9 %sext_ln225

]]></Node>
<StgValue><ssdm name="m12"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:791 %sext_ln410 = sext i9 %m12

]]></Node>
<StgValue><ssdm name="sext_ln410"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:792 %write_ln410 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_0, i16 %sext_ln410

]]></Node>
<StgValue><ssdm name="write_ln410"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:79 %zext_ln226 = zext i7 %m11

]]></Node>
<StgValue><ssdm name="zext_ln226"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:80 %mul_ln226 = mul i13 %zext_ln226, i13 %zext_ln226

]]></Node>
<StgValue><ssdm name="mul_ln226"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:81 %m13 = trunc i13 %mul_ln226

]]></Node>
<StgValue><ssdm name="m13"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:82 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln226, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:85 %zext_ln227 = zext i10 %m9

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.104:86 %mul_ln227 = mul i20 %zext_ln227, i20 %zext_ln227

]]></Node>
<StgValue><ssdm name="mul_ln227"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.104:87 %m14 = trunc i20 %mul_ln227

]]></Node>
<StgValue><ssdm name="m14"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:88 %specfucore_ln9 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln227, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln9"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.104:92 %trunc_ln228 = trunc i20 %mul_ln227

]]></Node>
<StgValue><ssdm name="trunc_ln228"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="120" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:93 %m15 = mul i6 %m13, i6 %trunc_ln228

]]></Node>
<StgValue><ssdm name="m15"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:111 %trunc_ln233_1 = trunc i6 %m15

]]></Node>
<StgValue><ssdm name="trunc_ln233_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:91 %zext_ln228 = zext i10 %m14

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:94 %sext_ln229 = sext i6 %m15

]]></Node>
<StgValue><ssdm name="sext_ln229"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:95 %mul_ln229 = mul i13 %zext_ln228, i13 %sext_ln229

]]></Node>
<StgValue><ssdm name="mul_ln229"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:96 %m16 = trunc i13 %mul_ln229

]]></Node>
<StgValue><ssdm name="m16"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:97 %sext_ln230 = sext i6 %m13

]]></Node>
<StgValue><ssdm name="sext_ln230"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:98 %sext_ln230_1 = sext i6 %m15

]]></Node>
<StgValue><ssdm name="sext_ln230_1"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:99 %m17 = mul i7 %sext_ln230_1, i7 %sext_ln230

]]></Node>
<StgValue><ssdm name="m17"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:101 %specfucore_ln13 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln229, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln13"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:110 %trunc_ln233 = trunc i13 %mul_ln229

]]></Node>
<StgValue><ssdm name="trunc_ln233"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:793 %sext_ln411 = sext i7 %m17

]]></Node>
<StgValue><ssdm name="sext_ln411"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:794 %write_ln411 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_1, i16 %sext_ln411

]]></Node>
<StgValue><ssdm name="write_ln411"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:90 %sext_ln228 = sext i10 %m14

]]></Node>
<StgValue><ssdm name="sext_ln228"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:104 %sext_ln232 = sext i6 %m16

]]></Node>
<StgValue><ssdm name="sext_ln232"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:105 %mul_ln232 = mul i16 %sext_ln228, i16 %sext_ln232

]]></Node>
<StgValue><ssdm name="mul_ln232"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:106 %specfucore_ln14 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln232, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln14"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:107 %m19 = trunc i16 %mul_ln232

]]></Node>
<StgValue><ssdm name="m19"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:109 %sext_ln233 = sext i6 %m16

]]></Node>
<StgValue><ssdm name="sext_ln233"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:112 %m20 = mul i2 %trunc_ln233, i2 %trunc_ln233_1

]]></Node>
<StgValue><ssdm name="m20"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:114 %mul_ln234 = mul i12 %sext_ln233, i12 %sext_ln233

]]></Node>
<StgValue><ssdm name="mul_ln234"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:115 %specfucore_ln16 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln234, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln16"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:117 %trunc_ln235 = trunc i12 %mul_ln234

]]></Node>
<StgValue><ssdm name="trunc_ln235"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:120 %trunc_ln237 = trunc i12 %mul_ln234

]]></Node>
<StgValue><ssdm name="trunc_ln237"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:134 %trunc_ln239 = trunc i12 %mul_ln234

]]></Node>
<StgValue><ssdm name="trunc_ln239"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:137 %trunc_ln243_2 = trunc i12 %mul_ln234

]]></Node>
<StgValue><ssdm name="trunc_ln243_2"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:795 %sext_ln412 = sext i11 %m19

]]></Node>
<StgValue><ssdm name="sext_ln412"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:796 %write_ln412 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_2, i16 %sext_ln412

]]></Node>
<StgValue><ssdm name="write_ln412"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.104:118 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln235, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:121 %zext_ln237 = zext i2 %trunc_ln237

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:122 %zext_ln237_1 = zext i2 %m20

]]></Node>
<StgValue><ssdm name="zext_ln237_1"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:123 %mul_ln237 = mul i4 %zext_ln237, i4 %zext_ln237_1

]]></Node>
<StgValue><ssdm name="mul_ln237"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:124 %m24 = trunc i4 %mul_ln237

]]></Node>
<StgValue><ssdm name="m24"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:125 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i4 %mul_ln237, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:128 %zext_ln238 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln238"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:129 %mul_ln238 = mul i14 %zext_ln238, i14 %zext_ln238

]]></Node>
<StgValue><ssdm name="mul_ln238"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:130 %trunc_ln241 = trunc i14 %mul_ln238

]]></Node>
<StgValue><ssdm name="trunc_ln241"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:131 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln238, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:133 %sext_ln239 = sext i2 %m24

]]></Node>
<StgValue><ssdm name="sext_ln239"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:135 %m26 = mul i4 %trunc_ln239, i4 %sext_ln239

]]></Node>
<StgValue><ssdm name="m26"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:136 %trunc_ln243 = trunc i14 %mul_ln238

]]></Node>
<StgValue><ssdm name="trunc_ln243"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.104:138 %trunc_ln243_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln243_2, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln243_1"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:139 %add_ln243 = add i4 %trunc_ln243, i4 %trunc_ln243_1

]]></Node>
<StgValue><ssdm name="add_ln243"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:140 %sext_ln241 = sext i4 %m26

]]></Node>
<StgValue><ssdm name="sext_ln241"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:141 %m28 = mul i7 %trunc_ln241, i7 %sext_ln241

]]></Node>
<StgValue><ssdm name="m28"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:142 %sext_ln242 = sext i7 %m28

]]></Node>
<StgValue><ssdm name="sext_ln242"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:143 %sext_ln242_1 = sext i4 %m26

]]></Node>
<StgValue><ssdm name="sext_ln242_1"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:144 %mul_ln242 = mul i11 %sext_ln242, i11 %sext_ln242_1

]]></Node>
<StgValue><ssdm name="mul_ln242"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:145 %m29 = trunc i11 %mul_ln242

]]></Node>
<StgValue><ssdm name="m29"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:146 %m30 = mul i4 %add_ln243, i4 %m26

]]></Node>
<StgValue><ssdm name="m30"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:148 %specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln242, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln26"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:149 %m31 = trunc i11 %mul_ln242

]]></Node>
<StgValue><ssdm name="m31"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:152 %trunc_ln245 = trunc i11 %mul_ln242

]]></Node>
<StgValue><ssdm name="trunc_ln245"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:160 %trunc_ln247 = trunc i4 %m30

]]></Node>
<StgValue><ssdm name="trunc_ln247"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:151 %sext_ln245 = sext i5 %m29

]]></Node>
<StgValue><ssdm name="sext_ln245"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:153 %m32 = mul i6 %trunc_ln245, i6 %sext_ln245

]]></Node>
<StgValue><ssdm name="m32"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:163 %sext_ln248 = sext i6 %m32

]]></Node>
<StgValue><ssdm name="sext_ln248"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:169 %sext_ln249 = sext i9 %m31

]]></Node>
<StgValue><ssdm name="sext_ln249"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:170 %add_ln249 = add i10 %sext_ln249, i10 %sext_ln248

]]></Node>
<StgValue><ssdm name="add_ln249"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:155 %zext_ln246 = zext i4 %m30

]]></Node>
<StgValue><ssdm name="zext_ln246"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:156 %mul_ln246 = mul i7 %zext_ln246, i7 %zext_ln246

]]></Node>
<StgValue><ssdm name="mul_ln246"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:157 %m33 = trunc i7 %mul_ln246

]]></Node>
<StgValue><ssdm name="m33"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:158 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln246, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.104:161 %m34 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln247, i1 0

]]></Node>
<StgValue><ssdm name="m34"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:164 %sext_ln248_1 = sext i4 %m30

]]></Node>
<StgValue><ssdm name="sext_ln248_1"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:165 %mul_ln248 = mul i10 %sext_ln248, i10 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:166 %specfucore_ln30 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln248, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln30"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:167 %m35 = trunc i10 %mul_ln248

]]></Node>
<StgValue><ssdm name="m35"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="2" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:177 %trunc_ln251 = trunc i7 %mul_ln246

]]></Node>
<StgValue><ssdm name="trunc_ln251"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:178 %trunc_ln251_1 = trunc i10 %mul_ln248

]]></Node>
<StgValue><ssdm name="trunc_ln251_1"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:179 %m38 = add i2 %trunc_ln251_1, i2 %trunc_ln251

]]></Node>
<StgValue><ssdm name="m38"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:181 %sext_ln252 = sext i2 %m34

]]></Node>
<StgValue><ssdm name="sext_ln252"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:182 %sext_ln252_1 = sext i10 %add_ln249

]]></Node>
<StgValue><ssdm name="sext_ln252_1"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:183 %mul_ln252 = mul i12 %sext_ln252_1, i12 %sext_ln252

]]></Node>
<StgValue><ssdm name="mul_ln252"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:184 %specfucore_ln34 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln252, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln34"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:185 %m39 = trunc i12 %mul_ln252

]]></Node>
<StgValue><ssdm name="m39"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:172 %sext_ln250 = sext i2 %m34

]]></Node>
<StgValue><ssdm name="sext_ln250"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:173 %sext_ln250_1 = sext i3 %m33

]]></Node>
<StgValue><ssdm name="sext_ln250_1"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:174 %m37 = mul i5 %sext_ln250_1, i5 %sext_ln250

]]></Node>
<StgValue><ssdm name="m37"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:175 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i5 %m37, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:188 %sext_ln253 = sext i6 %m35

]]></Node>
<StgValue><ssdm name="sext_ln253"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:189 %mul_ln253 = mul i12 %sext_ln253, i12 %sext_ln253

]]></Node>
<StgValue><ssdm name="mul_ln253"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:190 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln253, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:191 %m40 = trunc i12 %mul_ln253

]]></Node>
<StgValue><ssdm name="m40"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:193 %sext_ln254 = sext i5 %m37

]]></Node>
<StgValue><ssdm name="sext_ln254"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:196 %add_ln255 = add i11 %m39, i11 %sext_ln254

]]></Node>
<StgValue><ssdm name="add_ln255"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:197 %sext_ln255 = sext i11 %add_ln255

]]></Node>
<StgValue><ssdm name="sext_ln255"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:199 %zext_ln256 = zext i11 %m39

]]></Node>
<StgValue><ssdm name="zext_ln256"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="13" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:200 %sext_ln256 = sext i2 %m38

]]></Node>
<StgValue><ssdm name="sext_ln256"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:201 %mul_ln256 = mul i13 %zext_ln256, i13 %sext_ln256

]]></Node>
<StgValue><ssdm name="mul_ln256"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:202 %m43 = trunc i13 %mul_ln256

]]></Node>
<StgValue><ssdm name="m43"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:203 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln256, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:797 %write_ln413 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_3, i16 %sext_ln255

]]></Node>
<StgValue><ssdm name="write_ln413"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:194 %sext_ln254_1 = sext i5 %m37

]]></Node>
<StgValue><ssdm name="sext_ln254_1"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:195 %m41 = add i10 %sext_ln254_1, i10 %m40

]]></Node>
<StgValue><ssdm name="m41"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:206 %sext_ln257_1 = sext i6 %m43

]]></Node>
<StgValue><ssdm name="sext_ln257_1"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:207 %trunc_ln258 = trunc i10 %m41

]]></Node>
<StgValue><ssdm name="trunc_ln258"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:209 %mul_ln259 = mul i10 %m41, i10 %sext_ln257_1

]]></Node>
<StgValue><ssdm name="mul_ln259"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="218" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:208 %m45 = mul i8 %trunc_ln258, i8 %trunc_ln258

]]></Node>
<StgValue><ssdm name="m45"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:210 %m46 = mul i10 %mul_ln259, i10 %m41

]]></Node>
<StgValue><ssdm name="m46"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:231 %sext_ln263 = sext i10 %m46

]]></Node>
<StgValue><ssdm name="sext_ln263"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:232 %sext_ln263_1 = sext i8 %m45

]]></Node>
<StgValue><ssdm name="sext_ln263_1"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:233 %add_ln263 = add i11 %sext_ln263, i11 %sext_ln263_1

]]></Node>
<StgValue><ssdm name="add_ln263"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:246 %trunc_ln267 = trunc i11 %add_ln263

]]></Node>
<StgValue><ssdm name="trunc_ln267"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:205 %sext_ln257 = sext i6 %m43

]]></Node>
<StgValue><ssdm name="sext_ln257"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="21" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:212 %sext_ln260 = sext i10 %m46

]]></Node>
<StgValue><ssdm name="sext_ln260"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:213 %zext_ln260 = zext i10 %m46

]]></Node>
<StgValue><ssdm name="zext_ln260"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:214 %zext_ln260_1 = zext i8 %m45

]]></Node>
<StgValue><ssdm name="zext_ln260_1"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:215 %mul_ln260 = mul i15 %zext_ln260, i15 %zext_ln260_1

]]></Node>
<StgValue><ssdm name="mul_ln260"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:216 %m47 = trunc i15 %mul_ln260

]]></Node>
<StgValue><ssdm name="m47"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:217 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln260, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:220 %mul_ln261 = mul i15 %zext_ln260, i15 %sext_ln257

]]></Node>
<StgValue><ssdm name="mul_ln261"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:221 %m48 = trunc i15 %mul_ln261

]]></Node>
<StgValue><ssdm name="m48"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:222 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln261, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="21" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:235 %sext_ln264 = sext i11 %add_ln263

]]></Node>
<StgValue><ssdm name="sext_ln264"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.104:236 %mul_ln264 = mul i21 %sext_ln264, i21 %sext_ln260

]]></Node>
<StgValue><ssdm name="mul_ln264"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:237 %specfucore_ln46 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln264, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln46"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.104:238 %m51 = trunc i21 %mul_ln264

]]></Node>
<StgValue><ssdm name="m51"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:798 %sext_ln414 = sext i12 %m51

]]></Node>
<StgValue><ssdm name="sext_ln414"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:799 %write_ln414 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_4, i16 %sext_ln414

]]></Node>
<StgValue><ssdm name="write_ln414"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:225 %zext_ln262 = zext i7 %m48

]]></Node>
<StgValue><ssdm name="zext_ln262"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:227 %mul_ln262 = mul i15 %zext_ln262, i15 %zext_ln260_1

]]></Node>
<StgValue><ssdm name="mul_ln262"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:228 %m49 = trunc i15 %mul_ln262

]]></Node>
<StgValue><ssdm name="m49"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:229 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln262, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:248 %mul_ln268 = mul i7 %m47, i7 %m48

]]></Node>
<StgValue><ssdm name="mul_ln268"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:226 %zext_ln262_1 = zext i7 %m48

]]></Node>
<StgValue><ssdm name="zext_ln262_1"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:241 %zext_ln266 = zext i7 %m49

]]></Node>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:242 %mul_ln266 = mul i14 %zext_ln262_1, i14 %zext_ln266

]]></Node>
<StgValue><ssdm name="mul_ln266"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:243 %m53 = trunc i14 %mul_ln266

]]></Node>
<StgValue><ssdm name="m53"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:244 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln266, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="250" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:247 %add_ln269 = add i7 %m53, i7 %trunc_ln267

]]></Node>
<StgValue><ssdm name="add_ln269"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:249 %m55 = mul i7 %mul_ln268, i7 %mul_ln268

]]></Node>
<StgValue><ssdm name="m55"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:250 %trunc_ln270 = trunc i7 %add_ln269

]]></Node>
<StgValue><ssdm name="trunc_ln270"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:251 %m57 = mul i4 %trunc_ln270, i4 %trunc_ln270

]]></Node>
<StgValue><ssdm name="m57"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:260 %add_ln273 = add i7 %add_ln269, i7 %m55

]]></Node>
<StgValue><ssdm name="add_ln273"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:261 %m60 = mul i7 %add_ln273, i7 %m55

]]></Node>
<StgValue><ssdm name="m60"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="256" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:252 %m58 = mul i4 %m57, i4 %m57

]]></Node>
<StgValue><ssdm name="m58"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:254 %zext_ln272 = zext i4 %m57

]]></Node>
<StgValue><ssdm name="zext_ln272"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:255 %zext_ln272_1 = zext i4 %m58

]]></Node>
<StgValue><ssdm name="zext_ln272_1"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:256 %mul_ln272 = mul i8 %zext_ln272, i8 %zext_ln272_1

]]></Node>
<StgValue><ssdm name="mul_ln272"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:257 %m59 = trunc i8 %mul_ln272

]]></Node>
<StgValue><ssdm name="m59"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:258 %specfucore_ln54 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln272, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln54"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:261 %m60 = mul i7 %add_ln273, i7 %m55

]]></Node>
<StgValue><ssdm name="m60"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="3" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:262 %trunc_ln274 = trunc i8 %mul_ln272

]]></Node>
<StgValue><ssdm name="trunc_ln274"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:263 %trunc_ln274_1 = trunc i4 %m58

]]></Node>
<StgValue><ssdm name="trunc_ln274_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="265" st_id="23" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:261 %m60 = mul i7 %add_ln273, i7 %m55

]]></Node>
<StgValue><ssdm name="m60"/></StgValue>
</operation>

<operation id="266" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:264 %m61 = add i3 %trunc_ln274, i3 %trunc_ln274_1

]]></Node>
<StgValue><ssdm name="m61"/></StgValue>
</operation>

<operation id="267" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:266 %zext_ln275 = zext i4 %m59

]]></Node>
<StgValue><ssdm name="zext_ln275"/></StgValue>
</operation>

<operation id="268" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:267 %mul_ln275 = mul i8 %zext_ln272, i8 %zext_ln275

]]></Node>
<StgValue><ssdm name="mul_ln275"/></StgValue>
</operation>

<operation id="269" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:268 %m62 = trunc i8 %mul_ln275

]]></Node>
<StgValue><ssdm name="m62"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:269 %specfucore_ln57 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln275, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln57"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="271" st_id="24" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:261 %m60 = mul i7 %add_ln273, i7 %m55

]]></Node>
<StgValue><ssdm name="m60"/></StgValue>
</operation>

<operation id="272" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:272 %zext_ln276 = zext i4 %m62

]]></Node>
<StgValue><ssdm name="zext_ln276"/></StgValue>
</operation>

<operation id="273" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:273 %mul_ln276 = mul i7 %zext_ln276, i7 %zext_ln276

]]></Node>
<StgValue><ssdm name="mul_ln276"/></StgValue>
</operation>

<operation id="274" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:274 %m63 = trunc i7 %mul_ln276

]]></Node>
<StgValue><ssdm name="m63"/></StgValue>
</operation>

<operation id="275" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:275 %specfucore_ln58 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln276, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln58"/></StgValue>
</operation>

<operation id="276" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:278 %sext_ln277 = sext i3 %m61

]]></Node>
<StgValue><ssdm name="sext_ln277"/></StgValue>
</operation>

<operation id="277" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:279 %sext_ln277_1 = sext i7 %m60

]]></Node>
<StgValue><ssdm name="sext_ln277_1"/></StgValue>
</operation>

<operation id="278" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:280 %m64 = mul i10 %sext_ln277_1, i10 %sext_ln277

]]></Node>
<StgValue><ssdm name="m64"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:281 %specfucore_ln59 = specfucore void @_ssdm_op_SpecFUCore, i10 %m64, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln59"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:284 %specfucore_ln60 = specfucore void @_ssdm_op_SpecFUCore, i10 %m64, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln60"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:285 %m65 = trunc i10 %m64

]]></Node>
<StgValue><ssdm name="m65"/></StgValue>
</operation>

<operation id="282" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:303 %trunc_ln282 = trunc i10 %m64

]]></Node>
<StgValue><ssdm name="trunc_ln282"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="283" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="13" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:288 %sext_ln279 = sext i10 %m64

]]></Node>
<StgValue><ssdm name="sext_ln279"/></StgValue>
</operation>

<operation id="284" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="13" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:289 %sext_ln279_1 = sext i3 %m65

]]></Node>
<StgValue><ssdm name="sext_ln279_1"/></StgValue>
</operation>

<operation id="285" st_id="25" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:290 %mul_ln279 = mul i13 %sext_ln279, i13 %sext_ln279_1

]]></Node>
<StgValue><ssdm name="mul_ln279"/></StgValue>
</operation>

<operation id="286" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:291 %specfucore_ln61 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln279, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln61"/></StgValue>
</operation>

<operation id="287" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:292 %m66 = trunc i13 %mul_ln279

]]></Node>
<StgValue><ssdm name="m66"/></StgValue>
</operation>

<operation id="288" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:295 %sext_ln280 = sext i3 %m63

]]></Node>
<StgValue><ssdm name="sext_ln280"/></StgValue>
</operation>

<operation id="289" st_id="25" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:296 %mul_ln280 = mul i7 %zext_ln276, i7 %sext_ln280

]]></Node>
<StgValue><ssdm name="mul_ln280"/></StgValue>
</operation>

<operation id="290" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:297 %m67 = trunc i7 %mul_ln280

]]></Node>
<StgValue><ssdm name="m67"/></StgValue>
</operation>

<operation id="291" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:298 %specfucore_ln62 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln280, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln62"/></StgValue>
</operation>

<operation id="292" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:300 %sext_ln281 = sext i3 %m65

]]></Node>
<StgValue><ssdm name="sext_ln281"/></StgValue>
</operation>

<operation id="293" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:301 %sext_ln281_1 = sext i3 %m63

]]></Node>
<StgValue><ssdm name="sext_ln281_1"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:302 %m68 = add i4 %sext_ln281_1, i4 %sext_ln281

]]></Node>
<StgValue><ssdm name="m68"/></StgValue>
</operation>

<operation id="295" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:304 %m69 = mul i9 %trunc_ln282, i9 %trunc_ln282

]]></Node>
<StgValue><ssdm name="m69"/></StgValue>
</operation>

<operation id="296" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:305 %trunc_ln283 = trunc i9 %m69

]]></Node>
<StgValue><ssdm name="trunc_ln283"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:800 %sext_ln415 = sext i4 %m67

]]></Node>
<StgValue><ssdm name="sext_ln415"/></StgValue>
</operation>

<operation id="298" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:801 %write_ln415 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_5, i16 %sext_ln415

]]></Node>
<StgValue><ssdm name="write_ln415"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="299" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="20" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:308 %sext_ln284 = sext i11 %m66

]]></Node>
<StgValue><ssdm name="sext_ln284"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="20" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:309 %sext_ln284_1 = sext i9 %m69

]]></Node>
<StgValue><ssdm name="sext_ln284_1"/></StgValue>
</operation>

<operation id="301" st_id="26" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.104:310 %mul_ln284 = mul i20 %sext_ln284, i20 %sext_ln284_1

]]></Node>
<StgValue><ssdm name="mul_ln284"/></StgValue>
</operation>

<operation id="302" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:311 %specfucore_ln66 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln284, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln66"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.104:312 %m71 = trunc i20 %mul_ln284

]]></Node>
<StgValue><ssdm name="m71"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="304" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:306 %m70 = add i4 %m68, i4 %trunc_ln283

]]></Node>
<StgValue><ssdm name="m70"/></StgValue>
</operation>

<operation id="305" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:316 %zext_ln285 = zext i11 %m71

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="306" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:317 %sext_ln285_1 = sext i4 %m68

]]></Node>
<StgValue><ssdm name="sext_ln285_1"/></StgValue>
</operation>

<operation id="307" st_id="27" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:318 %mul_ln285 = mul i15 %zext_ln285, i15 %sext_ln285_1

]]></Node>
<StgValue><ssdm name="mul_ln285"/></StgValue>
</operation>

<operation id="308" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:319 %m72 = trunc i15 %mul_ln285

]]></Node>
<StgValue><ssdm name="m72"/></StgValue>
</operation>

<operation id="309" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:320 %specfucore_ln67 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln285, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln67"/></StgValue>
</operation>

<operation id="310" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:323 %specfucore_ln68 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln285, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln68"/></StgValue>
</operation>

<operation id="311" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:324 %m73 = trunc i15 %mul_ln285

]]></Node>
<StgValue><ssdm name="m73"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="312" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="21" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:315 %sext_ln285 = sext i11 %m71

]]></Node>
<StgValue><ssdm name="sext_ln285"/></StgValue>
</operation>

<operation id="313" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="21" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:327 %sext_ln287 = sext i10 %m72

]]></Node>
<StgValue><ssdm name="sext_ln287"/></StgValue>
</operation>

<operation id="314" st_id="28" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.104:328 %mul_ln287 = mul i21 %sext_ln285, i21 %sext_ln287

]]></Node>
<StgValue><ssdm name="mul_ln287"/></StgValue>
</operation>

<operation id="315" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:329 %specfucore_ln69 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln287, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln69"/></StgValue>
</operation>

<operation id="316" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:332 %sext_ln288 = sext i4 %m73

]]></Node>
<StgValue><ssdm name="sext_ln288"/></StgValue>
</operation>

<operation id="317" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:333 %sext_ln288_1 = sext i4 %m70

]]></Node>
<StgValue><ssdm name="sext_ln288_1"/></StgValue>
</operation>

<operation id="318" st_id="28" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:334 %mul_ln288 = mul i8 %sext_ln288, i8 %sext_ln288_1

]]></Node>
<StgValue><ssdm name="mul_ln288"/></StgValue>
</operation>

<operation id="319" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:335 %specfucore_ln70 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln288, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln70"/></StgValue>
</operation>

<operation id="320" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:336 %m75 = trunc i8 %mul_ln288

]]></Node>
<StgValue><ssdm name="m75"/></StgValue>
</operation>

<operation id="321" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.104:339 %trunc_ln289 = trunc i21 %mul_ln287

]]></Node>
<StgValue><ssdm name="trunc_ln289"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:341 %sext_ln290 = sext i4 %m73

]]></Node>
<StgValue><ssdm name="sext_ln290"/></StgValue>
</operation>

<operation id="323" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:342 %m77 = mul i6 %sext_ln290, i6 %sext_ln290

]]></Node>
<StgValue><ssdm name="m77"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="324" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:338 %sext_ln289 = sext i11 %m71

]]></Node>
<StgValue><ssdm name="sext_ln289"/></StgValue>
</operation>

<operation id="325" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:340 %m76 = mul i12 %trunc_ln289, i12 %sext_ln289

]]></Node>
<StgValue><ssdm name="m76"/></StgValue>
</operation>

<operation id="326" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="13" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:344 %sext_ln291 = sext i6 %m77

]]></Node>
<StgValue><ssdm name="sext_ln291"/></StgValue>
</operation>

<operation id="327" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="13" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:345 %sext_ln291_1 = sext i7 %m75

]]></Node>
<StgValue><ssdm name="sext_ln291_1"/></StgValue>
</operation>

<operation id="328" st_id="29" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:346 %mul_ln291 = mul i13 %sext_ln291_1, i13 %sext_ln291

]]></Node>
<StgValue><ssdm name="mul_ln291"/></StgValue>
</operation>

<operation id="329" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:347 %specfucore_ln73 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln291, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln73"/></StgValue>
</operation>

<operation id="330" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:348 %m78 = trunc i13 %mul_ln291

]]></Node>
<StgValue><ssdm name="m78"/></StgValue>
</operation>

<operation id="331" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:350 %sext_ln292 = sext i6 %m77

]]></Node>
<StgValue><ssdm name="sext_ln292"/></StgValue>
</operation>

<operation id="332" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:351 %sext_ln292_1 = sext i7 %m75

]]></Node>
<StgValue><ssdm name="sext_ln292_1"/></StgValue>
</operation>

<operation id="333" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:352 %add_ln292 = add i8 %sext_ln292_1, i8 %sext_ln292

]]></Node>
<StgValue><ssdm name="add_ln292"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:802 %sext_ln416 = sext i12 %m76

]]></Node>
<StgValue><ssdm name="sext_ln416"/></StgValue>
</operation>

<operation id="335" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:803 %write_ln416 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_6, i16 %sext_ln416

]]></Node>
<StgValue><ssdm name="write_ln416"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="336" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:356 %sext_ln294 = sext i8 %add_ln292

]]></Node>
<StgValue><ssdm name="sext_ln294"/></StgValue>
</operation>

<operation id="337" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:357 %m81 = mul i12 %m78, i12 %sext_ln294

]]></Node>
<StgValue><ssdm name="m81"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="338" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:353 %sext_ln293 = sext i7 %m75

]]></Node>
<StgValue><ssdm name="sext_ln293"/></StgValue>
</operation>

<operation id="339" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:354 %sext_ln293_1 = sext i8 %add_ln292

]]></Node>
<StgValue><ssdm name="sext_ln293_1"/></StgValue>
</operation>

<operation id="340" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:355 %m80 = mul i15 %sext_ln293_1, i15 %sext_ln293

]]></Node>
<StgValue><ssdm name="m80"/></StgValue>
</operation>

<operation id="341" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:358 %sext_ln296 = sext i6 %m77

]]></Node>
<StgValue><ssdm name="sext_ln296"/></StgValue>
</operation>

<operation id="342" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:359 %trunc_ln296 = trunc i15 %m80

]]></Node>
<StgValue><ssdm name="trunc_ln296"/></StgValue>
</operation>

<operation id="343" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:360 %mul_ln296 = mul i12 %m81, i12 %sext_ln296

]]></Node>
<StgValue><ssdm name="mul_ln296"/></StgValue>
</operation>

<operation id="344" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:362 %trunc_ln297 = trunc i15 %m80

]]></Node>
<StgValue><ssdm name="trunc_ln297"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="345" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:361 %m83 = mul i12 %mul_ln296, i12 %trunc_ln296

]]></Node>
<StgValue><ssdm name="m83"/></StgValue>
</operation>

<operation id="346" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:363 %m84 = mul i10 %trunc_ln297, i10 %trunc_ln297

]]></Node>
<StgValue><ssdm name="m84"/></StgValue>
</operation>

<operation id="347" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:379 %trunc_ln301 = trunc i10 %m84

]]></Node>
<StgValue><ssdm name="trunc_ln301"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="348" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="19" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:365 %zext_ln299 = zext i12 %m81

]]></Node>
<StgValue><ssdm name="zext_ln299"/></StgValue>
</operation>

<operation id="349" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="21" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:367 %zext_ln299_2 = zext i12 %m83

]]></Node>
<StgValue><ssdm name="zext_ln299_2"/></StgValue>
</operation>

<operation id="350" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="19" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:368 %zext_ln299_3 = zext i12 %m83

]]></Node>
<StgValue><ssdm name="zext_ln299_3"/></StgValue>
</operation>

<operation id="351" st_id="33" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.104:369 %mul_ln299 = mul i19 %zext_ln299, i19 %zext_ln299_3

]]></Node>
<StgValue><ssdm name="mul_ln299"/></StgValue>
</operation>

<operation id="352" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.104:370 %m86 = trunc i19 %mul_ln299

]]></Node>
<StgValue><ssdm name="m86"/></StgValue>
</operation>

<operation id="353" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:371 %specfucore_ln81 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln299, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln81"/></StgValue>
</operation>

<operation id="354" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="21" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:374 %zext_ln300 = zext i10 %m84

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="355" st_id="33" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.104:375 %mul_ln300 = mul i21 %zext_ln300, i21 %zext_ln299_2

]]></Node>
<StgValue><ssdm name="mul_ln300"/></StgValue>
</operation>

<operation id="356" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.104:376 %m87 = trunc i21 %mul_ln300

]]></Node>
<StgValue><ssdm name="m87"/></StgValue>
</operation>

<operation id="357" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:377 %specfucore_ln82 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln300, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln82"/></StgValue>
</operation>

<operation id="358" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.104:380 %trunc_ln301_1 = trunc i21 %mul_ln300

]]></Node>
<StgValue><ssdm name="trunc_ln301_1"/></StgValue>
</operation>

<operation id="359" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:804 %sext_ln417 = sext i9 %m86

]]></Node>
<StgValue><ssdm name="sext_ln417"/></StgValue>
</operation>

<operation id="360" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:805 %write_ln417 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_7, i16 %sext_ln417

]]></Node>
<StgValue><ssdm name="write_ln417"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="361" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="15" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:366 %zext_ln299_1 = zext i12 %m83

]]></Node>
<StgValue><ssdm name="zext_ln299_1"/></StgValue>
</operation>

<operation id="362" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:381 %m88 = mul i6 %trunc_ln301_1, i6 %trunc_ln301

]]></Node>
<StgValue><ssdm name="m88"/></StgValue>
</operation>

<operation id="363" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:382 %sext_ln302 = sext i12 %m83

]]></Node>
<StgValue><ssdm name="sext_ln302"/></StgValue>
</operation>

<operation id="364" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="14" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:383 %sext_ln302_1 = sext i10 %m87

]]></Node>
<StgValue><ssdm name="sext_ln302_1"/></StgValue>
</operation>

<operation id="365" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:384 %m89 = mul i14 %sext_ln302, i14 %sext_ln302_1

]]></Node>
<StgValue><ssdm name="m89"/></StgValue>
</operation>

<operation id="366" st_id="34" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:386 %mul_ln303 = mul i15 %zext_ln299_1, i15 %zext_ln299_1

]]></Node>
<StgValue><ssdm name="mul_ln303"/></StgValue>
</operation>

<operation id="367" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:387 %m90 = trunc i15 %mul_ln303

]]></Node>
<StgValue><ssdm name="m90"/></StgValue>
</operation>

<operation id="368" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:388 %specfucore_ln85 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln303, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln85"/></StgValue>
</operation>

<operation id="369" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:390 %sext_ln304 = sext i6 %m88

]]></Node>
<StgValue><ssdm name="sext_ln304"/></StgValue>
</operation>

<operation id="370" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:391 %sext_ln304_1 = sext i10 %m87

]]></Node>
<StgValue><ssdm name="sext_ln304_1"/></StgValue>
</operation>

<operation id="371" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:392 %add_ln304 = add i11 %sext_ln304_1, i11 %sext_ln304

]]></Node>
<StgValue><ssdm name="add_ln304"/></StgValue>
</operation>

<operation id="372" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:393 %trunc_ln305 = trunc i14 %m89

]]></Node>
<StgValue><ssdm name="trunc_ln305"/></StgValue>
</operation>

<operation id="373" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:806 %sext_ln418 = sext i11 %add_ln304

]]></Node>
<StgValue><ssdm name="sext_ln418"/></StgValue>
</operation>

<operation id="374" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:807 %write_ln418 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_8, i16 %sext_ln418

]]></Node>
<StgValue><ssdm name="write_ln418"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="375" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:394 %sext_ln305 = sext i10 %m87

]]></Node>
<StgValue><ssdm name="sext_ln305"/></StgValue>
</operation>

<operation id="376" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:395 %m92 = mul i12 %trunc_ln305, i12 %sext_ln305

]]></Node>
<StgValue><ssdm name="m92"/></StgValue>
</operation>

<operation id="377" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="15" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:397 %zext_ln306 = zext i14 %m89

]]></Node>
<StgValue><ssdm name="zext_ln306"/></StgValue>
</operation>

<operation id="378" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:398 %zext_ln306_1 = zext i7 %m90

]]></Node>
<StgValue><ssdm name="zext_ln306_1"/></StgValue>
</operation>

<operation id="379" st_id="35" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:399 %mul_ln306 = mul i15 %zext_ln306, i15 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="mul_ln306"/></StgValue>
</operation>

<operation id="380" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:400 %m93 = trunc i15 %mul_ln306

]]></Node>
<StgValue><ssdm name="m93"/></StgValue>
</operation>

<operation id="381" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:401 %specfucore_ln88 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln306, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln88"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="382" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:410 %zext_ln308 = zext i7 %m93

]]></Node>
<StgValue><ssdm name="zext_ln308"/></StgValue>
</operation>

<operation id="383" st_id="36" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:411 %mul_ln308 = mul i11 %zext_ln308, i11 %zext_ln308

]]></Node>
<StgValue><ssdm name="mul_ln308"/></StgValue>
</operation>

<operation id="384" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:412 %m95 = trunc i11 %mul_ln308

]]></Node>
<StgValue><ssdm name="m95"/></StgValue>
</operation>

<operation id="385" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:413 %specfucore_ln90 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln308, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln90"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="386" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:404 %sext_ln307 = sext i12 %m92

]]></Node>
<StgValue><ssdm name="sext_ln307"/></StgValue>
</operation>

<operation id="387" st_id="37" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.104:405 %mul_ln307 = mul i24 %sext_ln307, i24 %sext_ln307

]]></Node>
<StgValue><ssdm name="mul_ln307"/></StgValue>
</operation>

<operation id="388" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:406 %specfucore_ln89 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln307, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln89"/></StgValue>
</operation>

<operation id="389" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.104:407 %m94 = trunc i24 %mul_ln307

]]></Node>
<StgValue><ssdm name="m94"/></StgValue>
</operation>

<operation id="390" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:417 %zext_ln310 = zext i5 %m95

]]></Node>
<StgValue><ssdm name="zext_ln310"/></StgValue>
</operation>

<operation id="391" st_id="37" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:418 %mul_ln310 = mul i11 %zext_ln310, i11 %zext_ln308

]]></Node>
<StgValue><ssdm name="mul_ln310"/></StgValue>
</operation>

<operation id="392" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:419 %m97 = trunc i11 %mul_ln310

]]></Node>
<StgValue><ssdm name="m97"/></StgValue>
</operation>

<operation id="393" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:420 %specfucore_ln92 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln310, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln92"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="394" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:415 %m96 = shl i12 %m92, i12 1

]]></Node>
<StgValue><ssdm name="m96"/></StgValue>
</operation>

<operation id="395" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:422 %sext_ln312_1 = sext i7 %m93

]]></Node>
<StgValue><ssdm name="sext_ln312_1"/></StgValue>
</operation>

<operation id="396" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:423 %sext_ln312 = sext i5 %m97

]]></Node>
<StgValue><ssdm name="sext_ln312"/></StgValue>
</operation>

<operation id="397" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:424 %m99 = mul i12 %m94, i12 %sext_ln312

]]></Node>
<StgValue><ssdm name="m99"/></StgValue>
</operation>

<operation id="398" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:426 %trunc_ln313 = trunc i12 %m99

]]></Node>
<StgValue><ssdm name="trunc_ln313"/></StgValue>
</operation>

<operation id="399" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:435 %sext_ln314 = sext i5 %m97

]]></Node>
<StgValue><ssdm name="sext_ln314"/></StgValue>
</operation>

<operation id="400" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:436 %add_ln314 = add i8 %sext_ln312_1, i8 %sext_ln314

]]></Node>
<StgValue><ssdm name="add_ln314"/></StgValue>
</operation>

<operation id="401" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:437 %sext_ln314_1 = sext i8 %add_ln314

]]></Node>
<StgValue><ssdm name="sext_ln314_1"/></StgValue>
</operation>

<operation id="402" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:438 %m101 = add i12 %sext_ln314_1, i12 %m96

]]></Node>
<StgValue><ssdm name="m101"/></StgValue>
</operation>

<operation id="403" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="5" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:440 %trunc_ln315 = trunc i12 %m101

]]></Node>
<StgValue><ssdm name="trunc_ln315"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="404" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:427 %zext_ln313 = zext i5 %trunc_ln313

]]></Node>
<StgValue><ssdm name="zext_ln313"/></StgValue>
</operation>

<operation id="405" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:428 %zext_ln313_1 = zext i12 %m99

]]></Node>
<StgValue><ssdm name="zext_ln313_1"/></StgValue>
</operation>

<operation id="406" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="19" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:429 %zext_ln313_2 = zext i12 %m99

]]></Node>
<StgValue><ssdm name="zext_ln313_2"/></StgValue>
</operation>

<operation id="407" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="19" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:430 %zext_ln313_3 = zext i12 %m96

]]></Node>
<StgValue><ssdm name="zext_ln313_3"/></StgValue>
</operation>

<operation id="408" st_id="39" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.104:431 %mul_ln313 = mul i19 %zext_ln313_2, i19 %zext_ln313_3

]]></Node>
<StgValue><ssdm name="mul_ln313"/></StgValue>
</operation>

<operation id="409" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.104:432 %m100 = trunc i19 %mul_ln313

]]></Node>
<StgValue><ssdm name="m100"/></StgValue>
</operation>

<operation id="410" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:433 %specfucore_ln95 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln313, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln95"/></StgValue>
</operation>

<operation id="411" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:442 %zext_ln315_1 = zext i12 %m101

]]></Node>
<StgValue><ssdm name="zext_ln315_1"/></StgValue>
</operation>

<operation id="412" st_id="39" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.104:443 %mul_ln315 = mul i24 %zext_ln313_1, i24 %zext_ln315_1

]]></Node>
<StgValue><ssdm name="mul_ln315"/></StgValue>
</operation>

<operation id="413" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.104:444 %m102 = trunc i24 %mul_ln315

]]></Node>
<StgValue><ssdm name="m102"/></StgValue>
</operation>

<operation id="414" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:445 %specfucore_ln97 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln315, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln97"/></StgValue>
</operation>

<operation id="415" st_id="39" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:454 %mul_ln317 = mul i10 %zext_ln313, i10 %zext_ln313

]]></Node>
<StgValue><ssdm name="mul_ln317"/></StgValue>
</operation>

<operation id="416" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:455 %m104 = trunc i10 %mul_ln317

]]></Node>
<StgValue><ssdm name="m104"/></StgValue>
</operation>

<operation id="417" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:456 %specfucore_ln99 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln317, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln99"/></StgValue>
</operation>

<operation id="418" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:808 %sext_ln419 = sext i12 %m102

]]></Node>
<StgValue><ssdm name="sext_ln419"/></StgValue>
</operation>

<operation id="419" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:809 %write_ln419 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_9, i16 %sext_ln419

]]></Node>
<StgValue><ssdm name="write_ln419"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="420" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:441 %zext_ln315 = zext i5 %trunc_ln315

]]></Node>
<StgValue><ssdm name="zext_ln315"/></StgValue>
</operation>

<operation id="421" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="18" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:448 %sext_ln316 = sext i9 %m100

]]></Node>
<StgValue><ssdm name="sext_ln316"/></StgValue>
</operation>

<operation id="422" st_id="40" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.104:449 %mul_ln316 = mul i18 %sext_ln316, i18 %sext_ln316

]]></Node>
<StgValue><ssdm name="mul_ln316"/></StgValue>
</operation>

<operation id="423" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:450 %specfucore_ln98 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln316, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln98"/></StgValue>
</operation>

<operation id="424" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="13" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.104:451 %m103 = trunc i18 %mul_ln316

]]></Node>
<StgValue><ssdm name="m103"/></StgValue>
</operation>

<operation id="425" st_id="40" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:459 %mul_ln318 = mul i10 %zext_ln315, i10 %zext_ln315

]]></Node>
<StgValue><ssdm name="mul_ln318"/></StgValue>
</operation>

<operation id="426" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:460 %trunc_ln321 = trunc i10 %mul_ln318

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="427" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:461 %specfucore_ln100 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln318, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln100"/></StgValue>
</operation>

<operation id="428" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:463 %m106 = mul i5 %trunc_ln315, i5 %m104

]]></Node>
<StgValue><ssdm name="m106"/></StgValue>
</operation>

<operation id="429" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:464 %m107 = mul i5 %m106, i5 %m104

]]></Node>
<StgValue><ssdm name="m107"/></StgValue>
</operation>

<operation id="430" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:810 %sext_ln420 = sext i13 %m103

]]></Node>
<StgValue><ssdm name="sext_ln420"/></StgValue>
</operation>

<operation id="431" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:811 %write_ln420 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_10, i16 %sext_ln420

]]></Node>
<StgValue><ssdm name="write_ln420"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="432" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:465 %m108 = add i5 %trunc_ln321, i5 %m107

]]></Node>
<StgValue><ssdm name="m108"/></StgValue>
</operation>

<operation id="433" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:467 %zext_ln322 = zext i5 %m108

]]></Node>
<StgValue><ssdm name="zext_ln322"/></StgValue>
</operation>

<operation id="434" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:468 %zext_ln322_1 = zext i5 %m106

]]></Node>
<StgValue><ssdm name="zext_ln322_1"/></StgValue>
</operation>

<operation id="435" st_id="41" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:469 %mul_ln322 = mul i10 %zext_ln322_1, i10 %zext_ln322

]]></Node>
<StgValue><ssdm name="mul_ln322"/></StgValue>
</operation>

<operation id="436" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:470 %m109 = trunc i10 %mul_ln322

]]></Node>
<StgValue><ssdm name="m109"/></StgValue>
</operation>

<operation id="437" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:471 %specfucore_ln104 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln322, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln104"/></StgValue>
</operation>

<operation id="438" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="3" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:473 %trunc_ln326 = trunc i10 %mul_ln322

]]></Node>
<StgValue><ssdm name="trunc_ln326"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="439" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:474 %m112 = mul i5 %m109, i5 %m107

]]></Node>
<StgValue><ssdm name="m112"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="440" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:477 %m116 = mul i5 %m109, i5 %m112

]]></Node>
<StgValue><ssdm name="m116"/></StgValue>
</operation>

<operation id="441" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:478 %add_ln330 = add i5 %m112, i5 %m109

]]></Node>
<StgValue><ssdm name="add_ln330"/></StgValue>
</operation>

<operation id="442" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:479 %add_ln333 = add i5 %m109, i5 %add_ln330

]]></Node>
<StgValue><ssdm name="add_ln333"/></StgValue>
</operation>

<operation id="443" st_id="43" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:480 %mul_ln333 = mul i5 %m109, i5 %add_ln333

]]></Node>
<StgValue><ssdm name="mul_ln333"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="444" st_id="44" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:480 %mul_ln333 = mul i5 %m109, i5 %add_ln333

]]></Node>
<StgValue><ssdm name="mul_ln333"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="445" st_id="45" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:480 %mul_ln333 = mul i5 %m109, i5 %add_ln333

]]></Node>
<StgValue><ssdm name="mul_ln333"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="446" st_id="46" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:480 %mul_ln333 = mul i5 %m109, i5 %add_ln333

]]></Node>
<StgValue><ssdm name="mul_ln333"/></StgValue>
</operation>

<operation id="447" st_id="46" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:488 %m120 = mul i5 %mul_ln333, i5 %m116

]]></Node>
<StgValue><ssdm name="m120"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="448" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:475 %mul_ln327 = mul i3 %trunc_ln326, i3 %trunc_ln326

]]></Node>
<StgValue><ssdm name="mul_ln327"/></StgValue>
</operation>

<operation id="449" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:476 %m114 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %mul_ln327, i2 0

]]></Node>
<StgValue><ssdm name="m114"/></StgValue>
</operation>

<operation id="450" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:482 %zext_ln332 = zext i5 %m116

]]></Node>
<StgValue><ssdm name="zext_ln332"/></StgValue>
</operation>

<operation id="451" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:483 %zext_ln332_1 = zext i5 %m114

]]></Node>
<StgValue><ssdm name="zext_ln332_1"/></StgValue>
</operation>

<operation id="452" st_id="47" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:484 %mul_ln332 = mul i10 %zext_ln332, i10 %zext_ln332_1

]]></Node>
<StgValue><ssdm name="mul_ln332"/></StgValue>
</operation>

<operation id="453" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:485 %m119 = trunc i10 %mul_ln332

]]></Node>
<StgValue><ssdm name="m119"/></StgValue>
</operation>

<operation id="454" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:486 %specfucore_ln114 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln332, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln114"/></StgValue>
</operation>

<operation id="455" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:490 %zext_ln334 = zext i5 %m120

]]></Node>
<StgValue><ssdm name="zext_ln334"/></StgValue>
</operation>

<operation id="456" st_id="47" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:491 %mul_ln334 = mul i10 %zext_ln332, i10 %zext_ln334

]]></Node>
<StgValue><ssdm name="mul_ln334"/></StgValue>
</operation>

<operation id="457" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:492 %trunc_ln337 = trunc i10 %mul_ln334

]]></Node>
<StgValue><ssdm name="trunc_ln337"/></StgValue>
</operation>

<operation id="458" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:493 %specfucore_ln116 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln334, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="459" st_id="48" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:495 %m122 = mul i5 %trunc_ln337, i5 %m119

]]></Node>
<StgValue><ssdm name="m122"/></StgValue>
</operation>

<operation id="460" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:502 %m124 = add i5 %trunc_ln337, i5 %m119

]]></Node>
<StgValue><ssdm name="m124"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="461" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:497 %zext_ln336 = zext i5 %m122

]]></Node>
<StgValue><ssdm name="zext_ln336"/></StgValue>
</operation>

<operation id="462" st_id="49" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:498 %mul_ln336 = mul i10 %zext_ln336, i10 %zext_ln336

]]></Node>
<StgValue><ssdm name="mul_ln336"/></StgValue>
</operation>

<operation id="463" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:499 %m123 = trunc i10 %mul_ln336

]]></Node>
<StgValue><ssdm name="m123"/></StgValue>
</operation>

<operation id="464" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:500 %specfucore_ln118 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln336, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln118"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="465" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:503 %m125 = mul i5 %m120, i5 %m123

]]></Node>
<StgValue><ssdm name="m125"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="466" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:505 %zext_ln340 = zext i5 %m125

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="467" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:506 %zext_ln340_1 = zext i5 %m124

]]></Node>
<StgValue><ssdm name="zext_ln340_1"/></StgValue>
</operation>

<operation id="468" st_id="51" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:507 %mul_ln340 = mul i10 %zext_ln340_1, i10 %zext_ln340

]]></Node>
<StgValue><ssdm name="mul_ln340"/></StgValue>
</operation>

<operation id="469" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:508 %m127 = trunc i10 %mul_ln340

]]></Node>
<StgValue><ssdm name="m127"/></StgValue>
</operation>

<operation id="470" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:509 %specfucore_ln122 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln340, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln122"/></StgValue>
</operation>

<operation id="471" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:511 %m128 = mul i5 %m125, i5 %m123

]]></Node>
<StgValue><ssdm name="m128"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="472" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:514 %zext_ln343 = zext i5 %m123

]]></Node>
<StgValue><ssdm name="zext_ln343"/></StgValue>
</operation>

<operation id="473" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:515 %zext_ln343_1 = zext i5 %m127

]]></Node>
<StgValue><ssdm name="zext_ln343_1"/></StgValue>
</operation>

<operation id="474" st_id="52" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:516 %mul_ln343 = mul i10 %zext_ln343, i10 %zext_ln343_1

]]></Node>
<StgValue><ssdm name="mul_ln343"/></StgValue>
</operation>

<operation id="475" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:517 %m130 = trunc i10 %mul_ln343

]]></Node>
<StgValue><ssdm name="m130"/></StgValue>
</operation>

<operation id="476" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:518 %specfucore_ln125 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln343, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln125"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="477" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:521 %zext_ln344 = zext i5 %m128

]]></Node>
<StgValue><ssdm name="zext_ln344"/></StgValue>
</operation>

<operation id="478" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:522 %zext_ln344_1 = zext i5 %m130

]]></Node>
<StgValue><ssdm name="zext_ln344_1"/></StgValue>
</operation>

<operation id="479" st_id="53" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:523 %mul_ln344 = mul i10 %zext_ln344, i10 %zext_ln344_1

]]></Node>
<StgValue><ssdm name="mul_ln344"/></StgValue>
</operation>

<operation id="480" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:524 %m131 = trunc i10 %mul_ln344

]]></Node>
<StgValue><ssdm name="m131"/></StgValue>
</operation>

<operation id="481" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:525 %specfucore_ln126 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln344, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln126"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="482" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:527 %m132 = add i5 %m131, i5 %m128

]]></Node>
<StgValue><ssdm name="m132"/></StgValue>
</operation>

<operation id="483" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:528 %m133 = mul i5 %m132, i5 %m130

]]></Node>
<StgValue><ssdm name="m133"/></StgValue>
</operation>

<operation id="484" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:531 %zext_ln349 = zext i5 %m131

]]></Node>
<StgValue><ssdm name="zext_ln349"/></StgValue>
</operation>

<operation id="485" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:532 %zext_ln349_1 = zext i5 %m132

]]></Node>
<StgValue><ssdm name="zext_ln349_1"/></StgValue>
</operation>

<operation id="486" st_id="54" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:533 %mul_ln349 = mul i10 %zext_ln349, i10 %zext_ln349_1

]]></Node>
<StgValue><ssdm name="mul_ln349"/></StgValue>
</operation>

<operation id="487" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:534 %m136 = trunc i10 %mul_ln349

]]></Node>
<StgValue><ssdm name="m136"/></StgValue>
</operation>

<operation id="488" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:535 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln349, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="489" st_id="55" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:512 %add_ln342 = add i5 %m128, i5 %m127

]]></Node>
<StgValue><ssdm name="add_ln342"/></StgValue>
</operation>

<operation id="490" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:529 %m135 = add i5 %m133, i5 %m130

]]></Node>
<StgValue><ssdm name="m135"/></StgValue>
</operation>

<operation id="491" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:537 %m137 = shl i5 %m133, i5 1

]]></Node>
<StgValue><ssdm name="m137"/></StgValue>
</operation>

<operation id="492" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:538 %add_ln351 = add i5 %m137, i5 %m136

]]></Node>
<StgValue><ssdm name="add_ln351"/></StgValue>
</operation>

<operation id="493" st_id="55" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:539 %mul_ln352 = mul i5 %add_ln342, i5 %add_ln351

]]></Node>
<StgValue><ssdm name="mul_ln352"/></StgValue>
</operation>

<operation id="494" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:542 %zext_ln353 = zext i5 %m136

]]></Node>
<StgValue><ssdm name="zext_ln353"/></StgValue>
</operation>

<operation id="495" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:543 %zext_ln353_1 = zext i5 %m135

]]></Node>
<StgValue><ssdm name="zext_ln353_1"/></StgValue>
</operation>

<operation id="496" st_id="55" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:544 %mul_ln353 = mul i10 %zext_ln353_1, i10 %zext_ln353

]]></Node>
<StgValue><ssdm name="mul_ln353"/></StgValue>
</operation>

<operation id="497" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:545 %m140 = trunc i10 %mul_ln353

]]></Node>
<StgValue><ssdm name="m140"/></StgValue>
</operation>

<operation id="498" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:546 %specfucore_ln135 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln353, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln135"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="499" st_id="56" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:539 %mul_ln352 = mul i5 %add_ln342, i5 %add_ln351

]]></Node>
<StgValue><ssdm name="mul_ln352"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="500" st_id="57" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:539 %mul_ln352 = mul i5 %add_ln342, i5 %add_ln351

]]></Node>
<StgValue><ssdm name="mul_ln352"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="501" st_id="58" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:539 %mul_ln352 = mul i5 %add_ln342, i5 %add_ln351

]]></Node>
<StgValue><ssdm name="mul_ln352"/></StgValue>
</operation>

<operation id="502" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:540 %m139 = mul i5 %mul_ln352, i5 %m131

]]></Node>
<StgValue><ssdm name="m139"/></StgValue>
</operation>

<operation id="503" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="3" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:556 %trunc_ln356 = trunc i5 %m139

]]></Node>
<StgValue><ssdm name="trunc_ln356"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="504" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:548 %m141 = mul i5 %m140, i5 %m140

]]></Node>
<StgValue><ssdm name="m141"/></StgValue>
</operation>

<operation id="505" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:550 %zext_ln355 = zext i5 %m140

]]></Node>
<StgValue><ssdm name="zext_ln355"/></StgValue>
</operation>

<operation id="506" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:551 %zext_ln355_1 = zext i5 %m139

]]></Node>
<StgValue><ssdm name="zext_ln355_1"/></StgValue>
</operation>

<operation id="507" st_id="59" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:552 %mul_ln355 = mul i10 %zext_ln355_1, i10 %zext_ln355

]]></Node>
<StgValue><ssdm name="mul_ln355"/></StgValue>
</operation>

<operation id="508" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:553 %m142 = trunc i10 %mul_ln355

]]></Node>
<StgValue><ssdm name="m142"/></StgValue>
</operation>

<operation id="509" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:554 %specfucore_ln137 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln355, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln137"/></StgValue>
</operation>

<operation id="510" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="3" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:557 %trunc_ln356_1 = trunc i5 %m141

]]></Node>
<StgValue><ssdm name="trunc_ln356_1"/></StgValue>
</operation>

<operation id="511" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:558 %m143 = add i3 %trunc_ln356, i3 %trunc_ln356_1

]]></Node>
<StgValue><ssdm name="m143"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="512" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:560 %zext_ln357 = zext i5 %m142

]]></Node>
<StgValue><ssdm name="zext_ln357"/></StgValue>
</operation>

<operation id="513" st_id="60" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:561 %mul_ln357 = mul i10 %zext_ln355, i10 %zext_ln357

]]></Node>
<StgValue><ssdm name="mul_ln357"/></StgValue>
</operation>

<operation id="514" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:562 %m144 = trunc i10 %mul_ln357

]]></Node>
<StgValue><ssdm name="m144"/></StgValue>
</operation>

<operation id="515" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:563 %specfucore_ln139 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln357, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln139"/></StgValue>
</operation>

<operation id="516" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="3" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:585 %trunc_ln361_1 = trunc i10 %mul_ln357

]]></Node>
<StgValue><ssdm name="trunc_ln361_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="517" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:567 %zext_ln358_1 = zext i5 %m144

]]></Node>
<StgValue><ssdm name="zext_ln358_1"/></StgValue>
</operation>

<operation id="518" st_id="61" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:575 %mul_ln359 = mul i7 %zext_ln358_1, i7 %zext_ln358_1

]]></Node>
<StgValue><ssdm name="mul_ln359"/></StgValue>
</operation>

<operation id="519" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:576 %trunc_ln361 = trunc i7 %mul_ln359

]]></Node>
<StgValue><ssdm name="trunc_ln361"/></StgValue>
</operation>

<operation id="520" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:577 %specfucore_ln141 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln359, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln141"/></StgValue>
</operation>

<operation id="521" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:580 %zext_ln360 = zext i3 %m143

]]></Node>
<StgValue><ssdm name="zext_ln360"/></StgValue>
</operation>

<operation id="522" st_id="61" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:581 %mul_ln360 = mul i7 %zext_ln358_1, i7 %zext_ln360

]]></Node>
<StgValue><ssdm name="mul_ln360"/></StgValue>
</operation>

<operation id="523" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:582 %m147 = trunc i7 %mul_ln360

]]></Node>
<StgValue><ssdm name="m147"/></StgValue>
</operation>

<operation id="524" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:583 %specfucore_ln142 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln360, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln142"/></StgValue>
</operation>

<operation id="525" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:586 %m148 = add i3 %trunc_ln361, i3 %trunc_ln361_1

]]></Node>
<StgValue><ssdm name="m148"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="526" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:566 %zext_ln358 = zext i5 %m144

]]></Node>
<StgValue><ssdm name="zext_ln358"/></StgValue>
</operation>

<operation id="527" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:568 %zext_ln358_2 = zext i5 %m144

]]></Node>
<StgValue><ssdm name="zext_ln358_2"/></StgValue>
</operation>

<operation id="528" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:569 %zext_ln358_3 = zext i5 %m141

]]></Node>
<StgValue><ssdm name="zext_ln358_3"/></StgValue>
</operation>

<operation id="529" st_id="62" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:570 %mul_ln358 = mul i10 %zext_ln358_3, i10 %zext_ln358_2

]]></Node>
<StgValue><ssdm name="mul_ln358"/></StgValue>
</operation>

<operation id="530" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:571 %m145 = trunc i10 %mul_ln358

]]></Node>
<StgValue><ssdm name="m145"/></StgValue>
</operation>

<operation id="531" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:572 %specfucore_ln140 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln358, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln140"/></StgValue>
</operation>

<operation id="532" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:588 %sext_ln362 = sext i3 %m147

]]></Node>
<StgValue><ssdm name="sext_ln362"/></StgValue>
</operation>

<operation id="533" st_id="62" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:589 %mul_ln362 = mul i8 %zext_ln358, i8 %sext_ln362

]]></Node>
<StgValue><ssdm name="mul_ln362"/></StgValue>
</operation>

<operation id="534" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="5" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:590 %m149 = trunc i8 %mul_ln362

]]></Node>
<StgValue><ssdm name="m149"/></StgValue>
</operation>

<operation id="535" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:591 %specfucore_ln144 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln362, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln144"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="536" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:594 %sext_ln363 = sext i3 %m148

]]></Node>
<StgValue><ssdm name="sext_ln363"/></StgValue>
</operation>

<operation id="537" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:595 %sext_ln363_1 = sext i5 %m145

]]></Node>
<StgValue><ssdm name="sext_ln363_1"/></StgValue>
</operation>

<operation id="538" st_id="63" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:596 %mul_ln363 = mul i8 %sext_ln363_1, i8 %sext_ln363

]]></Node>
<StgValue><ssdm name="mul_ln363"/></StgValue>
</operation>

<operation id="539" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:597 %specfucore_ln145 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln363, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln145"/></StgValue>
</operation>

<operation id="540" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:598 %m150 = trunc i8 %mul_ln363

]]></Node>
<StgValue><ssdm name="m150"/></StgValue>
</operation>

<operation id="541" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:601 %sext_ln364 = sext i5 %m149

]]></Node>
<StgValue><ssdm name="sext_ln364"/></StgValue>
</operation>

<operation id="542" st_id="63" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:602 %mul_ln364 = mul i8 %sext_ln364, i8 %sext_ln362

]]></Node>
<StgValue><ssdm name="mul_ln364"/></StgValue>
</operation>

<operation id="543" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:603 %specfucore_ln146 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln364, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln146"/></StgValue>
</operation>

<operation id="544" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="5" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:604 %m151 = trunc i8 %mul_ln364

]]></Node>
<StgValue><ssdm name="m151"/></StgValue>
</operation>

<operation id="545" st_id="63" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:607 %mul_ln365 = mul i8 %sext_ln364, i8 %sext_ln363

]]></Node>
<StgValue><ssdm name="mul_ln365"/></StgValue>
</operation>

<operation id="546" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:608 %specfucore_ln147 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln365, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln147"/></StgValue>
</operation>

<operation id="547" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="6" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:609 %m152 = trunc i8 %mul_ln365

]]></Node>
<StgValue><ssdm name="m152"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="548" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:612 %sext_ln366 = sext i7 %m150

]]></Node>
<StgValue><ssdm name="sext_ln366"/></StgValue>
</operation>

<operation id="549" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:613 %sext_ln366_1 = sext i5 %m151

]]></Node>
<StgValue><ssdm name="sext_ln366_1"/></StgValue>
</operation>

<operation id="550" st_id="64" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:614 %mul_ln366 = mul i12 %sext_ln366, i12 %sext_ln366_1

]]></Node>
<StgValue><ssdm name="mul_ln366"/></StgValue>
</operation>

<operation id="551" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:615 %specfucore_ln148 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln366, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln148"/></StgValue>
</operation>

<operation id="552" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="7" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:616 %m153 = trunc i12 %mul_ln366

]]></Node>
<StgValue><ssdm name="m153"/></StgValue>
</operation>

<operation id="553" st_id="64" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:619 %mul_ln367 = mul i7 %m150, i7 %m150

]]></Node>
<StgValue><ssdm name="mul_ln367"/></StgValue>
</operation>

<operation id="554" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:620 %specfucore_ln149 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln367, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln149"/></StgValue>
</operation>

<operation id="555" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:621 %m154 = trunc i7 %mul_ln367

]]></Node>
<StgValue><ssdm name="m154"/></StgValue>
</operation>

<operation id="556" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="3" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:623 %m155 = trunc i12 %mul_ln366

]]></Node>
<StgValue><ssdm name="m155"/></StgValue>
</operation>

<operation id="557" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:812 %sext_ln421 = sext i7 %m153

]]></Node>
<StgValue><ssdm name="sext_ln421"/></StgValue>
</operation>

<operation id="558" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:813 %write_ln421 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_11, i16 %sext_ln421

]]></Node>
<StgValue><ssdm name="write_ln421"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="559" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:624 %m156 = mul i6 %m152, i6 %m152

]]></Node>
<StgValue><ssdm name="m156"/></StgValue>
</operation>

<operation id="560" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="3" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:625 %trunc_ln370 = trunc i6 %m156

]]></Node>
<StgValue><ssdm name="trunc_ln370"/></StgValue>
</operation>

<operation id="561" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:626 %m157 = add i3 %trunc_ln370, i3 %m154

]]></Node>
<StgValue><ssdm name="m157"/></StgValue>
</operation>

<operation id="562" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:628 %sext_ln371 = sext i3 %m155

]]></Node>
<StgValue><ssdm name="sext_ln371"/></StgValue>
</operation>

<operation id="563" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:629 %sext_ln371_1 = sext i3 %m154

]]></Node>
<StgValue><ssdm name="sext_ln371_1"/></StgValue>
</operation>

<operation id="564" st_id="65" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:630 %mul_ln371 = mul i6 %sext_ln371, i6 %sext_ln371_1

]]></Node>
<StgValue><ssdm name="mul_ln371"/></StgValue>
</operation>

<operation id="565" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:631 %specfucore_ln153 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln371, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln153"/></StgValue>
</operation>

<operation id="566" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="3" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:632 %m158 = trunc i6 %mul_ln371

]]></Node>
<StgValue><ssdm name="m158"/></StgValue>
</operation>

<operation id="567" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:634 %m159 = add i6 %m156, i6 %sext_ln371_1

]]></Node>
<StgValue><ssdm name="m159"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="568" st_id="66" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:641 %m161 = mul i3 %m158, i3 %m157

]]></Node>
<StgValue><ssdm name="m161"/></StgValue>
</operation>

<operation id="569" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:643 %sext_ln375 = sext i6 %m159

]]></Node>
<StgValue><ssdm name="sext_ln375"/></StgValue>
</operation>

<operation id="570" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:644 %sext_ln375_1 = sext i3 %m161

]]></Node>
<StgValue><ssdm name="sext_ln375_1"/></StgValue>
</operation>

<operation id="571" st_id="66" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:645 %mul_ln375 = mul i9 %sext_ln375, i9 %sext_ln375_1

]]></Node>
<StgValue><ssdm name="mul_ln375"/></StgValue>
</operation>

<operation id="572" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:646 %specfucore_ln157 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln375, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln157"/></StgValue>
</operation>

<operation id="573" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="7" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:647 %m162 = trunc i9 %mul_ln375

]]></Node>
<StgValue><ssdm name="m162"/></StgValue>
</operation>

<operation id="574" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:650 %sext_ln376 = sext i3 %m158

]]></Node>
<StgValue><ssdm name="sext_ln376"/></StgValue>
</operation>

<operation id="575" st_id="66" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:651 %mul_ln376 = mul i9 %sext_ln375, i9 %sext_ln376

]]></Node>
<StgValue><ssdm name="mul_ln376"/></StgValue>
</operation>

<operation id="576" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:652 %specfucore_ln158 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln376, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln158"/></StgValue>
</operation>

<operation id="577" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="6" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:653 %m163 = trunc i9 %mul_ln376

]]></Node>
<StgValue><ssdm name="m163"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="578" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:636 %sext_ln373 = sext i3 %m157

]]></Node>
<StgValue><ssdm name="sext_ln373"/></StgValue>
</operation>

<operation id="579" st_id="67" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:637 %mul_ln373 = mul i6 %sext_ln373, i6 %sext_ln373

]]></Node>
<StgValue><ssdm name="mul_ln373"/></StgValue>
</operation>

<operation id="580" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:638 %specfucore_ln155 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln373, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln155"/></StgValue>
</operation>

<operation id="581" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="5" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:639 %m160 = trunc i6 %mul_ln373

]]></Node>
<StgValue><ssdm name="m160"/></StgValue>
</operation>

<operation id="582" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:655 %sext_ln381 = sext i5 %m160

]]></Node>
<StgValue><ssdm name="sext_ln381"/></StgValue>
</operation>

<operation id="583" st_id="67" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:656 %mul_ln381 = mul i7 %m162, i7 %sext_ln381

]]></Node>
<StgValue><ssdm name="mul_ln381"/></StgValue>
</operation>

<operation id="584" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="5" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:657 %m164 = trunc i7 %mul_ln381

]]></Node>
<StgValue><ssdm name="m164"/></StgValue>
</operation>

<operation id="585" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:658 %sext_ln379 = sext i6 %m163

]]></Node>
<StgValue><ssdm name="sext_ln379"/></StgValue>
</operation>

<operation id="586" st_id="67" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:659 %mul_ln379 = mul i9 %sext_ln379, i9 %sext_ln375_1

]]></Node>
<StgValue><ssdm name="mul_ln379"/></StgValue>
</operation>

<operation id="587" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="5" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:660 %m166 = trunc i9 %mul_ln379

]]></Node>
<StgValue><ssdm name="m166"/></StgValue>
</operation>

<operation id="588" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:668 %sext_ln381_1 = sext i6 %m163

]]></Node>
<StgValue><ssdm name="sext_ln381_1"/></StgValue>
</operation>

<operation id="589" st_id="67" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:669 %mul_ln381_1 = mul i7 %sext_ln381_1, i7 %sext_ln381

]]></Node>
<StgValue><ssdm name="mul_ln381_1"/></StgValue>
</operation>

<operation id="590" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="6" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:673 %trunc_ln382 = trunc i9 %mul_ln379

]]></Node>
<StgValue><ssdm name="trunc_ln382"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="591" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:662 %zext_ln380 = zext i5 %m164

]]></Node>
<StgValue><ssdm name="zext_ln380"/></StgValue>
</operation>

<operation id="592" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:663 %zext_ln380_1 = zext i5 %m166

]]></Node>
<StgValue><ssdm name="zext_ln380_1"/></StgValue>
</operation>

<operation id="593" st_id="68" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:664 %mul_ln380 = mul i10 %zext_ln380, i10 %zext_ln380_1

]]></Node>
<StgValue><ssdm name="mul_ln380"/></StgValue>
</operation>

<operation id="594" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:665 %m167 = trunc i10 %mul_ln380

]]></Node>
<StgValue><ssdm name="m167"/></StgValue>
</operation>

<operation id="595" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:666 %specfucore_ln162 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln380, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln162"/></StgValue>
</operation>

<operation id="596" st_id="68" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:670 %m168 = mul i7 %mul_ln381_1, i7 %mul_ln381

]]></Node>
<StgValue><ssdm name="m168"/></StgValue>
</operation>

<operation id="597" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="5" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:671 %trunc_ln190 = trunc i7 %m168

]]></Node>
<StgValue><ssdm name="trunc_ln190"/></StgValue>
</operation>

<operation id="598" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:674 %trunc_ln382_1 = trunc i7 %m168

]]></Node>
<StgValue><ssdm name="trunc_ln382_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="599" st_id="69" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:675 %m169 = mul i6 %trunc_ln382, i6 %trunc_ln382_1

]]></Node>
<StgValue><ssdm name="m169"/></StgValue>
</operation>

<operation id="600" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="4" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:676 %trunc_ln383 = trunc i6 %m169

]]></Node>
<StgValue><ssdm name="trunc_ln383"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="601" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:672 %sext_ln382 = sext i7 %m168

]]></Node>
<StgValue><ssdm name="sext_ln382"/></StgValue>
</operation>

<operation id="602" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.104:677 %m170 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %m169, i1 0

]]></Node>
<StgValue><ssdm name="m170"/></StgValue>
</operation>

<operation id="603" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:680 %zext_ln384 = zext i7 %m170

]]></Node>
<StgValue><ssdm name="zext_ln384"/></StgValue>
</operation>

<operation id="604" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:681 %zext_ln384_1 = zext i7 %m170

]]></Node>
<StgValue><ssdm name="zext_ln384_1"/></StgValue>
</operation>

<operation id="605" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:682 %sext_ln384 = sext i5 %m167

]]></Node>
<StgValue><ssdm name="sext_ln384"/></StgValue>
</operation>

<operation id="606" st_id="70" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:683 %mul_ln384 = mul i12 %zext_ln384_1, i12 %sext_ln384

]]></Node>
<StgValue><ssdm name="mul_ln384"/></StgValue>
</operation>

<operation id="607" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="6" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:684 %m171 = trunc i12 %mul_ln384

]]></Node>
<StgValue><ssdm name="m171"/></StgValue>
</operation>

<operation id="608" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:685 %specfucore_ln166 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln384, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln166"/></StgValue>
</operation>

<operation id="609" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:688 %zext_ln385 = zext i6 %m169

]]></Node>
<StgValue><ssdm name="zext_ln385"/></StgValue>
</operation>

<operation id="610" st_id="70" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:689 %mul_ln385 = mul i9 %zext_ln385, i9 %zext_ln384

]]></Node>
<StgValue><ssdm name="mul_ln385"/></StgValue>
</operation>

<operation id="611" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:690 %m172 = trunc i9 %mul_ln385

]]></Node>
<StgValue><ssdm name="m172"/></StgValue>
</operation>

<operation id="612" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:691 %specfucore_ln167 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln385, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln167"/></StgValue>
</operation>

<operation id="613" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:693 %sext_ln386 = sext i7 %m170

]]></Node>
<StgValue><ssdm name="sext_ln386"/></StgValue>
</operation>

<operation id="614" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:695 %add_ln386 = add i8 %sext_ln386, i8 %sext_ln382

]]></Node>
<StgValue><ssdm name="add_ln386"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="615" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:697 %zext_ln387 = zext i4 %m172

]]></Node>
<StgValue><ssdm name="zext_ln387"/></StgValue>
</operation>

<operation id="616" st_id="71" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:698 %mul_ln387 = mul i9 %zext_ln385, i9 %zext_ln387

]]></Node>
<StgValue><ssdm name="mul_ln387"/></StgValue>
</operation>

<operation id="617" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:699 %m174 = trunc i9 %mul_ln387

]]></Node>
<StgValue><ssdm name="m174"/></StgValue>
</operation>

<operation id="618" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:700 %specfucore_ln169 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln387, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln169"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="619" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.104:678 %m170_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln383, i1 0

]]></Node>
<StgValue><ssdm name="m170_cast"/></StgValue>
</operation>

<operation id="620" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:694 %add_ln390 = add i5 %m170_cast, i5 %trunc_ln190

]]></Node>
<StgValue><ssdm name="add_ln390"/></StgValue>
</operation>

<operation id="621" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:702 %sext_ln388 = sext i4 %m174

]]></Node>
<StgValue><ssdm name="sext_ln388"/></StgValue>
</operation>

<operation id="622" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:703 %sext_ln388_1 = sext i6 %m171

]]></Node>
<StgValue><ssdm name="sext_ln388_1"/></StgValue>
</operation>

<operation id="623" st_id="72" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:704 %m175 = mul i8 %sext_ln388_1, i8 %sext_ln388

]]></Node>
<StgValue><ssdm name="m175"/></StgValue>
</operation>

<operation id="624" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="14" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:706 %sext_ln389 = sext i8 %add_ln386

]]></Node>
<StgValue><ssdm name="sext_ln389"/></StgValue>
</operation>

<operation id="625" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="14" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:707 %sext_ln389_1 = sext i6 %m171

]]></Node>
<StgValue><ssdm name="sext_ln389_1"/></StgValue>
</operation>

<operation id="626" st_id="72" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:708 %mul_ln389 = mul i14 %sext_ln389, i14 %sext_ln389_1

]]></Node>
<StgValue><ssdm name="mul_ln389"/></StgValue>
</operation>

<operation id="627" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:709 %specfucore_ln171 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln389, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln171"/></StgValue>
</operation>

<operation id="628" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="10" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:710 %m176 = trunc i14 %mul_ln389

]]></Node>
<StgValue><ssdm name="m176"/></StgValue>
</operation>

<operation id="629" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="5" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:712 %trunc_ln390 = trunc i8 %m175

]]></Node>
<StgValue><ssdm name="trunc_ln390"/></StgValue>
</operation>

<operation id="630" st_id="72" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:713 %m177 = mul i5 %trunc_ln390, i5 %add_ln390

]]></Node>
<StgValue><ssdm name="m177"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="631" st_id="73" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:713 %m177 = mul i5 %trunc_ln390, i5 %add_ln390

]]></Node>
<StgValue><ssdm name="m177"/></StgValue>
</operation>

<operation id="632" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:714 %sext_ln391 = sext i10 %m176

]]></Node>
<StgValue><ssdm name="sext_ln391"/></StgValue>
</operation>

<operation id="633" st_id="73" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:715 %m178 = mul i15 %sext_ln391, i15 %sext_ln391

]]></Node>
<StgValue><ssdm name="m178"/></StgValue>
</operation>

<operation id="634" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="12" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:717 %sext_ln392 = sext i8 %m175

]]></Node>
<StgValue><ssdm name="sext_ln392"/></StgValue>
</operation>

<operation id="635" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:718 %sext_ln392_1 = sext i4 %m174

]]></Node>
<StgValue><ssdm name="sext_ln392_1"/></StgValue>
</operation>

<operation id="636" st_id="73" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:719 %mul_ln392 = mul i12 %sext_ln392, i12 %sext_ln392_1

]]></Node>
<StgValue><ssdm name="mul_ln392"/></StgValue>
</operation>

<operation id="637" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:720 %specfucore_ln174 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln392, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln174"/></StgValue>
</operation>

<operation id="638" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="10" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:721 %m179 = trunc i12 %mul_ln392

]]></Node>
<StgValue><ssdm name="m179"/></StgValue>
</operation>

<operation id="639" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:723 %sext_ln393 = sext i8 %m175

]]></Node>
<StgValue><ssdm name="sext_ln393"/></StgValue>
</operation>

<operation id="640" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="13" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:724 %trunc_ln393 = trunc i15 %m178

]]></Node>
<StgValue><ssdm name="trunc_ln393"/></StgValue>
</operation>

<operation id="641" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:725 %m180 = add i13 %trunc_ln393, i13 %sext_ln393

]]></Node>
<StgValue><ssdm name="m180"/></StgValue>
</operation>

<operation id="642" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="12" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:735 %trunc_ln398 = trunc i13 %m180

]]></Node>
<StgValue><ssdm name="trunc_ln398"/></StgValue>
</operation>

<operation id="643" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="10" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:737 %trunc_ln396 = trunc i15 %m178

]]></Node>
<StgValue><ssdm name="trunc_ln396"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="644" st_id="74" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:713 %m177 = mul i5 %trunc_ln390, i5 %add_ln390

]]></Node>
<StgValue><ssdm name="m177"/></StgValue>
</operation>

<operation id="645" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="23" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:728 %sext_ln394 = sext i13 %m180

]]></Node>
<StgValue><ssdm name="sext_ln394"/></StgValue>
</operation>

<operation id="646" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="23" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:729 %sext_ln394_1 = sext i10 %m179

]]></Node>
<StgValue><ssdm name="sext_ln394_1"/></StgValue>
</operation>

<operation id="647" st_id="74" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.104:730 %mul_ln394 = mul i23 %sext_ln394, i23 %sext_ln394_1

]]></Node>
<StgValue><ssdm name="mul_ln394"/></StgValue>
</operation>

<operation id="648" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:731 %specfucore_ln176 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln394, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln176"/></StgValue>
</operation>

<operation id="649" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="23">
<![CDATA[
fpga_resource_hint.entry.104:732 %trunc_ln394 = trunc i23 %mul_ln394

]]></Node>
<StgValue><ssdm name="trunc_ln394"/></StgValue>
</operation>

<operation id="650" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:734 %sext_ln398 = sext i10 %m179

]]></Node>
<StgValue><ssdm name="sext_ln398"/></StgValue>
</operation>

<operation id="651" st_id="74" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:736 %add_ln398 = add i12 %trunc_ln398, i12 %sext_ln398

]]></Node>
<StgValue><ssdm name="add_ln398"/></StgValue>
</operation>

<operation id="652" st_id="74" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:738 %m183 = mul i10 %m179, i10 %trunc_ln396

]]></Node>
<StgValue><ssdm name="m183"/></StgValue>
</operation>

<operation id="653" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="12" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:745 %sext_ln398_1 = sext i10 %m183

]]></Node>
<StgValue><ssdm name="sext_ln398_1"/></StgValue>
</operation>

<operation id="654" st_id="74" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:746 %m185 = mul i12 %add_ln398, i12 %sext_ln398_1

]]></Node>
<StgValue><ssdm name="m185"/></StgValue>
</operation>

<operation id="655" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:754 %trunc_ln405 = trunc i10 %m183

]]></Node>
<StgValue><ssdm name="trunc_ln405"/></StgValue>
</operation>

<operation id="656" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:816 %write_ln423 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_13, i16 %trunc_ln394

]]></Node>
<StgValue><ssdm name="write_ln423"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="657" st_id="75" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:713 %m177 = mul i5 %trunc_ln390, i5 %add_ln390

]]></Node>
<StgValue><ssdm name="m177"/></StgValue>
</operation>

<operation id="658" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="17" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:727 %zext_ln394 = zext i13 %m180

]]></Node>
<StgValue><ssdm name="zext_ln394"/></StgValue>
</operation>

<operation id="659" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:740 %zext_ln397 = zext i10 %m183

]]></Node>
<StgValue><ssdm name="zext_ln397"/></StgValue>
</operation>

<operation id="660" st_id="75" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.104:741 %mul_ln397 = mul i17 %zext_ln394, i17 %zext_ln397

]]></Node>
<StgValue><ssdm name="mul_ln397"/></StgValue>
</operation>

<operation id="661" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.104:742 %m184 = trunc i17 %mul_ln397

]]></Node>
<StgValue><ssdm name="m184"/></StgValue>
</operation>

<operation id="662" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:743 %specfucore_ln179 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln397, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln179"/></StgValue>
</operation>

<operation id="663" st_id="75" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:746 %m185 = mul i12 %add_ln398, i12 %sext_ln398_1

]]></Node>
<StgValue><ssdm name="m185"/></StgValue>
</operation>

<operation id="664" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:814 %sext_ln422 = sext i5 %m177

]]></Node>
<StgValue><ssdm name="sext_ln422"/></StgValue>
</operation>

<operation id="665" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:815 %write_ln422 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_12, i16 %sext_ln422

]]></Node>
<StgValue><ssdm name="write_ln422"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="666" st_id="76" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:746 %m185 = mul i12 %add_ln398, i12 %sext_ln398_1

]]></Node>
<StgValue><ssdm name="m185"/></StgValue>
</operation>

<operation id="667" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:748 %zext_ln399 = zext i8 %m184

]]></Node>
<StgValue><ssdm name="zext_ln399"/></StgValue>
</operation>

<operation id="668" st_id="76" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.104:749 %mul_ln399 = mul i17 %zext_ln399, i17 %zext_ln397

]]></Node>
<StgValue><ssdm name="mul_ln399"/></StgValue>
</operation>

<operation id="669" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.104:750 %m186 = trunc i17 %mul_ln399

]]></Node>
<StgValue><ssdm name="m186"/></StgValue>
</operation>

<operation id="670" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:751 %specfucore_ln181 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln399, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln181"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="671" st_id="77" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:746 %m185 = mul i12 %add_ln398, i12 %sext_ln398_1

]]></Node>
<StgValue><ssdm name="m185"/></StgValue>
</operation>

<operation id="672" st_id="77" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:753 %m187 = mul i8 %m186, i8 %m184

]]></Node>
<StgValue><ssdm name="m187"/></StgValue>
</operation>

<operation id="673" st_id="77" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:755 %m188 = mul i8 %m186, i8 %trunc_ln405

]]></Node>
<StgValue><ssdm name="m188"/></StgValue>
</operation>

<operation id="674" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:759 %zext_ln402_2 = zext i8 %m186

]]></Node>
<StgValue><ssdm name="zext_ln402_2"/></StgValue>
</operation>

<operation id="675" st_id="77" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:766 %mul_ln403 = mul i15 %zext_ln402_2, i15 %zext_ln402_2

]]></Node>
<StgValue><ssdm name="mul_ln403"/></StgValue>
</operation>

<operation id="676" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:767 %m190 = trunc i15 %mul_ln403

]]></Node>
<StgValue><ssdm name="m190"/></StgValue>
</operation>

<operation id="677" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:768 %specfucore_ln185 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln403, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln185"/></StgValue>
</operation>

<operation id="678" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:817 %sext_ln424 = sext i12 %m185

]]></Node>
<StgValue><ssdm name="sext_ln424"/></StgValue>
</operation>

<operation id="679" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:818 %write_ln424 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_14, i16 %sext_ln424

]]></Node>
<StgValue><ssdm name="write_ln424"/></StgValue>
</operation>

<operation id="680" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:819 %sext_ln425 = sext i7 %m190

]]></Node>
<StgValue><ssdm name="sext_ln425"/></StgValue>
</operation>

<operation id="681" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:820 %write_ln425 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_15, i16 %sext_ln425

]]></Node>
<StgValue><ssdm name="write_ln425"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="682" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:757 %zext_ln402 = zext i8 %m188

]]></Node>
<StgValue><ssdm name="zext_ln402"/></StgValue>
</operation>

<operation id="683" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:758 %zext_ln402_1 = zext i8 %m186

]]></Node>
<StgValue><ssdm name="zext_ln402_1"/></StgValue>
</operation>

<operation id="684" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:760 %zext_ln402_3 = zext i8 %m186

]]></Node>
<StgValue><ssdm name="zext_ln402_3"/></StgValue>
</operation>

<operation id="685" st_id="78" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:761 %mul_ln402 = mul i16 %zext_ln402, i16 %zext_ln402_3

]]></Node>
<StgValue><ssdm name="mul_ln402"/></StgValue>
</operation>

<operation id="686" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:762 %m189 = trunc i16 %mul_ln402

]]></Node>
<StgValue><ssdm name="m189"/></StgValue>
</operation>

<operation id="687" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:763 %specfucore_ln184 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln402, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln184"/></StgValue>
</operation>

<operation id="688" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:771 %zext_ln404 = zext i8 %m187

]]></Node>
<StgValue><ssdm name="zext_ln404"/></StgValue>
</operation>

<operation id="689" st_id="78" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:772 %mul_ln404 = mul i13 %zext_ln404, i13 %zext_ln402_1

]]></Node>
<StgValue><ssdm name="mul_ln404"/></StgValue>
</operation>

<operation id="690" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:773 %m191 = trunc i13 %mul_ln404

]]></Node>
<StgValue><ssdm name="m191"/></StgValue>
</operation>

<operation id="691" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:774 %specfucore_ln186 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln404, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln186"/></StgValue>
</operation>

<operation id="692" st_id="78" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:776 %m192 = mul i8 %m188, i8 %m187

]]></Node>
<StgValue><ssdm name="m192"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="693" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="13" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:778 %zext_ln406 = zext i6 %m191

]]></Node>
<StgValue><ssdm name="zext_ln406"/></StgValue>
</operation>

<operation id="694" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:779 %zext_ln406_1 = zext i8 %m192

]]></Node>
<StgValue><ssdm name="zext_ln406_1"/></StgValue>
</operation>

<operation id="695" st_id="79" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:780 %mul_ln406 = mul i13 %zext_ln406_1, i13 %zext_ln406

]]></Node>
<StgValue><ssdm name="mul_ln406"/></StgValue>
</operation>

<operation id="696" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:781 %m193 = trunc i13 %mul_ln406

]]></Node>
<StgValue><ssdm name="m193"/></StgValue>
</operation>

<operation id="697" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:782 %specfucore_ln188 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln406, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln188"/></StgValue>
</operation>

<operation id="698" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:784 %m194 = add i8 %m192, i8 %m189

]]></Node>
<StgValue><ssdm name="m194"/></StgValue>
</operation>

<operation id="699" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:821 %sext_ln426 = sext i6 %m193

]]></Node>
<StgValue><ssdm name="sext_ln426"/></StgValue>
</operation>

<operation id="700" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:822 %write_ln426 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_16, i16 %sext_ln426

]]></Node>
<StgValue><ssdm name="write_ln426"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="701" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:0 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_85

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="702" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="703" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_0, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="704" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="705" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_1, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="706" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="707" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_2, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="708" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="709" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_3, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="710" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="711" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_4, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="712" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="713" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_0, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="714" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="715" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_1, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="716" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="717" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_2, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="718" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="719" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_3, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="720" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="721" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_4, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="722" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="723" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_5, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="724" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="725" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_6, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="726" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="727" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_7, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="728" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="729" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_8, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="730" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="731" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_9, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="732" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="733" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_10, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="734" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="735" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_11, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="736" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="737" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_12, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="738" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="739" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_13, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="740" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="741" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_14, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="742" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="743" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_15, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="744" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="745" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_16, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="746" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="747" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_17, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="748" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:50 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="749" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:55 %rend19 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend19"/></StgValue>
</operation>

<operation id="750" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:62 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="751" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:68 %rend17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend17"/></StgValue>
</operation>

<operation id="752" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:69 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="753" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:72 %rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend15"/></StgValue>
</operation>

<operation id="754" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:78 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="755" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:83 %rend11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend11"/></StgValue>
</operation>

<operation id="756" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:84 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="757" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:89 %rend213 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend213"/></StgValue>
</operation>

<operation id="758" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:100 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="759" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:102 %rend211 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend211"/></StgValue>
</operation>

<operation id="760" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:103 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="761" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:108 %rend209 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend209"/></StgValue>
</operation>

<operation id="762" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:113 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="763" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:116 %rend207 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend207"/></StgValue>
</operation>

<operation id="764" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:119 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="765" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:126 %rend201 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend201"/></StgValue>
</operation>

<operation id="766" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:127 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="767" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:132 %rend199 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend199"/></StgValue>
</operation>

<operation id="768" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:147 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="769" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:150 %rend197 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend197"/></StgValue>
</operation>

<operation id="770" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:154 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="771" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:159 %rend195 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend195"/></StgValue>
</operation>

<operation id="772" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:162 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="773" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:168 %rend191 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend191"/></StgValue>
</operation>

<operation id="774" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:171 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="775" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:176 %rend187 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend187"/></StgValue>
</operation>

<operation id="776" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:180 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="777" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:186 %rend183 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend183"/></StgValue>
</operation>

<operation id="778" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:187 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="779" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:192 %rend181 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend181"/></StgValue>
</operation>

<operation id="780" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:198 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="781" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:204 %rend179 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend179"/></StgValue>
</operation>

<operation id="782" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:211 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="783" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:218 %rend177 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend177"/></StgValue>
</operation>

<operation id="784" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:219 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="785" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:223 %rend175 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend175"/></StgValue>
</operation>

<operation id="786" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:224 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="787" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:230 %rend173 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend173"/></StgValue>
</operation>

<operation id="788" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:234 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="789" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:239 %rend167 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend167"/></StgValue>
</operation>

<operation id="790" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:240 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="791" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:245 %rend165 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend165"/></StgValue>
</operation>

<operation id="792" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:253 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="793" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:259 %rend161 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend161"/></StgValue>
</operation>

<operation id="794" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:265 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="795" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:270 %rend159 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend159"/></StgValue>
</operation>

<operation id="796" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:271 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="797" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:276 %rend157 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend157"/></StgValue>
</operation>

<operation id="798" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:277 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="799" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:282 %rend155 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend155"/></StgValue>
</operation>

<operation id="800" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:283 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="801" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:286 %rend153 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend153"/></StgValue>
</operation>

<operation id="802" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:287 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="803" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:293 %rend151 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend151"/></StgValue>
</operation>

<operation id="804" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:294 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="805" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:299 %rend147 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend147"/></StgValue>
</operation>

<operation id="806" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:307 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="807" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:313 %rend145 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend145"/></StgValue>
</operation>

<operation id="808" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:314 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="809" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:321 %rend143 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend143"/></StgValue>
</operation>

<operation id="810" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:322 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="811" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:325 %rend141 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend141"/></StgValue>
</operation>

<operation id="812" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:326 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="813" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:330 %rend139 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend139"/></StgValue>
</operation>

<operation id="814" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:331 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="815" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:337 %rend137 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend137"/></StgValue>
</operation>

<operation id="816" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:343 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="817" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:349 %rend135 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend135"/></StgValue>
</operation>

<operation id="818" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:364 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="819" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:372 %rend131 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend131"/></StgValue>
</operation>

<operation id="820" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:373 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="821" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:378 %rend129 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend129"/></StgValue>
</operation>

<operation id="822" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:385 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="823" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:389 %rend125 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend125"/></StgValue>
</operation>

<operation id="824" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:396 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="825" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:402 %rend123 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend123"/></StgValue>
</operation>

<operation id="826" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:403 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="827" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:408 %rend121 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend121"/></StgValue>
</operation>

<operation id="828" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:409 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="829" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:414 %rend119 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend119"/></StgValue>
</operation>

<operation id="830" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:416 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="831" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:421 %rend117 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend117"/></StgValue>
</operation>

<operation id="832" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:425 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="833" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:434 %rend115 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend115"/></StgValue>
</operation>

<operation id="834" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:439 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="835" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:446 %rend111 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend111"/></StgValue>
</operation>

<operation id="836" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:447 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="837" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:452 %rend109 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend109"/></StgValue>
</operation>

<operation id="838" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:453 %rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin65"/></StgValue>
</operation>

<operation id="839" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:457 %rend107 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin65

]]></Node>
<StgValue><ssdm name="rend107"/></StgValue>
</operation>

<operation id="840" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:458 %rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin67"/></StgValue>
</operation>

<operation id="841" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:462 %rend103 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin67

]]></Node>
<StgValue><ssdm name="rend103"/></StgValue>
</operation>

<operation id="842" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:466 %rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin69"/></StgValue>
</operation>

<operation id="843" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:472 %rend101 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin69

]]></Node>
<StgValue><ssdm name="rend101"/></StgValue>
</operation>

<operation id="844" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:481 %rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin71"/></StgValue>
</operation>

<operation id="845" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:487 %rend97 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin71

]]></Node>
<StgValue><ssdm name="rend97"/></StgValue>
</operation>

<operation id="846" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:489 %rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin72"/></StgValue>
</operation>

<operation id="847" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:494 %rend95 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin72

]]></Node>
<StgValue><ssdm name="rend95"/></StgValue>
</operation>

<operation id="848" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:496 %rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin73"/></StgValue>
</operation>

<operation id="849" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:501 %rend93 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin73

]]></Node>
<StgValue><ssdm name="rend93"/></StgValue>
</operation>

<operation id="850" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:504 %rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin75"/></StgValue>
</operation>

<operation id="851" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:510 %rend89 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin75

]]></Node>
<StgValue><ssdm name="rend89"/></StgValue>
</operation>

<operation id="852" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:513 %rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin77"/></StgValue>
</operation>

<operation id="853" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:519 %rend85 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin77

]]></Node>
<StgValue><ssdm name="rend85"/></StgValue>
</operation>

<operation id="854" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:520 %rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin79"/></StgValue>
</operation>

<operation id="855" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:526 %rend81 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin79

]]></Node>
<StgValue><ssdm name="rend81"/></StgValue>
</operation>

<operation id="856" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:530 %rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin78"/></StgValue>
</operation>

<operation id="857" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:536 %rend79 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin78

]]></Node>
<StgValue><ssdm name="rend79"/></StgValue>
</operation>

<operation id="858" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:541 %rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin76"/></StgValue>
</operation>

<operation id="859" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:547 %rend77 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin76

]]></Node>
<StgValue><ssdm name="rend77"/></StgValue>
</operation>

<operation id="860" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:549 %rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin74"/></StgValue>
</operation>

<operation id="861" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:555 %rend75 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin74

]]></Node>
<StgValue><ssdm name="rend75"/></StgValue>
</operation>

<operation id="862" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:559 %rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin70"/></StgValue>
</operation>

<operation id="863" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:564 %rend71 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin70

]]></Node>
<StgValue><ssdm name="rend71"/></StgValue>
</operation>

<operation id="864" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:565 %rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin68"/></StgValue>
</operation>

<operation id="865" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:573 %rend69 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin68

]]></Node>
<StgValue><ssdm name="rend69"/></StgValue>
</operation>

<operation id="866" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:574 %rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin66"/></StgValue>
</operation>

<operation id="867" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:578 %rend67 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin66

]]></Node>
<StgValue><ssdm name="rend67"/></StgValue>
</operation>

<operation id="868" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:579 %rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin64"/></StgValue>
</operation>

<operation id="869" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:584 %rend65 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin64

]]></Node>
<StgValue><ssdm name="rend65"/></StgValue>
</operation>

<operation id="870" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:587 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="871" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:592 %rend59 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend59"/></StgValue>
</operation>

<operation id="872" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:593 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="873" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:599 %rend57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend57"/></StgValue>
</operation>

<operation id="874" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:600 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="875" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:605 %rend55 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend55"/></StgValue>
</operation>

<operation id="876" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:606 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="877" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:610 %rend53 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend53"/></StgValue>
</operation>

<operation id="878" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:611 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="879" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:617 %rend51 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend51"/></StgValue>
</operation>

<operation id="880" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:618 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="881" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:622 %rend49 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend49"/></StgValue>
</operation>

<operation id="882" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:627 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="883" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:633 %rend45 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend45"/></StgValue>
</operation>

<operation id="884" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:635 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="885" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:640 %rend41 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend41"/></StgValue>
</operation>

<operation id="886" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:642 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="887" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:648 %rend37 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend37"/></StgValue>
</operation>

<operation id="888" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:649 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="889" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:654 %rend35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend35"/></StgValue>
</operation>

<operation id="890" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:661 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="891" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:667 %rend33 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend33"/></StgValue>
</operation>

<operation id="892" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:679 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="893" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:686 %rend29 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend29"/></StgValue>
</operation>

<operation id="894" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:687 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="895" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:692 %rend27 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend27"/></StgValue>
</operation>

<operation id="896" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:696 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="897" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:701 %rend25 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend25"/></StgValue>
</operation>

<operation id="898" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:705 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="899" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:711 %rend23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend23"/></StgValue>
</operation>

<operation id="900" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:716 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="901" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:722 %rend21 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend21"/></StgValue>
</operation>

<operation id="902" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:726 %rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin80"/></StgValue>
</operation>

<operation id="903" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:733 %rend193 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin80

]]></Node>
<StgValue><ssdm name="rend193"/></StgValue>
</operation>

<operation id="904" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:739 %rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80

]]></Node>
<StgValue><ssdm name="rbegin81"/></StgValue>
</operation>

<operation id="905" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:744 %rend149 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin81

]]></Node>
<StgValue><ssdm name="rend149"/></StgValue>
</operation>

<operation id="906" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:747 %rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin83"/></StgValue>
</operation>

<operation id="907" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:752 %rend127 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin83

]]></Node>
<StgValue><ssdm name="rend127"/></StgValue>
</operation>

<operation id="908" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:756 %rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin84"/></StgValue>
</operation>

<operation id="909" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:764 %rend105 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin84

]]></Node>
<StgValue><ssdm name="rend105"/></StgValue>
</operation>

<operation id="910" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:765 %rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin82"/></StgValue>
</operation>

<operation id="911" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:769 %rend83 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin82

]]></Node>
<StgValue><ssdm name="rend83"/></StgValue>
</operation>

<operation id="912" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:770 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="913" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:775 %rend61 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend61"/></StgValue>
</operation>

<operation id="914" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:777 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="915" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:783 %rend39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend39"/></StgValue>
</operation>

<operation id="916" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:785 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="917" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:786 %zext_ln408 = zext i8 %m194

]]></Node>
<StgValue><ssdm name="zext_ln408"/></StgValue>
</operation>

<operation id="918" st_id="80" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:787 %mul_ln408 = mul i16 %zext_ln408, i16 %zext_ln408

]]></Node>
<StgValue><ssdm name="mul_ln408"/></StgValue>
</operation>

<operation id="919" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:788 %m195 = trunc i16 %mul_ln408

]]></Node>
<StgValue><ssdm name="m195"/></StgValue>
</operation>

<operation id="920" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:789 %specfucore_ln190 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln408, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln190"/></StgValue>
</operation>

<operation id="921" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:790 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="922" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:823 %sext_ln427 = sext i8 %m195

]]></Node>
<StgValue><ssdm name="sext_ln427"/></StgValue>
</operation>

<operation id="923" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:824 %write_ln427 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_17, i16 %sext_ln427

]]></Node>
<StgValue><ssdm name="write_ln427"/></StgValue>
</operation>

<operation id="924" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0">
<![CDATA[
fpga_resource_hint.entry.104:825 %ret_ln430 = ret

]]></Node>
<StgValue><ssdm name="ret_ln430"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="1004" name="in_data_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_0"/></StgValue>
</port>
<port id="1005" name="in_data_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_1"/></StgValue>
</port>
<port id="1006" name="in_data_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_2"/></StgValue>
</port>
<port id="1007" name="in_data_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_3"/></StgValue>
</port>
<port id="1008" name="in_data_4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_4"/></StgValue>
</port>
<port id="1009" name="out_data_0" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_0"/></StgValue>
</port>
<port id="1010" name="out_data_1" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_1"/></StgValue>
</port>
<port id="1011" name="out_data_2" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_2"/></StgValue>
</port>
<port id="1012" name="out_data_3" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_3"/></StgValue>
</port>
<port id="1013" name="out_data_4" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_4"/></StgValue>
</port>
<port id="1014" name="out_data_5" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_5"/></StgValue>
</port>
<port id="1015" name="out_data_6" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_6"/></StgValue>
</port>
<port id="1016" name="out_data_7" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_7"/></StgValue>
</port>
<port id="1017" name="out_data_8" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_8"/></StgValue>
</port>
<port id="1018" name="out_data_9" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_9"/></StgValue>
</port>
<port id="1019" name="out_data_10" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_10"/></StgValue>
</port>
<port id="1020" name="out_data_11" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_11"/></StgValue>
</port>
<port id="1021" name="out_data_12" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_12"/></StgValue>
</port>
<port id="1022" name="out_data_13" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_13"/></StgValue>
</port>
<port id="1023" name="out_data_14" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_14"/></StgValue>
</port>
<port id="1024" name="out_data_15" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_15"/></StgValue>
</port>
<port id="1025" name="out_data_16" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_16"/></StgValue>
</port>
<port id="1026" name="out_data_17" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_17"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="1028" from="_ssdm_op_Read.ap_auto.i16P0A" to="in3" fromId="1027" toId="81">
</dataflow>
<dataflow id="1029" from="in_data_2" to="in3" fromId="1006" toId="81">
</dataflow>
<dataflow id="1030" from="in3" to="zext_ln219" fromId="81" toId="82">
</dataflow>
<dataflow id="1031" from="zext_ln219" to="mul_ln219" fromId="82" toId="83">
</dataflow>
<dataflow id="1032" from="zext_ln219" to="mul_ln219" fromId="82" toId="83">
</dataflow>
<dataflow id="1033" from="mul_ln219" to="m6" fromId="83" toId="84">
</dataflow>
<dataflow id="1035" from="_ssdm_op_SpecFUCore" to="specfucore_ln1" fromId="1034" toId="85">
</dataflow>
<dataflow id="1036" from="mul_ln219" to="specfucore_ln1" fromId="83" toId="85">
</dataflow>
<dataflow id="1038" from="StgValue_1037" to="specfucore_ln1" fromId="1037" toId="85">
</dataflow>
<dataflow id="1040" from="StgValue_1039" to="specfucore_ln1" fromId="1039" toId="85">
</dataflow>
<dataflow id="1042" from="StgValue_1041" to="specfucore_ln1" fromId="1041" toId="85">
</dataflow>
<dataflow id="1043" from="in3" to="trunc_ln224" fromId="81" toId="86">
</dataflow>
<dataflow id="1044" from="in3" to="trunc_ln221" fromId="81" toId="87">
</dataflow>
<dataflow id="1045" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_4_read" fromId="1027" toId="88">
</dataflow>
<dataflow id="1046" from="in_data_4" to="in_data_4_read" fromId="1008" toId="88">
</dataflow>
<dataflow id="1047" from="in_data_4_read" to="in5" fromId="88" toId="89">
</dataflow>
<dataflow id="1048" from="in5" to="sext_ln224" fromId="89" toId="90">
</dataflow>
<dataflow id="1049" from="trunc_ln224" to="mul_ln224" fromId="86" toId="91">
</dataflow>
<dataflow id="1050" from="sext_ln224" to="mul_ln224" fromId="90" toId="91">
</dataflow>
<dataflow id="1051" from="m6" to="sext_ln221" fromId="84" toId="92">
</dataflow>
<dataflow id="1052" from="trunc_ln221" to="m8" fromId="87" toId="93">
</dataflow>
<dataflow id="1053" from="sext_ln221" to="m8" fromId="92" toId="93">
</dataflow>
<dataflow id="1054" from="trunc_ln224" to="mul_ln224" fromId="86" toId="94">
</dataflow>
<dataflow id="1055" from="sext_ln224" to="mul_ln224" fromId="90" toId="94">
</dataflow>
<dataflow id="1056" from="in5" to="sext_ln222" fromId="89" toId="95">
</dataflow>
<dataflow id="1057" from="m8" to="zext_ln222" fromId="93" toId="96">
</dataflow>
<dataflow id="1058" from="zext_ln222" to="mul_ln222" fromId="96" toId="97">
</dataflow>
<dataflow id="1059" from="sext_ln222" to="mul_ln222" fromId="95" toId="97">
</dataflow>
<dataflow id="1060" from="mul_ln222" to="m9" fromId="97" toId="98">
</dataflow>
<dataflow id="1061" from="_ssdm_op_SpecFUCore" to="specfucore_ln4" fromId="1034" toId="99">
</dataflow>
<dataflow id="1062" from="mul_ln222" to="specfucore_ln4" fromId="97" toId="99">
</dataflow>
<dataflow id="1063" from="StgValue_1037" to="specfucore_ln4" fromId="1037" toId="99">
</dataflow>
<dataflow id="1064" from="StgValue_1039" to="specfucore_ln4" fromId="1039" toId="99">
</dataflow>
<dataflow id="1065" from="StgValue_1041" to="specfucore_ln4" fromId="1041" toId="99">
</dataflow>
<dataflow id="1066" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="1034" toId="100">
</dataflow>
<dataflow id="1067" from="mul_ln222" to="specfucore_ln5" fromId="97" toId="100">
</dataflow>
<dataflow id="1068" from="StgValue_1037" to="specfucore_ln5" fromId="1037" toId="100">
</dataflow>
<dataflow id="1069" from="StgValue_1039" to="specfucore_ln5" fromId="1039" toId="100">
</dataflow>
<dataflow id="1070" from="StgValue_1041" to="specfucore_ln5" fromId="1041" toId="100">
</dataflow>
<dataflow id="1071" from="mul_ln222" to="m10" fromId="97" toId="101">
</dataflow>
<dataflow id="1072" from="mul_ln222" to="trunc_ln225" fromId="97" toId="102">
</dataflow>
<dataflow id="1073" from="trunc_ln224" to="mul_ln224" fromId="86" toId="103">
</dataflow>
<dataflow id="1074" from="sext_ln224" to="mul_ln224" fromId="90" toId="103">
</dataflow>
<dataflow id="1075" from="m10" to="sext_ln224_1" fromId="101" toId="104">
</dataflow>
<dataflow id="1076" from="mul_ln224" to="m11" fromId="103" toId="105">
</dataflow>
<dataflow id="1077" from="sext_ln224_1" to="m11" fromId="104" toId="105">
</dataflow>
<dataflow id="1078" from="mul_ln224" to="m11" fromId="103" toId="106">
</dataflow>
<dataflow id="1079" from="sext_ln224_1" to="m11" fromId="104" toId="106">
</dataflow>
<dataflow id="1080" from="m11" to="sext_ln225" fromId="106" toId="107">
</dataflow>
<dataflow id="1081" from="trunc_ln225" to="m12" fromId="102" toId="108">
</dataflow>
<dataflow id="1082" from="sext_ln225" to="m12" fromId="107" toId="108">
</dataflow>
<dataflow id="1083" from="m12" to="sext_ln410" fromId="108" toId="109">
</dataflow>
<dataflow id="1085" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln410" fromId="1084" toId="110">
</dataflow>
<dataflow id="1086" from="out_data_0" to="write_ln410" fromId="1009" toId="110">
</dataflow>
<dataflow id="1087" from="sext_ln410" to="write_ln410" fromId="109" toId="110">
</dataflow>
<dataflow id="1088" from="m11" to="zext_ln226" fromId="106" toId="111">
</dataflow>
<dataflow id="1089" from="zext_ln226" to="mul_ln226" fromId="111" toId="112">
</dataflow>
<dataflow id="1090" from="zext_ln226" to="mul_ln226" fromId="111" toId="112">
</dataflow>
<dataflow id="1091" from="mul_ln226" to="m13" fromId="112" toId="113">
</dataflow>
<dataflow id="1092" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="1034" toId="114">
</dataflow>
<dataflow id="1093" from="mul_ln226" to="specfucore_ln8" fromId="112" toId="114">
</dataflow>
<dataflow id="1094" from="StgValue_1037" to="specfucore_ln8" fromId="1037" toId="114">
</dataflow>
<dataflow id="1095" from="StgValue_1039" to="specfucore_ln8" fromId="1039" toId="114">
</dataflow>
<dataflow id="1096" from="StgValue_1041" to="specfucore_ln8" fromId="1041" toId="114">
</dataflow>
<dataflow id="1097" from="m9" to="zext_ln227" fromId="98" toId="115">
</dataflow>
<dataflow id="1098" from="zext_ln227" to="mul_ln227" fromId="115" toId="116">
</dataflow>
<dataflow id="1099" from="zext_ln227" to="mul_ln227" fromId="115" toId="116">
</dataflow>
<dataflow id="1100" from="mul_ln227" to="m14" fromId="116" toId="117">
</dataflow>
<dataflow id="1101" from="_ssdm_op_SpecFUCore" to="specfucore_ln9" fromId="1034" toId="118">
</dataflow>
<dataflow id="1102" from="mul_ln227" to="specfucore_ln9" fromId="116" toId="118">
</dataflow>
<dataflow id="1103" from="StgValue_1037" to="specfucore_ln9" fromId="1037" toId="118">
</dataflow>
<dataflow id="1104" from="StgValue_1039" to="specfucore_ln9" fromId="1039" toId="118">
</dataflow>
<dataflow id="1105" from="StgValue_1041" to="specfucore_ln9" fromId="1041" toId="118">
</dataflow>
<dataflow id="1106" from="mul_ln227" to="trunc_ln228" fromId="116" toId="119">
</dataflow>
<dataflow id="1107" from="m13" to="m15" fromId="113" toId="120">
</dataflow>
<dataflow id="1108" from="trunc_ln228" to="m15" fromId="119" toId="120">
</dataflow>
<dataflow id="1109" from="m15" to="trunc_ln233_1" fromId="120" toId="121">
</dataflow>
<dataflow id="1110" from="m14" to="zext_ln228" fromId="117" toId="122">
</dataflow>
<dataflow id="1111" from="m15" to="sext_ln229" fromId="120" toId="123">
</dataflow>
<dataflow id="1112" from="zext_ln228" to="mul_ln229" fromId="122" toId="124">
</dataflow>
<dataflow id="1113" from="sext_ln229" to="mul_ln229" fromId="123" toId="124">
</dataflow>
<dataflow id="1114" from="mul_ln229" to="m16" fromId="124" toId="125">
</dataflow>
<dataflow id="1115" from="m13" to="sext_ln230" fromId="113" toId="126">
</dataflow>
<dataflow id="1116" from="m15" to="sext_ln230_1" fromId="120" toId="127">
</dataflow>
<dataflow id="1117" from="sext_ln230_1" to="m17" fromId="127" toId="128">
</dataflow>
<dataflow id="1118" from="sext_ln230" to="m17" fromId="126" toId="128">
</dataflow>
<dataflow id="1119" from="_ssdm_op_SpecFUCore" to="specfucore_ln13" fromId="1034" toId="129">
</dataflow>
<dataflow id="1120" from="mul_ln229" to="specfucore_ln13" fromId="124" toId="129">
</dataflow>
<dataflow id="1121" from="StgValue_1037" to="specfucore_ln13" fromId="1037" toId="129">
</dataflow>
<dataflow id="1122" from="StgValue_1039" to="specfucore_ln13" fromId="1039" toId="129">
</dataflow>
<dataflow id="1123" from="StgValue_1041" to="specfucore_ln13" fromId="1041" toId="129">
</dataflow>
<dataflow id="1124" from="mul_ln229" to="trunc_ln233" fromId="124" toId="130">
</dataflow>
<dataflow id="1125" from="m17" to="sext_ln411" fromId="128" toId="131">
</dataflow>
<dataflow id="1126" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln411" fromId="1084" toId="132">
</dataflow>
<dataflow id="1127" from="out_data_1" to="write_ln411" fromId="1010" toId="132">
</dataflow>
<dataflow id="1128" from="sext_ln411" to="write_ln411" fromId="131" toId="132">
</dataflow>
<dataflow id="1129" from="m14" to="sext_ln228" fromId="117" toId="133">
</dataflow>
<dataflow id="1130" from="m16" to="sext_ln232" fromId="125" toId="134">
</dataflow>
<dataflow id="1131" from="sext_ln228" to="mul_ln232" fromId="133" toId="135">
</dataflow>
<dataflow id="1132" from="sext_ln232" to="mul_ln232" fromId="134" toId="135">
</dataflow>
<dataflow id="1133" from="_ssdm_op_SpecFUCore" to="specfucore_ln14" fromId="1034" toId="136">
</dataflow>
<dataflow id="1134" from="mul_ln232" to="specfucore_ln14" fromId="135" toId="136">
</dataflow>
<dataflow id="1135" from="StgValue_1037" to="specfucore_ln14" fromId="1037" toId="136">
</dataflow>
<dataflow id="1136" from="StgValue_1039" to="specfucore_ln14" fromId="1039" toId="136">
</dataflow>
<dataflow id="1137" from="StgValue_1041" to="specfucore_ln14" fromId="1041" toId="136">
</dataflow>
<dataflow id="1138" from="mul_ln232" to="m19" fromId="135" toId="137">
</dataflow>
<dataflow id="1139" from="m16" to="sext_ln233" fromId="125" toId="138">
</dataflow>
<dataflow id="1140" from="trunc_ln233" to="m20" fromId="130" toId="139">
</dataflow>
<dataflow id="1141" from="trunc_ln233_1" to="m20" fromId="121" toId="139">
</dataflow>
<dataflow id="1142" from="sext_ln233" to="mul_ln234" fromId="138" toId="140">
</dataflow>
<dataflow id="1143" from="sext_ln233" to="mul_ln234" fromId="138" toId="140">
</dataflow>
<dataflow id="1144" from="_ssdm_op_SpecFUCore" to="specfucore_ln16" fromId="1034" toId="141">
</dataflow>
<dataflow id="1145" from="mul_ln234" to="specfucore_ln16" fromId="140" toId="141">
</dataflow>
<dataflow id="1146" from="StgValue_1037" to="specfucore_ln16" fromId="1037" toId="141">
</dataflow>
<dataflow id="1147" from="StgValue_1039" to="specfucore_ln16" fromId="1039" toId="141">
</dataflow>
<dataflow id="1148" from="StgValue_1041" to="specfucore_ln16" fromId="1041" toId="141">
</dataflow>
<dataflow id="1149" from="mul_ln234" to="trunc_ln235" fromId="140" toId="142">
</dataflow>
<dataflow id="1150" from="mul_ln234" to="trunc_ln237" fromId="140" toId="143">
</dataflow>
<dataflow id="1151" from="mul_ln234" to="trunc_ln239" fromId="140" toId="144">
</dataflow>
<dataflow id="1152" from="mul_ln234" to="trunc_ln243_2" fromId="140" toId="145">
</dataflow>
<dataflow id="1153" from="m19" to="sext_ln412" fromId="137" toId="146">
</dataflow>
<dataflow id="1154" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln412" fromId="1084" toId="147">
</dataflow>
<dataflow id="1155" from="out_data_2" to="write_ln412" fromId="1011" toId="147">
</dataflow>
<dataflow id="1156" from="sext_ln412" to="write_ln412" fromId="146" toId="147">
</dataflow>
<dataflow id="1158" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="shl_ln" fromId="1157" toId="148">
</dataflow>
<dataflow id="1159" from="trunc_ln235" to="shl_ln" fromId="142" toId="148">
</dataflow>
<dataflow id="1161" from="StgValue_1160" to="shl_ln" fromId="1160" toId="148">
</dataflow>
<dataflow id="1162" from="trunc_ln237" to="zext_ln237" fromId="143" toId="149">
</dataflow>
<dataflow id="1163" from="m20" to="zext_ln237_1" fromId="139" toId="150">
</dataflow>
<dataflow id="1164" from="zext_ln237" to="mul_ln237" fromId="149" toId="151">
</dataflow>
<dataflow id="1165" from="zext_ln237_1" to="mul_ln237" fromId="150" toId="151">
</dataflow>
<dataflow id="1166" from="mul_ln237" to="m24" fromId="151" toId="152">
</dataflow>
<dataflow id="1167" from="_ssdm_op_SpecFUCore" to="specfucore_ln19" fromId="1034" toId="153">
</dataflow>
<dataflow id="1168" from="mul_ln237" to="specfucore_ln19" fromId="151" toId="153">
</dataflow>
<dataflow id="1169" from="StgValue_1037" to="specfucore_ln19" fromId="1037" toId="153">
</dataflow>
<dataflow id="1170" from="StgValue_1039" to="specfucore_ln19" fromId="1039" toId="153">
</dataflow>
<dataflow id="1171" from="StgValue_1041" to="specfucore_ln19" fromId="1041" toId="153">
</dataflow>
<dataflow id="1172" from="shl_ln" to="zext_ln238" fromId="148" toId="154">
</dataflow>
<dataflow id="1173" from="zext_ln238" to="mul_ln238" fromId="154" toId="155">
</dataflow>
<dataflow id="1174" from="zext_ln238" to="mul_ln238" fromId="154" toId="155">
</dataflow>
<dataflow id="1175" from="mul_ln238" to="trunc_ln241" fromId="155" toId="156">
</dataflow>
<dataflow id="1176" from="_ssdm_op_SpecFUCore" to="specfucore_ln20" fromId="1034" toId="157">
</dataflow>
<dataflow id="1177" from="mul_ln238" to="specfucore_ln20" fromId="155" toId="157">
</dataflow>
<dataflow id="1178" from="StgValue_1037" to="specfucore_ln20" fromId="1037" toId="157">
</dataflow>
<dataflow id="1179" from="StgValue_1039" to="specfucore_ln20" fromId="1039" toId="157">
</dataflow>
<dataflow id="1180" from="StgValue_1041" to="specfucore_ln20" fromId="1041" toId="157">
</dataflow>
<dataflow id="1181" from="m24" to="sext_ln239" fromId="152" toId="158">
</dataflow>
<dataflow id="1182" from="trunc_ln239" to="m26" fromId="144" toId="159">
</dataflow>
<dataflow id="1183" from="sext_ln239" to="m26" fromId="158" toId="159">
</dataflow>
<dataflow id="1184" from="mul_ln238" to="trunc_ln243" fromId="155" toId="160">
</dataflow>
<dataflow id="1186" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="trunc_ln243_1" fromId="1185" toId="161">
</dataflow>
<dataflow id="1187" from="trunc_ln243_2" to="trunc_ln243_1" fromId="145" toId="161">
</dataflow>
<dataflow id="1188" from="StgValue_1160" to="trunc_ln243_1" fromId="1160" toId="161">
</dataflow>
<dataflow id="1189" from="trunc_ln243" to="add_ln243" fromId="160" toId="162">
</dataflow>
<dataflow id="1190" from="trunc_ln243_1" to="add_ln243" fromId="161" toId="162">
</dataflow>
<dataflow id="1191" from="m26" to="sext_ln241" fromId="159" toId="163">
</dataflow>
<dataflow id="1192" from="trunc_ln241" to="m28" fromId="156" toId="164">
</dataflow>
<dataflow id="1193" from="sext_ln241" to="m28" fromId="163" toId="164">
</dataflow>
<dataflow id="1194" from="m28" to="sext_ln242" fromId="164" toId="165">
</dataflow>
<dataflow id="1195" from="m26" to="sext_ln242_1" fromId="159" toId="166">
</dataflow>
<dataflow id="1196" from="sext_ln242" to="mul_ln242" fromId="165" toId="167">
</dataflow>
<dataflow id="1197" from="sext_ln242_1" to="mul_ln242" fromId="166" toId="167">
</dataflow>
<dataflow id="1198" from="mul_ln242" to="m29" fromId="167" toId="168">
</dataflow>
<dataflow id="1199" from="add_ln243" to="m30" fromId="162" toId="169">
</dataflow>
<dataflow id="1200" from="m26" to="m30" fromId="159" toId="169">
</dataflow>
<dataflow id="1201" from="_ssdm_op_SpecFUCore" to="specfucore_ln26" fromId="1034" toId="170">
</dataflow>
<dataflow id="1202" from="mul_ln242" to="specfucore_ln26" fromId="167" toId="170">
</dataflow>
<dataflow id="1203" from="StgValue_1037" to="specfucore_ln26" fromId="1037" toId="170">
</dataflow>
<dataflow id="1204" from="StgValue_1039" to="specfucore_ln26" fromId="1039" toId="170">
</dataflow>
<dataflow id="1205" from="StgValue_1041" to="specfucore_ln26" fromId="1041" toId="170">
</dataflow>
<dataflow id="1206" from="mul_ln242" to="m31" fromId="167" toId="171">
</dataflow>
<dataflow id="1207" from="mul_ln242" to="trunc_ln245" fromId="167" toId="172">
</dataflow>
<dataflow id="1208" from="m30" to="trunc_ln247" fromId="169" toId="173">
</dataflow>
<dataflow id="1209" from="m29" to="sext_ln245" fromId="168" toId="174">
</dataflow>
<dataflow id="1210" from="trunc_ln245" to="m32" fromId="172" toId="175">
</dataflow>
<dataflow id="1211" from="sext_ln245" to="m32" fromId="174" toId="175">
</dataflow>
<dataflow id="1212" from="m32" to="sext_ln248" fromId="175" toId="176">
</dataflow>
<dataflow id="1213" from="m31" to="sext_ln249" fromId="171" toId="177">
</dataflow>
<dataflow id="1214" from="sext_ln249" to="add_ln249" fromId="177" toId="178">
</dataflow>
<dataflow id="1215" from="sext_ln248" to="add_ln249" fromId="176" toId="178">
</dataflow>
<dataflow id="1216" from="m30" to="zext_ln246" fromId="169" toId="179">
</dataflow>
<dataflow id="1217" from="zext_ln246" to="mul_ln246" fromId="179" toId="180">
</dataflow>
<dataflow id="1218" from="zext_ln246" to="mul_ln246" fromId="179" toId="180">
</dataflow>
<dataflow id="1219" from="mul_ln246" to="m33" fromId="180" toId="181">
</dataflow>
<dataflow id="1220" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="1034" toId="182">
</dataflow>
<dataflow id="1221" from="mul_ln246" to="specfucore_ln28" fromId="180" toId="182">
</dataflow>
<dataflow id="1222" from="StgValue_1037" to="specfucore_ln28" fromId="1037" toId="182">
</dataflow>
<dataflow id="1223" from="StgValue_1039" to="specfucore_ln28" fromId="1039" toId="182">
</dataflow>
<dataflow id="1224" from="StgValue_1041" to="specfucore_ln28" fromId="1041" toId="182">
</dataflow>
<dataflow id="1226" from="_ssdm_op_BitConcatenate.i2.i1.i1" to="m34" fromId="1225" toId="183">
</dataflow>
<dataflow id="1227" from="trunc_ln247" to="m34" fromId="173" toId="183">
</dataflow>
<dataflow id="1228" from="StgValue_1160" to="m34" fromId="1160" toId="183">
</dataflow>
<dataflow id="1229" from="m30" to="sext_ln248_1" fromId="169" toId="184">
</dataflow>
<dataflow id="1230" from="sext_ln248" to="mul_ln248" fromId="176" toId="185">
</dataflow>
<dataflow id="1231" from="sext_ln248_1" to="mul_ln248" fromId="184" toId="185">
</dataflow>
<dataflow id="1232" from="_ssdm_op_SpecFUCore" to="specfucore_ln30" fromId="1034" toId="186">
</dataflow>
<dataflow id="1233" from="mul_ln248" to="specfucore_ln30" fromId="185" toId="186">
</dataflow>
<dataflow id="1234" from="StgValue_1037" to="specfucore_ln30" fromId="1037" toId="186">
</dataflow>
<dataflow id="1235" from="StgValue_1039" to="specfucore_ln30" fromId="1039" toId="186">
</dataflow>
<dataflow id="1236" from="StgValue_1041" to="specfucore_ln30" fromId="1041" toId="186">
</dataflow>
<dataflow id="1237" from="mul_ln248" to="m35" fromId="185" toId="187">
</dataflow>
<dataflow id="1238" from="mul_ln246" to="trunc_ln251" fromId="180" toId="188">
</dataflow>
<dataflow id="1239" from="mul_ln248" to="trunc_ln251_1" fromId="185" toId="189">
</dataflow>
<dataflow id="1240" from="trunc_ln251_1" to="m38" fromId="189" toId="190">
</dataflow>
<dataflow id="1241" from="trunc_ln251" to="m38" fromId="188" toId="190">
</dataflow>
<dataflow id="1242" from="m34" to="sext_ln252" fromId="183" toId="191">
</dataflow>
<dataflow id="1243" from="add_ln249" to="sext_ln252_1" fromId="178" toId="192">
</dataflow>
<dataflow id="1244" from="sext_ln252_1" to="mul_ln252" fromId="192" toId="193">
</dataflow>
<dataflow id="1245" from="sext_ln252" to="mul_ln252" fromId="191" toId="193">
</dataflow>
<dataflow id="1246" from="_ssdm_op_SpecFUCore" to="specfucore_ln34" fromId="1034" toId="194">
</dataflow>
<dataflow id="1247" from="mul_ln252" to="specfucore_ln34" fromId="193" toId="194">
</dataflow>
<dataflow id="1248" from="StgValue_1037" to="specfucore_ln34" fromId="1037" toId="194">
</dataflow>
<dataflow id="1249" from="StgValue_1039" to="specfucore_ln34" fromId="1039" toId="194">
</dataflow>
<dataflow id="1250" from="StgValue_1041" to="specfucore_ln34" fromId="1041" toId="194">
</dataflow>
<dataflow id="1251" from="mul_ln252" to="m39" fromId="193" toId="195">
</dataflow>
<dataflow id="1252" from="m34" to="sext_ln250" fromId="183" toId="196">
</dataflow>
<dataflow id="1253" from="m33" to="sext_ln250_1" fromId="181" toId="197">
</dataflow>
<dataflow id="1254" from="sext_ln250_1" to="m37" fromId="197" toId="198">
</dataflow>
<dataflow id="1255" from="sext_ln250" to="m37" fromId="196" toId="198">
</dataflow>
<dataflow id="1256" from="_ssdm_op_SpecFUCore" to="specfucore_ln32" fromId="1034" toId="199">
</dataflow>
<dataflow id="1257" from="m37" to="specfucore_ln32" fromId="198" toId="199">
</dataflow>
<dataflow id="1258" from="StgValue_1037" to="specfucore_ln32" fromId="1037" toId="199">
</dataflow>
<dataflow id="1259" from="StgValue_1039" to="specfucore_ln32" fromId="1039" toId="199">
</dataflow>
<dataflow id="1260" from="StgValue_1041" to="specfucore_ln32" fromId="1041" toId="199">
</dataflow>
<dataflow id="1261" from="m35" to="sext_ln253" fromId="187" toId="200">
</dataflow>
<dataflow id="1262" from="sext_ln253" to="mul_ln253" fromId="200" toId="201">
</dataflow>
<dataflow id="1263" from="sext_ln253" to="mul_ln253" fromId="200" toId="201">
</dataflow>
<dataflow id="1264" from="_ssdm_op_SpecFUCore" to="specfucore_ln35" fromId="1034" toId="202">
</dataflow>
<dataflow id="1265" from="mul_ln253" to="specfucore_ln35" fromId="201" toId="202">
</dataflow>
<dataflow id="1266" from="StgValue_1037" to="specfucore_ln35" fromId="1037" toId="202">
</dataflow>
<dataflow id="1267" from="StgValue_1039" to="specfucore_ln35" fromId="1039" toId="202">
</dataflow>
<dataflow id="1268" from="StgValue_1041" to="specfucore_ln35" fromId="1041" toId="202">
</dataflow>
<dataflow id="1269" from="mul_ln253" to="m40" fromId="201" toId="203">
</dataflow>
<dataflow id="1270" from="m37" to="sext_ln254" fromId="198" toId="204">
</dataflow>
<dataflow id="1271" from="m39" to="add_ln255" fromId="195" toId="205">
</dataflow>
<dataflow id="1272" from="sext_ln254" to="add_ln255" fromId="204" toId="205">
</dataflow>
<dataflow id="1273" from="add_ln255" to="sext_ln255" fromId="205" toId="206">
</dataflow>
<dataflow id="1274" from="m39" to="zext_ln256" fromId="195" toId="207">
</dataflow>
<dataflow id="1275" from="m38" to="sext_ln256" fromId="190" toId="208">
</dataflow>
<dataflow id="1276" from="zext_ln256" to="mul_ln256" fromId="207" toId="209">
</dataflow>
<dataflow id="1277" from="sext_ln256" to="mul_ln256" fromId="208" toId="209">
</dataflow>
<dataflow id="1278" from="mul_ln256" to="m43" fromId="209" toId="210">
</dataflow>
<dataflow id="1279" from="_ssdm_op_SpecFUCore" to="specfucore_ln38" fromId="1034" toId="211">
</dataflow>
<dataflow id="1280" from="mul_ln256" to="specfucore_ln38" fromId="209" toId="211">
</dataflow>
<dataflow id="1281" from="StgValue_1037" to="specfucore_ln38" fromId="1037" toId="211">
</dataflow>
<dataflow id="1282" from="StgValue_1039" to="specfucore_ln38" fromId="1039" toId="211">
</dataflow>
<dataflow id="1283" from="StgValue_1041" to="specfucore_ln38" fromId="1041" toId="211">
</dataflow>
<dataflow id="1284" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln413" fromId="1084" toId="212">
</dataflow>
<dataflow id="1285" from="out_data_3" to="write_ln413" fromId="1012" toId="212">
</dataflow>
<dataflow id="1286" from="sext_ln255" to="write_ln413" fromId="206" toId="212">
</dataflow>
<dataflow id="1287" from="m37" to="sext_ln254_1" fromId="198" toId="213">
</dataflow>
<dataflow id="1288" from="sext_ln254_1" to="m41" fromId="213" toId="214">
</dataflow>
<dataflow id="1289" from="m40" to="m41" fromId="203" toId="214">
</dataflow>
<dataflow id="1290" from="m43" to="sext_ln257_1" fromId="210" toId="215">
</dataflow>
<dataflow id="1291" from="m41" to="trunc_ln258" fromId="214" toId="216">
</dataflow>
<dataflow id="1292" from="m41" to="mul_ln259" fromId="214" toId="217">
</dataflow>
<dataflow id="1293" from="sext_ln257_1" to="mul_ln259" fromId="215" toId="217">
</dataflow>
<dataflow id="1294" from="trunc_ln258" to="m45" fromId="216" toId="218">
</dataflow>
<dataflow id="1295" from="trunc_ln258" to="m45" fromId="216" toId="218">
</dataflow>
<dataflow id="1296" from="mul_ln259" to="m46" fromId="217" toId="219">
</dataflow>
<dataflow id="1297" from="m41" to="m46" fromId="214" toId="219">
</dataflow>
<dataflow id="1298" from="m46" to="sext_ln263" fromId="219" toId="220">
</dataflow>
<dataflow id="1299" from="m45" to="sext_ln263_1" fromId="218" toId="221">
</dataflow>
<dataflow id="1300" from="sext_ln263" to="add_ln263" fromId="220" toId="222">
</dataflow>
<dataflow id="1301" from="sext_ln263_1" to="add_ln263" fromId="221" toId="222">
</dataflow>
<dataflow id="1302" from="add_ln263" to="trunc_ln267" fromId="222" toId="223">
</dataflow>
<dataflow id="1303" from="m43" to="sext_ln257" fromId="210" toId="224">
</dataflow>
<dataflow id="1304" from="m46" to="sext_ln260" fromId="219" toId="225">
</dataflow>
<dataflow id="1305" from="m46" to="zext_ln260" fromId="219" toId="226">
</dataflow>
<dataflow id="1306" from="m45" to="zext_ln260_1" fromId="218" toId="227">
</dataflow>
<dataflow id="1307" from="zext_ln260" to="mul_ln260" fromId="226" toId="228">
</dataflow>
<dataflow id="1308" from="zext_ln260_1" to="mul_ln260" fromId="227" toId="228">
</dataflow>
<dataflow id="1309" from="mul_ln260" to="m47" fromId="228" toId="229">
</dataflow>
<dataflow id="1310" from="_ssdm_op_SpecFUCore" to="specfucore_ln42" fromId="1034" toId="230">
</dataflow>
<dataflow id="1311" from="mul_ln260" to="specfucore_ln42" fromId="228" toId="230">
</dataflow>
<dataflow id="1312" from="StgValue_1037" to="specfucore_ln42" fromId="1037" toId="230">
</dataflow>
<dataflow id="1313" from="StgValue_1039" to="specfucore_ln42" fromId="1039" toId="230">
</dataflow>
<dataflow id="1314" from="StgValue_1041" to="specfucore_ln42" fromId="1041" toId="230">
</dataflow>
<dataflow id="1315" from="zext_ln260" to="mul_ln261" fromId="226" toId="231">
</dataflow>
<dataflow id="1316" from="sext_ln257" to="mul_ln261" fromId="224" toId="231">
</dataflow>
<dataflow id="1317" from="mul_ln261" to="m48" fromId="231" toId="232">
</dataflow>
<dataflow id="1318" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="1034" toId="233">
</dataflow>
<dataflow id="1319" from="mul_ln261" to="specfucore_ln43" fromId="231" toId="233">
</dataflow>
<dataflow id="1320" from="StgValue_1037" to="specfucore_ln43" fromId="1037" toId="233">
</dataflow>
<dataflow id="1321" from="StgValue_1039" to="specfucore_ln43" fromId="1039" toId="233">
</dataflow>
<dataflow id="1322" from="StgValue_1041" to="specfucore_ln43" fromId="1041" toId="233">
</dataflow>
<dataflow id="1323" from="add_ln263" to="sext_ln264" fromId="222" toId="234">
</dataflow>
<dataflow id="1324" from="sext_ln264" to="mul_ln264" fromId="234" toId="235">
</dataflow>
<dataflow id="1325" from="sext_ln260" to="mul_ln264" fromId="225" toId="235">
</dataflow>
<dataflow id="1326" from="_ssdm_op_SpecFUCore" to="specfucore_ln46" fromId="1034" toId="236">
</dataflow>
<dataflow id="1327" from="mul_ln264" to="specfucore_ln46" fromId="235" toId="236">
</dataflow>
<dataflow id="1328" from="StgValue_1037" to="specfucore_ln46" fromId="1037" toId="236">
</dataflow>
<dataflow id="1329" from="StgValue_1039" to="specfucore_ln46" fromId="1039" toId="236">
</dataflow>
<dataflow id="1330" from="StgValue_1041" to="specfucore_ln46" fromId="1041" toId="236">
</dataflow>
<dataflow id="1331" from="mul_ln264" to="m51" fromId="235" toId="237">
</dataflow>
<dataflow id="1332" from="m51" to="sext_ln414" fromId="237" toId="238">
</dataflow>
<dataflow id="1333" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln414" fromId="1084" toId="239">
</dataflow>
<dataflow id="1334" from="out_data_4" to="write_ln414" fromId="1013" toId="239">
</dataflow>
<dataflow id="1335" from="sext_ln414" to="write_ln414" fromId="238" toId="239">
</dataflow>
<dataflow id="1336" from="m48" to="zext_ln262" fromId="232" toId="240">
</dataflow>
<dataflow id="1337" from="zext_ln262" to="mul_ln262" fromId="240" toId="241">
</dataflow>
<dataflow id="1338" from="zext_ln260_1" to="mul_ln262" fromId="227" toId="241">
</dataflow>
<dataflow id="1339" from="mul_ln262" to="m49" fromId="241" toId="242">
</dataflow>
<dataflow id="1340" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="1034" toId="243">
</dataflow>
<dataflow id="1341" from="mul_ln262" to="specfucore_ln44" fromId="241" toId="243">
</dataflow>
<dataflow id="1342" from="StgValue_1037" to="specfucore_ln44" fromId="1037" toId="243">
</dataflow>
<dataflow id="1343" from="StgValue_1039" to="specfucore_ln44" fromId="1039" toId="243">
</dataflow>
<dataflow id="1344" from="StgValue_1041" to="specfucore_ln44" fromId="1041" toId="243">
</dataflow>
<dataflow id="1345" from="m47" to="mul_ln268" fromId="229" toId="244">
</dataflow>
<dataflow id="1346" from="m48" to="mul_ln268" fromId="232" toId="244">
</dataflow>
<dataflow id="1347" from="m48" to="zext_ln262_1" fromId="232" toId="245">
</dataflow>
<dataflow id="1348" from="m49" to="zext_ln266" fromId="242" toId="246">
</dataflow>
<dataflow id="1349" from="zext_ln262_1" to="mul_ln266" fromId="245" toId="247">
</dataflow>
<dataflow id="1350" from="zext_ln266" to="mul_ln266" fromId="246" toId="247">
</dataflow>
<dataflow id="1351" from="mul_ln266" to="m53" fromId="247" toId="248">
</dataflow>
<dataflow id="1352" from="_ssdm_op_SpecFUCore" to="specfucore_ln48" fromId="1034" toId="249">
</dataflow>
<dataflow id="1353" from="mul_ln266" to="specfucore_ln48" fromId="247" toId="249">
</dataflow>
<dataflow id="1354" from="StgValue_1037" to="specfucore_ln48" fromId="1037" toId="249">
</dataflow>
<dataflow id="1355" from="StgValue_1039" to="specfucore_ln48" fromId="1039" toId="249">
</dataflow>
<dataflow id="1356" from="StgValue_1041" to="specfucore_ln48" fromId="1041" toId="249">
</dataflow>
<dataflow id="1357" from="m53" to="add_ln269" fromId="248" toId="250">
</dataflow>
<dataflow id="1358" from="trunc_ln267" to="add_ln269" fromId="223" toId="250">
</dataflow>
<dataflow id="1359" from="mul_ln268" to="m55" fromId="244" toId="251">
</dataflow>
<dataflow id="1360" from="mul_ln268" to="m55" fromId="244" toId="251">
</dataflow>
<dataflow id="1361" from="add_ln269" to="trunc_ln270" fromId="250" toId="252">
</dataflow>
<dataflow id="1362" from="trunc_ln270" to="m57" fromId="252" toId="253">
</dataflow>
<dataflow id="1363" from="trunc_ln270" to="m57" fromId="252" toId="253">
</dataflow>
<dataflow id="1364" from="add_ln269" to="add_ln273" fromId="250" toId="254">
</dataflow>
<dataflow id="1365" from="m55" to="add_ln273" fromId="251" toId="254">
</dataflow>
<dataflow id="1366" from="add_ln273" to="m60" fromId="254" toId="255">
</dataflow>
<dataflow id="1367" from="m55" to="m60" fromId="251" toId="255">
</dataflow>
<dataflow id="1368" from="m57" to="m58" fromId="253" toId="256">
</dataflow>
<dataflow id="1369" from="m57" to="m58" fromId="253" toId="256">
</dataflow>
<dataflow id="1370" from="m57" to="zext_ln272" fromId="253" toId="257">
</dataflow>
<dataflow id="1371" from="m58" to="zext_ln272_1" fromId="256" toId="258">
</dataflow>
<dataflow id="1372" from="zext_ln272" to="mul_ln272" fromId="257" toId="259">
</dataflow>
<dataflow id="1373" from="zext_ln272_1" to="mul_ln272" fromId="258" toId="259">
</dataflow>
<dataflow id="1374" from="mul_ln272" to="m59" fromId="259" toId="260">
</dataflow>
<dataflow id="1375" from="_ssdm_op_SpecFUCore" to="specfucore_ln54" fromId="1034" toId="261">
</dataflow>
<dataflow id="1376" from="mul_ln272" to="specfucore_ln54" fromId="259" toId="261">
</dataflow>
<dataflow id="1377" from="StgValue_1037" to="specfucore_ln54" fromId="1037" toId="261">
</dataflow>
<dataflow id="1378" from="StgValue_1039" to="specfucore_ln54" fromId="1039" toId="261">
</dataflow>
<dataflow id="1379" from="StgValue_1041" to="specfucore_ln54" fromId="1041" toId="261">
</dataflow>
<dataflow id="1380" from="add_ln273" to="m60" fromId="254" toId="262">
</dataflow>
<dataflow id="1381" from="m55" to="m60" fromId="251" toId="262">
</dataflow>
<dataflow id="1382" from="mul_ln272" to="trunc_ln274" fromId="259" toId="263">
</dataflow>
<dataflow id="1383" from="m58" to="trunc_ln274_1" fromId="256" toId="264">
</dataflow>
<dataflow id="1384" from="add_ln273" to="m60" fromId="254" toId="265">
</dataflow>
<dataflow id="1385" from="m55" to="m60" fromId="251" toId="265">
</dataflow>
<dataflow id="1386" from="trunc_ln274" to="m61" fromId="263" toId="266">
</dataflow>
<dataflow id="1387" from="trunc_ln274_1" to="m61" fromId="264" toId="266">
</dataflow>
<dataflow id="1388" from="m59" to="zext_ln275" fromId="260" toId="267">
</dataflow>
<dataflow id="1389" from="zext_ln272" to="mul_ln275" fromId="257" toId="268">
</dataflow>
<dataflow id="1390" from="zext_ln275" to="mul_ln275" fromId="267" toId="268">
</dataflow>
<dataflow id="1391" from="mul_ln275" to="m62" fromId="268" toId="269">
</dataflow>
<dataflow id="1392" from="_ssdm_op_SpecFUCore" to="specfucore_ln57" fromId="1034" toId="270">
</dataflow>
<dataflow id="1393" from="mul_ln275" to="specfucore_ln57" fromId="268" toId="270">
</dataflow>
<dataflow id="1394" from="StgValue_1037" to="specfucore_ln57" fromId="1037" toId="270">
</dataflow>
<dataflow id="1395" from="StgValue_1039" to="specfucore_ln57" fromId="1039" toId="270">
</dataflow>
<dataflow id="1396" from="StgValue_1041" to="specfucore_ln57" fromId="1041" toId="270">
</dataflow>
<dataflow id="1397" from="add_ln273" to="m60" fromId="254" toId="271">
</dataflow>
<dataflow id="1398" from="m55" to="m60" fromId="251" toId="271">
</dataflow>
<dataflow id="1399" from="m62" to="zext_ln276" fromId="269" toId="272">
</dataflow>
<dataflow id="1400" from="zext_ln276" to="mul_ln276" fromId="272" toId="273">
</dataflow>
<dataflow id="1401" from="zext_ln276" to="mul_ln276" fromId="272" toId="273">
</dataflow>
<dataflow id="1402" from="mul_ln276" to="m63" fromId="273" toId="274">
</dataflow>
<dataflow id="1403" from="_ssdm_op_SpecFUCore" to="specfucore_ln58" fromId="1034" toId="275">
</dataflow>
<dataflow id="1404" from="mul_ln276" to="specfucore_ln58" fromId="273" toId="275">
</dataflow>
<dataflow id="1405" from="StgValue_1037" to="specfucore_ln58" fromId="1037" toId="275">
</dataflow>
<dataflow id="1406" from="StgValue_1039" to="specfucore_ln58" fromId="1039" toId="275">
</dataflow>
<dataflow id="1407" from="StgValue_1041" to="specfucore_ln58" fromId="1041" toId="275">
</dataflow>
<dataflow id="1408" from="m61" to="sext_ln277" fromId="266" toId="276">
</dataflow>
<dataflow id="1409" from="m60" to="sext_ln277_1" fromId="271" toId="277">
</dataflow>
<dataflow id="1410" from="sext_ln277_1" to="m64" fromId="277" toId="278">
</dataflow>
<dataflow id="1411" from="sext_ln277" to="m64" fromId="276" toId="278">
</dataflow>
<dataflow id="1412" from="_ssdm_op_SpecFUCore" to="specfucore_ln59" fromId="1034" toId="279">
</dataflow>
<dataflow id="1413" from="m64" to="specfucore_ln59" fromId="278" toId="279">
</dataflow>
<dataflow id="1414" from="StgValue_1037" to="specfucore_ln59" fromId="1037" toId="279">
</dataflow>
<dataflow id="1415" from="StgValue_1039" to="specfucore_ln59" fromId="1039" toId="279">
</dataflow>
<dataflow id="1416" from="StgValue_1041" to="specfucore_ln59" fromId="1041" toId="279">
</dataflow>
<dataflow id="1417" from="_ssdm_op_SpecFUCore" to="specfucore_ln60" fromId="1034" toId="280">
</dataflow>
<dataflow id="1418" from="m64" to="specfucore_ln60" fromId="278" toId="280">
</dataflow>
<dataflow id="1419" from="StgValue_1037" to="specfucore_ln60" fromId="1037" toId="280">
</dataflow>
<dataflow id="1420" from="StgValue_1039" to="specfucore_ln60" fromId="1039" toId="280">
</dataflow>
<dataflow id="1421" from="StgValue_1041" to="specfucore_ln60" fromId="1041" toId="280">
</dataflow>
<dataflow id="1422" from="m64" to="m65" fromId="278" toId="281">
</dataflow>
<dataflow id="1423" from="m64" to="trunc_ln282" fromId="278" toId="282">
</dataflow>
<dataflow id="1424" from="m64" to="sext_ln279" fromId="278" toId="283">
</dataflow>
<dataflow id="1425" from="m65" to="sext_ln279_1" fromId="281" toId="284">
</dataflow>
<dataflow id="1426" from="sext_ln279" to="mul_ln279" fromId="283" toId="285">
</dataflow>
<dataflow id="1427" from="sext_ln279_1" to="mul_ln279" fromId="284" toId="285">
</dataflow>
<dataflow id="1428" from="_ssdm_op_SpecFUCore" to="specfucore_ln61" fromId="1034" toId="286">
</dataflow>
<dataflow id="1429" from="mul_ln279" to="specfucore_ln61" fromId="285" toId="286">
</dataflow>
<dataflow id="1430" from="StgValue_1037" to="specfucore_ln61" fromId="1037" toId="286">
</dataflow>
<dataflow id="1431" from="StgValue_1039" to="specfucore_ln61" fromId="1039" toId="286">
</dataflow>
<dataflow id="1432" from="StgValue_1041" to="specfucore_ln61" fromId="1041" toId="286">
</dataflow>
<dataflow id="1433" from="mul_ln279" to="m66" fromId="285" toId="287">
</dataflow>
<dataflow id="1434" from="m63" to="sext_ln280" fromId="274" toId="288">
</dataflow>
<dataflow id="1435" from="zext_ln276" to="mul_ln280" fromId="272" toId="289">
</dataflow>
<dataflow id="1436" from="sext_ln280" to="mul_ln280" fromId="288" toId="289">
</dataflow>
<dataflow id="1437" from="mul_ln280" to="m67" fromId="289" toId="290">
</dataflow>
<dataflow id="1438" from="_ssdm_op_SpecFUCore" to="specfucore_ln62" fromId="1034" toId="291">
</dataflow>
<dataflow id="1439" from="mul_ln280" to="specfucore_ln62" fromId="289" toId="291">
</dataflow>
<dataflow id="1440" from="StgValue_1037" to="specfucore_ln62" fromId="1037" toId="291">
</dataflow>
<dataflow id="1441" from="StgValue_1039" to="specfucore_ln62" fromId="1039" toId="291">
</dataflow>
<dataflow id="1442" from="StgValue_1041" to="specfucore_ln62" fromId="1041" toId="291">
</dataflow>
<dataflow id="1443" from="m65" to="sext_ln281" fromId="281" toId="292">
</dataflow>
<dataflow id="1444" from="m63" to="sext_ln281_1" fromId="274" toId="293">
</dataflow>
<dataflow id="1445" from="sext_ln281_1" to="m68" fromId="293" toId="294">
</dataflow>
<dataflow id="1446" from="sext_ln281" to="m68" fromId="292" toId="294">
</dataflow>
<dataflow id="1447" from="trunc_ln282" to="m69" fromId="282" toId="295">
</dataflow>
<dataflow id="1448" from="trunc_ln282" to="m69" fromId="282" toId="295">
</dataflow>
<dataflow id="1449" from="m69" to="trunc_ln283" fromId="295" toId="296">
</dataflow>
<dataflow id="1450" from="m67" to="sext_ln415" fromId="290" toId="297">
</dataflow>
<dataflow id="1451" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln415" fromId="1084" toId="298">
</dataflow>
<dataflow id="1452" from="out_data_5" to="write_ln415" fromId="1014" toId="298">
</dataflow>
<dataflow id="1453" from="sext_ln415" to="write_ln415" fromId="297" toId="298">
</dataflow>
<dataflow id="1454" from="m66" to="sext_ln284" fromId="287" toId="299">
</dataflow>
<dataflow id="1455" from="m69" to="sext_ln284_1" fromId="295" toId="300">
</dataflow>
<dataflow id="1456" from="sext_ln284" to="mul_ln284" fromId="299" toId="301">
</dataflow>
<dataflow id="1457" from="sext_ln284_1" to="mul_ln284" fromId="300" toId="301">
</dataflow>
<dataflow id="1458" from="_ssdm_op_SpecFUCore" to="specfucore_ln66" fromId="1034" toId="302">
</dataflow>
<dataflow id="1459" from="mul_ln284" to="specfucore_ln66" fromId="301" toId="302">
</dataflow>
<dataflow id="1460" from="StgValue_1037" to="specfucore_ln66" fromId="1037" toId="302">
</dataflow>
<dataflow id="1461" from="StgValue_1039" to="specfucore_ln66" fromId="1039" toId="302">
</dataflow>
<dataflow id="1462" from="StgValue_1041" to="specfucore_ln66" fromId="1041" toId="302">
</dataflow>
<dataflow id="1463" from="mul_ln284" to="m71" fromId="301" toId="303">
</dataflow>
<dataflow id="1464" from="m68" to="m70" fromId="294" toId="304">
</dataflow>
<dataflow id="1465" from="trunc_ln283" to="m70" fromId="296" toId="304">
</dataflow>
<dataflow id="1466" from="m71" to="zext_ln285" fromId="303" toId="305">
</dataflow>
<dataflow id="1467" from="m68" to="sext_ln285_1" fromId="294" toId="306">
</dataflow>
<dataflow id="1468" from="zext_ln285" to="mul_ln285" fromId="305" toId="307">
</dataflow>
<dataflow id="1469" from="sext_ln285_1" to="mul_ln285" fromId="306" toId="307">
</dataflow>
<dataflow id="1470" from="mul_ln285" to="m72" fromId="307" toId="308">
</dataflow>
<dataflow id="1471" from="_ssdm_op_SpecFUCore" to="specfucore_ln67" fromId="1034" toId="309">
</dataflow>
<dataflow id="1472" from="mul_ln285" to="specfucore_ln67" fromId="307" toId="309">
</dataflow>
<dataflow id="1473" from="StgValue_1037" to="specfucore_ln67" fromId="1037" toId="309">
</dataflow>
<dataflow id="1474" from="StgValue_1039" to="specfucore_ln67" fromId="1039" toId="309">
</dataflow>
<dataflow id="1475" from="StgValue_1041" to="specfucore_ln67" fromId="1041" toId="309">
</dataflow>
<dataflow id="1476" from="_ssdm_op_SpecFUCore" to="specfucore_ln68" fromId="1034" toId="310">
</dataflow>
<dataflow id="1477" from="mul_ln285" to="specfucore_ln68" fromId="307" toId="310">
</dataflow>
<dataflow id="1478" from="StgValue_1037" to="specfucore_ln68" fromId="1037" toId="310">
</dataflow>
<dataflow id="1479" from="StgValue_1039" to="specfucore_ln68" fromId="1039" toId="310">
</dataflow>
<dataflow id="1480" from="StgValue_1041" to="specfucore_ln68" fromId="1041" toId="310">
</dataflow>
<dataflow id="1481" from="mul_ln285" to="m73" fromId="307" toId="311">
</dataflow>
<dataflow id="1482" from="m71" to="sext_ln285" fromId="303" toId="312">
</dataflow>
<dataflow id="1483" from="m72" to="sext_ln287" fromId="308" toId="313">
</dataflow>
<dataflow id="1484" from="sext_ln285" to="mul_ln287" fromId="312" toId="314">
</dataflow>
<dataflow id="1485" from="sext_ln287" to="mul_ln287" fromId="313" toId="314">
</dataflow>
<dataflow id="1486" from="_ssdm_op_SpecFUCore" to="specfucore_ln69" fromId="1034" toId="315">
</dataflow>
<dataflow id="1487" from="mul_ln287" to="specfucore_ln69" fromId="314" toId="315">
</dataflow>
<dataflow id="1488" from="StgValue_1037" to="specfucore_ln69" fromId="1037" toId="315">
</dataflow>
<dataflow id="1489" from="StgValue_1039" to="specfucore_ln69" fromId="1039" toId="315">
</dataflow>
<dataflow id="1490" from="StgValue_1041" to="specfucore_ln69" fromId="1041" toId="315">
</dataflow>
<dataflow id="1491" from="m73" to="sext_ln288" fromId="311" toId="316">
</dataflow>
<dataflow id="1492" from="m70" to="sext_ln288_1" fromId="304" toId="317">
</dataflow>
<dataflow id="1493" from="sext_ln288" to="mul_ln288" fromId="316" toId="318">
</dataflow>
<dataflow id="1494" from="sext_ln288_1" to="mul_ln288" fromId="317" toId="318">
</dataflow>
<dataflow id="1495" from="_ssdm_op_SpecFUCore" to="specfucore_ln70" fromId="1034" toId="319">
</dataflow>
<dataflow id="1496" from="mul_ln288" to="specfucore_ln70" fromId="318" toId="319">
</dataflow>
<dataflow id="1497" from="StgValue_1037" to="specfucore_ln70" fromId="1037" toId="319">
</dataflow>
<dataflow id="1498" from="StgValue_1039" to="specfucore_ln70" fromId="1039" toId="319">
</dataflow>
<dataflow id="1499" from="StgValue_1041" to="specfucore_ln70" fromId="1041" toId="319">
</dataflow>
<dataflow id="1500" from="mul_ln288" to="m75" fromId="318" toId="320">
</dataflow>
<dataflow id="1501" from="mul_ln287" to="trunc_ln289" fromId="314" toId="321">
</dataflow>
<dataflow id="1502" from="m73" to="sext_ln290" fromId="311" toId="322">
</dataflow>
<dataflow id="1503" from="sext_ln290" to="m77" fromId="322" toId="323">
</dataflow>
<dataflow id="1504" from="sext_ln290" to="m77" fromId="322" toId="323">
</dataflow>
<dataflow id="1505" from="m71" to="sext_ln289" fromId="303" toId="324">
</dataflow>
<dataflow id="1506" from="trunc_ln289" to="m76" fromId="321" toId="325">
</dataflow>
<dataflow id="1507" from="sext_ln289" to="m76" fromId="324" toId="325">
</dataflow>
<dataflow id="1508" from="m77" to="sext_ln291" fromId="323" toId="326">
</dataflow>
<dataflow id="1509" from="m75" to="sext_ln291_1" fromId="320" toId="327">
</dataflow>
<dataflow id="1510" from="sext_ln291_1" to="mul_ln291" fromId="327" toId="328">
</dataflow>
<dataflow id="1511" from="sext_ln291" to="mul_ln291" fromId="326" toId="328">
</dataflow>
<dataflow id="1512" from="_ssdm_op_SpecFUCore" to="specfucore_ln73" fromId="1034" toId="329">
</dataflow>
<dataflow id="1513" from="mul_ln291" to="specfucore_ln73" fromId="328" toId="329">
</dataflow>
<dataflow id="1514" from="StgValue_1037" to="specfucore_ln73" fromId="1037" toId="329">
</dataflow>
<dataflow id="1515" from="StgValue_1039" to="specfucore_ln73" fromId="1039" toId="329">
</dataflow>
<dataflow id="1516" from="StgValue_1041" to="specfucore_ln73" fromId="1041" toId="329">
</dataflow>
<dataflow id="1517" from="mul_ln291" to="m78" fromId="328" toId="330">
</dataflow>
<dataflow id="1518" from="m77" to="sext_ln292" fromId="323" toId="331">
</dataflow>
<dataflow id="1519" from="m75" to="sext_ln292_1" fromId="320" toId="332">
</dataflow>
<dataflow id="1520" from="sext_ln292_1" to="add_ln292" fromId="332" toId="333">
</dataflow>
<dataflow id="1521" from="sext_ln292" to="add_ln292" fromId="331" toId="333">
</dataflow>
<dataflow id="1522" from="m76" to="sext_ln416" fromId="325" toId="334">
</dataflow>
<dataflow id="1523" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln416" fromId="1084" toId="335">
</dataflow>
<dataflow id="1524" from="out_data_6" to="write_ln416" fromId="1015" toId="335">
</dataflow>
<dataflow id="1525" from="sext_ln416" to="write_ln416" fromId="334" toId="335">
</dataflow>
<dataflow id="1526" from="add_ln292" to="sext_ln294" fromId="333" toId="336">
</dataflow>
<dataflow id="1527" from="m78" to="m81" fromId="330" toId="337">
</dataflow>
<dataflow id="1528" from="sext_ln294" to="m81" fromId="336" toId="337">
</dataflow>
<dataflow id="1529" from="m75" to="sext_ln293" fromId="320" toId="338">
</dataflow>
<dataflow id="1530" from="add_ln292" to="sext_ln293_1" fromId="333" toId="339">
</dataflow>
<dataflow id="1531" from="sext_ln293_1" to="m80" fromId="339" toId="340">
</dataflow>
<dataflow id="1532" from="sext_ln293" to="m80" fromId="338" toId="340">
</dataflow>
<dataflow id="1533" from="m77" to="sext_ln296" fromId="323" toId="341">
</dataflow>
<dataflow id="1534" from="m80" to="trunc_ln296" fromId="340" toId="342">
</dataflow>
<dataflow id="1535" from="m81" to="mul_ln296" fromId="337" toId="343">
</dataflow>
<dataflow id="1536" from="sext_ln296" to="mul_ln296" fromId="341" toId="343">
</dataflow>
<dataflow id="1537" from="m80" to="trunc_ln297" fromId="340" toId="344">
</dataflow>
<dataflow id="1538" from="mul_ln296" to="m83" fromId="343" toId="345">
</dataflow>
<dataflow id="1539" from="trunc_ln296" to="m83" fromId="342" toId="345">
</dataflow>
<dataflow id="1540" from="trunc_ln297" to="m84" fromId="344" toId="346">
</dataflow>
<dataflow id="1541" from="trunc_ln297" to="m84" fromId="344" toId="346">
</dataflow>
<dataflow id="1542" from="m84" to="trunc_ln301" fromId="346" toId="347">
</dataflow>
<dataflow id="1543" from="m81" to="zext_ln299" fromId="337" toId="348">
</dataflow>
<dataflow id="1544" from="m83" to="zext_ln299_2" fromId="345" toId="349">
</dataflow>
<dataflow id="1545" from="m83" to="zext_ln299_3" fromId="345" toId="350">
</dataflow>
<dataflow id="1546" from="zext_ln299" to="mul_ln299" fromId="348" toId="351">
</dataflow>
<dataflow id="1547" from="zext_ln299_3" to="mul_ln299" fromId="350" toId="351">
</dataflow>
<dataflow id="1548" from="mul_ln299" to="m86" fromId="351" toId="352">
</dataflow>
<dataflow id="1549" from="_ssdm_op_SpecFUCore" to="specfucore_ln81" fromId="1034" toId="353">
</dataflow>
<dataflow id="1550" from="mul_ln299" to="specfucore_ln81" fromId="351" toId="353">
</dataflow>
<dataflow id="1551" from="StgValue_1037" to="specfucore_ln81" fromId="1037" toId="353">
</dataflow>
<dataflow id="1552" from="StgValue_1039" to="specfucore_ln81" fromId="1039" toId="353">
</dataflow>
<dataflow id="1553" from="StgValue_1041" to="specfucore_ln81" fromId="1041" toId="353">
</dataflow>
<dataflow id="1554" from="m84" to="zext_ln300" fromId="346" toId="354">
</dataflow>
<dataflow id="1555" from="zext_ln300" to="mul_ln300" fromId="354" toId="355">
</dataflow>
<dataflow id="1556" from="zext_ln299_2" to="mul_ln300" fromId="349" toId="355">
</dataflow>
<dataflow id="1557" from="mul_ln300" to="m87" fromId="355" toId="356">
</dataflow>
<dataflow id="1558" from="_ssdm_op_SpecFUCore" to="specfucore_ln82" fromId="1034" toId="357">
</dataflow>
<dataflow id="1559" from="mul_ln300" to="specfucore_ln82" fromId="355" toId="357">
</dataflow>
<dataflow id="1560" from="StgValue_1037" to="specfucore_ln82" fromId="1037" toId="357">
</dataflow>
<dataflow id="1561" from="StgValue_1039" to="specfucore_ln82" fromId="1039" toId="357">
</dataflow>
<dataflow id="1562" from="StgValue_1041" to="specfucore_ln82" fromId="1041" toId="357">
</dataflow>
<dataflow id="1563" from="mul_ln300" to="trunc_ln301_1" fromId="355" toId="358">
</dataflow>
<dataflow id="1564" from="m86" to="sext_ln417" fromId="352" toId="359">
</dataflow>
<dataflow id="1565" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln417" fromId="1084" toId="360">
</dataflow>
<dataflow id="1566" from="out_data_7" to="write_ln417" fromId="1016" toId="360">
</dataflow>
<dataflow id="1567" from="sext_ln417" to="write_ln417" fromId="359" toId="360">
</dataflow>
<dataflow id="1568" from="m83" to="zext_ln299_1" fromId="345" toId="361">
</dataflow>
<dataflow id="1569" from="trunc_ln301_1" to="m88" fromId="358" toId="362">
</dataflow>
<dataflow id="1570" from="trunc_ln301" to="m88" fromId="347" toId="362">
</dataflow>
<dataflow id="1571" from="m83" to="sext_ln302" fromId="345" toId="363">
</dataflow>
<dataflow id="1572" from="m87" to="sext_ln302_1" fromId="356" toId="364">
</dataflow>
<dataflow id="1573" from="sext_ln302" to="m89" fromId="363" toId="365">
</dataflow>
<dataflow id="1574" from="sext_ln302_1" to="m89" fromId="364" toId="365">
</dataflow>
<dataflow id="1575" from="zext_ln299_1" to="mul_ln303" fromId="361" toId="366">
</dataflow>
<dataflow id="1576" from="zext_ln299_1" to="mul_ln303" fromId="361" toId="366">
</dataflow>
<dataflow id="1577" from="mul_ln303" to="m90" fromId="366" toId="367">
</dataflow>
<dataflow id="1578" from="_ssdm_op_SpecFUCore" to="specfucore_ln85" fromId="1034" toId="368">
</dataflow>
<dataflow id="1579" from="mul_ln303" to="specfucore_ln85" fromId="366" toId="368">
</dataflow>
<dataflow id="1580" from="StgValue_1037" to="specfucore_ln85" fromId="1037" toId="368">
</dataflow>
<dataflow id="1581" from="StgValue_1039" to="specfucore_ln85" fromId="1039" toId="368">
</dataflow>
<dataflow id="1582" from="StgValue_1041" to="specfucore_ln85" fromId="1041" toId="368">
</dataflow>
<dataflow id="1583" from="m88" to="sext_ln304" fromId="362" toId="369">
</dataflow>
<dataflow id="1584" from="m87" to="sext_ln304_1" fromId="356" toId="370">
</dataflow>
<dataflow id="1585" from="sext_ln304_1" to="add_ln304" fromId="370" toId="371">
</dataflow>
<dataflow id="1586" from="sext_ln304" to="add_ln304" fromId="369" toId="371">
</dataflow>
<dataflow id="1587" from="m89" to="trunc_ln305" fromId="365" toId="372">
</dataflow>
<dataflow id="1588" from="add_ln304" to="sext_ln418" fromId="371" toId="373">
</dataflow>
<dataflow id="1589" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln418" fromId="1084" toId="374">
</dataflow>
<dataflow id="1590" from="out_data_8" to="write_ln418" fromId="1017" toId="374">
</dataflow>
<dataflow id="1591" from="sext_ln418" to="write_ln418" fromId="373" toId="374">
</dataflow>
<dataflow id="1592" from="m87" to="sext_ln305" fromId="356" toId="375">
</dataflow>
<dataflow id="1593" from="trunc_ln305" to="m92" fromId="372" toId="376">
</dataflow>
<dataflow id="1594" from="sext_ln305" to="m92" fromId="375" toId="376">
</dataflow>
<dataflow id="1595" from="m89" to="zext_ln306" fromId="365" toId="377">
</dataflow>
<dataflow id="1596" from="m90" to="zext_ln306_1" fromId="367" toId="378">
</dataflow>
<dataflow id="1597" from="zext_ln306" to="mul_ln306" fromId="377" toId="379">
</dataflow>
<dataflow id="1598" from="zext_ln306_1" to="mul_ln306" fromId="378" toId="379">
</dataflow>
<dataflow id="1599" from="mul_ln306" to="m93" fromId="379" toId="380">
</dataflow>
<dataflow id="1600" from="_ssdm_op_SpecFUCore" to="specfucore_ln88" fromId="1034" toId="381">
</dataflow>
<dataflow id="1601" from="mul_ln306" to="specfucore_ln88" fromId="379" toId="381">
</dataflow>
<dataflow id="1602" from="StgValue_1037" to="specfucore_ln88" fromId="1037" toId="381">
</dataflow>
<dataflow id="1603" from="StgValue_1039" to="specfucore_ln88" fromId="1039" toId="381">
</dataflow>
<dataflow id="1604" from="StgValue_1041" to="specfucore_ln88" fromId="1041" toId="381">
</dataflow>
<dataflow id="1605" from="m93" to="zext_ln308" fromId="380" toId="382">
</dataflow>
<dataflow id="1606" from="zext_ln308" to="mul_ln308" fromId="382" toId="383">
</dataflow>
<dataflow id="1607" from="zext_ln308" to="mul_ln308" fromId="382" toId="383">
</dataflow>
<dataflow id="1608" from="mul_ln308" to="m95" fromId="383" toId="384">
</dataflow>
<dataflow id="1609" from="_ssdm_op_SpecFUCore" to="specfucore_ln90" fromId="1034" toId="385">
</dataflow>
<dataflow id="1610" from="mul_ln308" to="specfucore_ln90" fromId="383" toId="385">
</dataflow>
<dataflow id="1611" from="StgValue_1037" to="specfucore_ln90" fromId="1037" toId="385">
</dataflow>
<dataflow id="1612" from="StgValue_1039" to="specfucore_ln90" fromId="1039" toId="385">
</dataflow>
<dataflow id="1613" from="StgValue_1041" to="specfucore_ln90" fromId="1041" toId="385">
</dataflow>
<dataflow id="1614" from="m92" to="sext_ln307" fromId="376" toId="386">
</dataflow>
<dataflow id="1615" from="sext_ln307" to="mul_ln307" fromId="386" toId="387">
</dataflow>
<dataflow id="1616" from="sext_ln307" to="mul_ln307" fromId="386" toId="387">
</dataflow>
<dataflow id="1617" from="_ssdm_op_SpecFUCore" to="specfucore_ln89" fromId="1034" toId="388">
</dataflow>
<dataflow id="1618" from="mul_ln307" to="specfucore_ln89" fromId="387" toId="388">
</dataflow>
<dataflow id="1619" from="StgValue_1037" to="specfucore_ln89" fromId="1037" toId="388">
</dataflow>
<dataflow id="1620" from="StgValue_1039" to="specfucore_ln89" fromId="1039" toId="388">
</dataflow>
<dataflow id="1621" from="StgValue_1041" to="specfucore_ln89" fromId="1041" toId="388">
</dataflow>
<dataflow id="1622" from="mul_ln307" to="m94" fromId="387" toId="389">
</dataflow>
<dataflow id="1623" from="m95" to="zext_ln310" fromId="384" toId="390">
</dataflow>
<dataflow id="1624" from="zext_ln310" to="mul_ln310" fromId="390" toId="391">
</dataflow>
<dataflow id="1625" from="zext_ln308" to="mul_ln310" fromId="382" toId="391">
</dataflow>
<dataflow id="1626" from="mul_ln310" to="m97" fromId="391" toId="392">
</dataflow>
<dataflow id="1627" from="_ssdm_op_SpecFUCore" to="specfucore_ln92" fromId="1034" toId="393">
</dataflow>
<dataflow id="1628" from="mul_ln310" to="specfucore_ln92" fromId="391" toId="393">
</dataflow>
<dataflow id="1629" from="StgValue_1037" to="specfucore_ln92" fromId="1037" toId="393">
</dataflow>
<dataflow id="1630" from="StgValue_1039" to="specfucore_ln92" fromId="1039" toId="393">
</dataflow>
<dataflow id="1631" from="StgValue_1041" to="specfucore_ln92" fromId="1041" toId="393">
</dataflow>
<dataflow id="1632" from="m92" to="m96" fromId="376" toId="394">
</dataflow>
<dataflow id="1634" from="StgValue_1633" to="m96" fromId="1633" toId="394">
</dataflow>
<dataflow id="1635" from="m93" to="sext_ln312_1" fromId="380" toId="395">
</dataflow>
<dataflow id="1636" from="m97" to="sext_ln312" fromId="392" toId="396">
</dataflow>
<dataflow id="1637" from="m94" to="m99" fromId="389" toId="397">
</dataflow>
<dataflow id="1638" from="sext_ln312" to="m99" fromId="396" toId="397">
</dataflow>
<dataflow id="1639" from="m99" to="trunc_ln313" fromId="397" toId="398">
</dataflow>
<dataflow id="1640" from="m97" to="sext_ln314" fromId="392" toId="399">
</dataflow>
<dataflow id="1641" from="sext_ln312_1" to="add_ln314" fromId="395" toId="400">
</dataflow>
<dataflow id="1642" from="sext_ln314" to="add_ln314" fromId="399" toId="400">
</dataflow>
<dataflow id="1643" from="add_ln314" to="sext_ln314_1" fromId="400" toId="401">
</dataflow>
<dataflow id="1644" from="sext_ln314_1" to="m101" fromId="401" toId="402">
</dataflow>
<dataflow id="1645" from="m96" to="m101" fromId="394" toId="402">
</dataflow>
<dataflow id="1646" from="m101" to="trunc_ln315" fromId="402" toId="403">
</dataflow>
<dataflow id="1647" from="trunc_ln313" to="zext_ln313" fromId="398" toId="404">
</dataflow>
<dataflow id="1648" from="m99" to="zext_ln313_1" fromId="397" toId="405">
</dataflow>
<dataflow id="1649" from="m99" to="zext_ln313_2" fromId="397" toId="406">
</dataflow>
<dataflow id="1650" from="m96" to="zext_ln313_3" fromId="394" toId="407">
</dataflow>
<dataflow id="1651" from="zext_ln313_2" to="mul_ln313" fromId="406" toId="408">
</dataflow>
<dataflow id="1652" from="zext_ln313_3" to="mul_ln313" fromId="407" toId="408">
</dataflow>
<dataflow id="1653" from="mul_ln313" to="m100" fromId="408" toId="409">
</dataflow>
<dataflow id="1654" from="_ssdm_op_SpecFUCore" to="specfucore_ln95" fromId="1034" toId="410">
</dataflow>
<dataflow id="1655" from="mul_ln313" to="specfucore_ln95" fromId="408" toId="410">
</dataflow>
<dataflow id="1656" from="StgValue_1037" to="specfucore_ln95" fromId="1037" toId="410">
</dataflow>
<dataflow id="1657" from="StgValue_1039" to="specfucore_ln95" fromId="1039" toId="410">
</dataflow>
<dataflow id="1658" from="StgValue_1041" to="specfucore_ln95" fromId="1041" toId="410">
</dataflow>
<dataflow id="1659" from="m101" to="zext_ln315_1" fromId="402" toId="411">
</dataflow>
<dataflow id="1660" from="zext_ln313_1" to="mul_ln315" fromId="405" toId="412">
</dataflow>
<dataflow id="1661" from="zext_ln315_1" to="mul_ln315" fromId="411" toId="412">
</dataflow>
<dataflow id="1662" from="mul_ln315" to="m102" fromId="412" toId="413">
</dataflow>
<dataflow id="1663" from="_ssdm_op_SpecFUCore" to="specfucore_ln97" fromId="1034" toId="414">
</dataflow>
<dataflow id="1664" from="mul_ln315" to="specfucore_ln97" fromId="412" toId="414">
</dataflow>
<dataflow id="1665" from="StgValue_1037" to="specfucore_ln97" fromId="1037" toId="414">
</dataflow>
<dataflow id="1666" from="StgValue_1039" to="specfucore_ln97" fromId="1039" toId="414">
</dataflow>
<dataflow id="1667" from="StgValue_1041" to="specfucore_ln97" fromId="1041" toId="414">
</dataflow>
<dataflow id="1668" from="zext_ln313" to="mul_ln317" fromId="404" toId="415">
</dataflow>
<dataflow id="1669" from="zext_ln313" to="mul_ln317" fromId="404" toId="415">
</dataflow>
<dataflow id="1670" from="mul_ln317" to="m104" fromId="415" toId="416">
</dataflow>
<dataflow id="1671" from="_ssdm_op_SpecFUCore" to="specfucore_ln99" fromId="1034" toId="417">
</dataflow>
<dataflow id="1672" from="mul_ln317" to="specfucore_ln99" fromId="415" toId="417">
</dataflow>
<dataflow id="1673" from="StgValue_1037" to="specfucore_ln99" fromId="1037" toId="417">
</dataflow>
<dataflow id="1674" from="StgValue_1039" to="specfucore_ln99" fromId="1039" toId="417">
</dataflow>
<dataflow id="1675" from="StgValue_1041" to="specfucore_ln99" fromId="1041" toId="417">
</dataflow>
<dataflow id="1676" from="m102" to="sext_ln419" fromId="413" toId="418">
</dataflow>
<dataflow id="1677" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln419" fromId="1084" toId="419">
</dataflow>
<dataflow id="1678" from="out_data_9" to="write_ln419" fromId="1018" toId="419">
</dataflow>
<dataflow id="1679" from="sext_ln419" to="write_ln419" fromId="418" toId="419">
</dataflow>
<dataflow id="1680" from="trunc_ln315" to="zext_ln315" fromId="403" toId="420">
</dataflow>
<dataflow id="1681" from="m100" to="sext_ln316" fromId="409" toId="421">
</dataflow>
<dataflow id="1682" from="sext_ln316" to="mul_ln316" fromId="421" toId="422">
</dataflow>
<dataflow id="1683" from="sext_ln316" to="mul_ln316" fromId="421" toId="422">
</dataflow>
<dataflow id="1684" from="_ssdm_op_SpecFUCore" to="specfucore_ln98" fromId="1034" toId="423">
</dataflow>
<dataflow id="1685" from="mul_ln316" to="specfucore_ln98" fromId="422" toId="423">
</dataflow>
<dataflow id="1686" from="StgValue_1037" to="specfucore_ln98" fromId="1037" toId="423">
</dataflow>
<dataflow id="1687" from="StgValue_1039" to="specfucore_ln98" fromId="1039" toId="423">
</dataflow>
<dataflow id="1688" from="StgValue_1041" to="specfucore_ln98" fromId="1041" toId="423">
</dataflow>
<dataflow id="1689" from="mul_ln316" to="m103" fromId="422" toId="424">
</dataflow>
<dataflow id="1690" from="zext_ln315" to="mul_ln318" fromId="420" toId="425">
</dataflow>
<dataflow id="1691" from="zext_ln315" to="mul_ln318" fromId="420" toId="425">
</dataflow>
<dataflow id="1692" from="mul_ln318" to="trunc_ln321" fromId="425" toId="426">
</dataflow>
<dataflow id="1693" from="_ssdm_op_SpecFUCore" to="specfucore_ln100" fromId="1034" toId="427">
</dataflow>
<dataflow id="1694" from="mul_ln318" to="specfucore_ln100" fromId="425" toId="427">
</dataflow>
<dataflow id="1695" from="StgValue_1037" to="specfucore_ln100" fromId="1037" toId="427">
</dataflow>
<dataflow id="1696" from="StgValue_1039" to="specfucore_ln100" fromId="1039" toId="427">
</dataflow>
<dataflow id="1697" from="StgValue_1041" to="specfucore_ln100" fromId="1041" toId="427">
</dataflow>
<dataflow id="1698" from="trunc_ln315" to="m106" fromId="403" toId="428">
</dataflow>
<dataflow id="1699" from="m104" to="m106" fromId="416" toId="428">
</dataflow>
<dataflow id="1700" from="m106" to="m107" fromId="428" toId="429">
</dataflow>
<dataflow id="1701" from="m104" to="m107" fromId="416" toId="429">
</dataflow>
<dataflow id="1702" from="m103" to="sext_ln420" fromId="424" toId="430">
</dataflow>
<dataflow id="1703" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln420" fromId="1084" toId="431">
</dataflow>
<dataflow id="1704" from="out_data_10" to="write_ln420" fromId="1019" toId="431">
</dataflow>
<dataflow id="1705" from="sext_ln420" to="write_ln420" fromId="430" toId="431">
</dataflow>
<dataflow id="1706" from="trunc_ln321" to="m108" fromId="426" toId="432">
</dataflow>
<dataflow id="1707" from="m107" to="m108" fromId="429" toId="432">
</dataflow>
<dataflow id="1708" from="m108" to="zext_ln322" fromId="432" toId="433">
</dataflow>
<dataflow id="1709" from="m106" to="zext_ln322_1" fromId="428" toId="434">
</dataflow>
<dataflow id="1710" from="zext_ln322_1" to="mul_ln322" fromId="434" toId="435">
</dataflow>
<dataflow id="1711" from="zext_ln322" to="mul_ln322" fromId="433" toId="435">
</dataflow>
<dataflow id="1712" from="mul_ln322" to="m109" fromId="435" toId="436">
</dataflow>
<dataflow id="1713" from="_ssdm_op_SpecFUCore" to="specfucore_ln104" fromId="1034" toId="437">
</dataflow>
<dataflow id="1714" from="mul_ln322" to="specfucore_ln104" fromId="435" toId="437">
</dataflow>
<dataflow id="1715" from="StgValue_1037" to="specfucore_ln104" fromId="1037" toId="437">
</dataflow>
<dataflow id="1716" from="StgValue_1039" to="specfucore_ln104" fromId="1039" toId="437">
</dataflow>
<dataflow id="1717" from="StgValue_1041" to="specfucore_ln104" fromId="1041" toId="437">
</dataflow>
<dataflow id="1718" from="mul_ln322" to="trunc_ln326" fromId="435" toId="438">
</dataflow>
<dataflow id="1719" from="m109" to="m112" fromId="436" toId="439">
</dataflow>
<dataflow id="1720" from="m107" to="m112" fromId="429" toId="439">
</dataflow>
<dataflow id="1721" from="m109" to="m116" fromId="436" toId="440">
</dataflow>
<dataflow id="1722" from="m112" to="m116" fromId="439" toId="440">
</dataflow>
<dataflow id="1723" from="m112" to="add_ln330" fromId="439" toId="441">
</dataflow>
<dataflow id="1724" from="m109" to="add_ln330" fromId="436" toId="441">
</dataflow>
<dataflow id="1725" from="m109" to="add_ln333" fromId="436" toId="442">
</dataflow>
<dataflow id="1726" from="add_ln330" to="add_ln333" fromId="441" toId="442">
</dataflow>
<dataflow id="1727" from="m109" to="mul_ln333" fromId="436" toId="443">
</dataflow>
<dataflow id="1728" from="add_ln333" to="mul_ln333" fromId="442" toId="443">
</dataflow>
<dataflow id="1729" from="m109" to="mul_ln333" fromId="436" toId="444">
</dataflow>
<dataflow id="1730" from="add_ln333" to="mul_ln333" fromId="442" toId="444">
</dataflow>
<dataflow id="1731" from="m109" to="mul_ln333" fromId="436" toId="445">
</dataflow>
<dataflow id="1732" from="add_ln333" to="mul_ln333" fromId="442" toId="445">
</dataflow>
<dataflow id="1733" from="m109" to="mul_ln333" fromId="436" toId="446">
</dataflow>
<dataflow id="1734" from="add_ln333" to="mul_ln333" fromId="442" toId="446">
</dataflow>
<dataflow id="1735" from="mul_ln333" to="m120" fromId="446" toId="447">
</dataflow>
<dataflow id="1736" from="m116" to="m120" fromId="440" toId="447">
</dataflow>
<dataflow id="1737" from="trunc_ln326" to="mul_ln327" fromId="438" toId="448">
</dataflow>
<dataflow id="1738" from="trunc_ln326" to="mul_ln327" fromId="438" toId="448">
</dataflow>
<dataflow id="1740" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="m114" fromId="1739" toId="449">
</dataflow>
<dataflow id="1741" from="mul_ln327" to="m114" fromId="448" toId="449">
</dataflow>
<dataflow id="1743" from="StgValue_1742" to="m114" fromId="1742" toId="449">
</dataflow>
<dataflow id="1744" from="m116" to="zext_ln332" fromId="440" toId="450">
</dataflow>
<dataflow id="1745" from="m114" to="zext_ln332_1" fromId="449" toId="451">
</dataflow>
<dataflow id="1746" from="zext_ln332" to="mul_ln332" fromId="450" toId="452">
</dataflow>
<dataflow id="1747" from="zext_ln332_1" to="mul_ln332" fromId="451" toId="452">
</dataflow>
<dataflow id="1748" from="mul_ln332" to="m119" fromId="452" toId="453">
</dataflow>
<dataflow id="1749" from="_ssdm_op_SpecFUCore" to="specfucore_ln114" fromId="1034" toId="454">
</dataflow>
<dataflow id="1750" from="mul_ln332" to="specfucore_ln114" fromId="452" toId="454">
</dataflow>
<dataflow id="1751" from="StgValue_1037" to="specfucore_ln114" fromId="1037" toId="454">
</dataflow>
<dataflow id="1752" from="StgValue_1039" to="specfucore_ln114" fromId="1039" toId="454">
</dataflow>
<dataflow id="1753" from="StgValue_1041" to="specfucore_ln114" fromId="1041" toId="454">
</dataflow>
<dataflow id="1754" from="m120" to="zext_ln334" fromId="447" toId="455">
</dataflow>
<dataflow id="1755" from="zext_ln332" to="mul_ln334" fromId="450" toId="456">
</dataflow>
<dataflow id="1756" from="zext_ln334" to="mul_ln334" fromId="455" toId="456">
</dataflow>
<dataflow id="1757" from="mul_ln334" to="trunc_ln337" fromId="456" toId="457">
</dataflow>
<dataflow id="1758" from="_ssdm_op_SpecFUCore" to="specfucore_ln116" fromId="1034" toId="458">
</dataflow>
<dataflow id="1759" from="mul_ln334" to="specfucore_ln116" fromId="456" toId="458">
</dataflow>
<dataflow id="1760" from="StgValue_1037" to="specfucore_ln116" fromId="1037" toId="458">
</dataflow>
<dataflow id="1761" from="StgValue_1039" to="specfucore_ln116" fromId="1039" toId="458">
</dataflow>
<dataflow id="1762" from="StgValue_1041" to="specfucore_ln116" fromId="1041" toId="458">
</dataflow>
<dataflow id="1763" from="trunc_ln337" to="m122" fromId="457" toId="459">
</dataflow>
<dataflow id="1764" from="m119" to="m122" fromId="453" toId="459">
</dataflow>
<dataflow id="1765" from="trunc_ln337" to="m124" fromId="457" toId="460">
</dataflow>
<dataflow id="1766" from="m119" to="m124" fromId="453" toId="460">
</dataflow>
<dataflow id="1767" from="m122" to="zext_ln336" fromId="459" toId="461">
</dataflow>
<dataflow id="1768" from="zext_ln336" to="mul_ln336" fromId="461" toId="462">
</dataflow>
<dataflow id="1769" from="zext_ln336" to="mul_ln336" fromId="461" toId="462">
</dataflow>
<dataflow id="1770" from="mul_ln336" to="m123" fromId="462" toId="463">
</dataflow>
<dataflow id="1771" from="_ssdm_op_SpecFUCore" to="specfucore_ln118" fromId="1034" toId="464">
</dataflow>
<dataflow id="1772" from="mul_ln336" to="specfucore_ln118" fromId="462" toId="464">
</dataflow>
<dataflow id="1773" from="StgValue_1037" to="specfucore_ln118" fromId="1037" toId="464">
</dataflow>
<dataflow id="1774" from="StgValue_1039" to="specfucore_ln118" fromId="1039" toId="464">
</dataflow>
<dataflow id="1775" from="StgValue_1041" to="specfucore_ln118" fromId="1041" toId="464">
</dataflow>
<dataflow id="1776" from="m120" to="m125" fromId="447" toId="465">
</dataflow>
<dataflow id="1777" from="m123" to="m125" fromId="463" toId="465">
</dataflow>
<dataflow id="1778" from="m125" to="zext_ln340" fromId="465" toId="466">
</dataflow>
<dataflow id="1779" from="m124" to="zext_ln340_1" fromId="460" toId="467">
</dataflow>
<dataflow id="1780" from="zext_ln340_1" to="mul_ln340" fromId="467" toId="468">
</dataflow>
<dataflow id="1781" from="zext_ln340" to="mul_ln340" fromId="466" toId="468">
</dataflow>
<dataflow id="1782" from="mul_ln340" to="m127" fromId="468" toId="469">
</dataflow>
<dataflow id="1783" from="_ssdm_op_SpecFUCore" to="specfucore_ln122" fromId="1034" toId="470">
</dataflow>
<dataflow id="1784" from="mul_ln340" to="specfucore_ln122" fromId="468" toId="470">
</dataflow>
<dataflow id="1785" from="StgValue_1037" to="specfucore_ln122" fromId="1037" toId="470">
</dataflow>
<dataflow id="1786" from="StgValue_1039" to="specfucore_ln122" fromId="1039" toId="470">
</dataflow>
<dataflow id="1787" from="StgValue_1041" to="specfucore_ln122" fromId="1041" toId="470">
</dataflow>
<dataflow id="1788" from="m125" to="m128" fromId="465" toId="471">
</dataflow>
<dataflow id="1789" from="m123" to="m128" fromId="463" toId="471">
</dataflow>
<dataflow id="1790" from="m123" to="zext_ln343" fromId="463" toId="472">
</dataflow>
<dataflow id="1791" from="m127" to="zext_ln343_1" fromId="469" toId="473">
</dataflow>
<dataflow id="1792" from="zext_ln343" to="mul_ln343" fromId="472" toId="474">
</dataflow>
<dataflow id="1793" from="zext_ln343_1" to="mul_ln343" fromId="473" toId="474">
</dataflow>
<dataflow id="1794" from="mul_ln343" to="m130" fromId="474" toId="475">
</dataflow>
<dataflow id="1795" from="_ssdm_op_SpecFUCore" to="specfucore_ln125" fromId="1034" toId="476">
</dataflow>
<dataflow id="1796" from="mul_ln343" to="specfucore_ln125" fromId="474" toId="476">
</dataflow>
<dataflow id="1797" from="StgValue_1037" to="specfucore_ln125" fromId="1037" toId="476">
</dataflow>
<dataflow id="1798" from="StgValue_1039" to="specfucore_ln125" fromId="1039" toId="476">
</dataflow>
<dataflow id="1799" from="StgValue_1041" to="specfucore_ln125" fromId="1041" toId="476">
</dataflow>
<dataflow id="1800" from="m128" to="zext_ln344" fromId="471" toId="477">
</dataflow>
<dataflow id="1801" from="m130" to="zext_ln344_1" fromId="475" toId="478">
</dataflow>
<dataflow id="1802" from="zext_ln344" to="mul_ln344" fromId="477" toId="479">
</dataflow>
<dataflow id="1803" from="zext_ln344_1" to="mul_ln344" fromId="478" toId="479">
</dataflow>
<dataflow id="1804" from="mul_ln344" to="m131" fromId="479" toId="480">
</dataflow>
<dataflow id="1805" from="_ssdm_op_SpecFUCore" to="specfucore_ln126" fromId="1034" toId="481">
</dataflow>
<dataflow id="1806" from="mul_ln344" to="specfucore_ln126" fromId="479" toId="481">
</dataflow>
<dataflow id="1807" from="StgValue_1037" to="specfucore_ln126" fromId="1037" toId="481">
</dataflow>
<dataflow id="1808" from="StgValue_1039" to="specfucore_ln126" fromId="1039" toId="481">
</dataflow>
<dataflow id="1809" from="StgValue_1041" to="specfucore_ln126" fromId="1041" toId="481">
</dataflow>
<dataflow id="1810" from="m131" to="m132" fromId="480" toId="482">
</dataflow>
<dataflow id="1811" from="m128" to="m132" fromId="471" toId="482">
</dataflow>
<dataflow id="1812" from="m132" to="m133" fromId="482" toId="483">
</dataflow>
<dataflow id="1813" from="m130" to="m133" fromId="475" toId="483">
</dataflow>
<dataflow id="1814" from="m131" to="zext_ln349" fromId="480" toId="484">
</dataflow>
<dataflow id="1815" from="m132" to="zext_ln349_1" fromId="482" toId="485">
</dataflow>
<dataflow id="1816" from="zext_ln349" to="mul_ln349" fromId="484" toId="486">
</dataflow>
<dataflow id="1817" from="zext_ln349_1" to="mul_ln349" fromId="485" toId="486">
</dataflow>
<dataflow id="1818" from="mul_ln349" to="m136" fromId="486" toId="487">
</dataflow>
<dataflow id="1819" from="_ssdm_op_SpecFUCore" to="specfucore_ln131" fromId="1034" toId="488">
</dataflow>
<dataflow id="1820" from="mul_ln349" to="specfucore_ln131" fromId="486" toId="488">
</dataflow>
<dataflow id="1821" from="StgValue_1037" to="specfucore_ln131" fromId="1037" toId="488">
</dataflow>
<dataflow id="1822" from="StgValue_1039" to="specfucore_ln131" fromId="1039" toId="488">
</dataflow>
<dataflow id="1823" from="StgValue_1041" to="specfucore_ln131" fromId="1041" toId="488">
</dataflow>
<dataflow id="1824" from="m128" to="add_ln342" fromId="471" toId="489">
</dataflow>
<dataflow id="1825" from="m127" to="add_ln342" fromId="469" toId="489">
</dataflow>
<dataflow id="1826" from="m133" to="m135" fromId="483" toId="490">
</dataflow>
<dataflow id="1827" from="m130" to="m135" fromId="475" toId="490">
</dataflow>
<dataflow id="1828" from="m133" to="m137" fromId="483" toId="491">
</dataflow>
<dataflow id="1830" from="StgValue_1829" to="m137" fromId="1829" toId="491">
</dataflow>
<dataflow id="1831" from="m137" to="add_ln351" fromId="491" toId="492">
</dataflow>
<dataflow id="1832" from="m136" to="add_ln351" fromId="487" toId="492">
</dataflow>
<dataflow id="1833" from="add_ln342" to="mul_ln352" fromId="489" toId="493">
</dataflow>
<dataflow id="1834" from="add_ln351" to="mul_ln352" fromId="492" toId="493">
</dataflow>
<dataflow id="1835" from="m136" to="zext_ln353" fromId="487" toId="494">
</dataflow>
<dataflow id="1836" from="m135" to="zext_ln353_1" fromId="490" toId="495">
</dataflow>
<dataflow id="1837" from="zext_ln353_1" to="mul_ln353" fromId="495" toId="496">
</dataflow>
<dataflow id="1838" from="zext_ln353" to="mul_ln353" fromId="494" toId="496">
</dataflow>
<dataflow id="1839" from="mul_ln353" to="m140" fromId="496" toId="497">
</dataflow>
<dataflow id="1840" from="_ssdm_op_SpecFUCore" to="specfucore_ln135" fromId="1034" toId="498">
</dataflow>
<dataflow id="1841" from="mul_ln353" to="specfucore_ln135" fromId="496" toId="498">
</dataflow>
<dataflow id="1842" from="StgValue_1037" to="specfucore_ln135" fromId="1037" toId="498">
</dataflow>
<dataflow id="1843" from="StgValue_1039" to="specfucore_ln135" fromId="1039" toId="498">
</dataflow>
<dataflow id="1844" from="StgValue_1041" to="specfucore_ln135" fromId="1041" toId="498">
</dataflow>
<dataflow id="1845" from="add_ln342" to="mul_ln352" fromId="489" toId="499">
</dataflow>
<dataflow id="1846" from="add_ln351" to="mul_ln352" fromId="492" toId="499">
</dataflow>
<dataflow id="1847" from="add_ln342" to="mul_ln352" fromId="489" toId="500">
</dataflow>
<dataflow id="1848" from="add_ln351" to="mul_ln352" fromId="492" toId="500">
</dataflow>
<dataflow id="1849" from="add_ln342" to="mul_ln352" fromId="489" toId="501">
</dataflow>
<dataflow id="1850" from="add_ln351" to="mul_ln352" fromId="492" toId="501">
</dataflow>
<dataflow id="1851" from="mul_ln352" to="m139" fromId="501" toId="502">
</dataflow>
<dataflow id="1852" from="m131" to="m139" fromId="480" toId="502">
</dataflow>
<dataflow id="1853" from="m139" to="trunc_ln356" fromId="502" toId="503">
</dataflow>
<dataflow id="1854" from="m140" to="m141" fromId="497" toId="504">
</dataflow>
<dataflow id="1855" from="m140" to="m141" fromId="497" toId="504">
</dataflow>
<dataflow id="1856" from="m140" to="zext_ln355" fromId="497" toId="505">
</dataflow>
<dataflow id="1857" from="m139" to="zext_ln355_1" fromId="502" toId="506">
</dataflow>
<dataflow id="1858" from="zext_ln355_1" to="mul_ln355" fromId="506" toId="507">
</dataflow>
<dataflow id="1859" from="zext_ln355" to="mul_ln355" fromId="505" toId="507">
</dataflow>
<dataflow id="1860" from="mul_ln355" to="m142" fromId="507" toId="508">
</dataflow>
<dataflow id="1861" from="_ssdm_op_SpecFUCore" to="specfucore_ln137" fromId="1034" toId="509">
</dataflow>
<dataflow id="1862" from="mul_ln355" to="specfucore_ln137" fromId="507" toId="509">
</dataflow>
<dataflow id="1863" from="StgValue_1037" to="specfucore_ln137" fromId="1037" toId="509">
</dataflow>
<dataflow id="1864" from="StgValue_1039" to="specfucore_ln137" fromId="1039" toId="509">
</dataflow>
<dataflow id="1865" from="StgValue_1041" to="specfucore_ln137" fromId="1041" toId="509">
</dataflow>
<dataflow id="1866" from="m141" to="trunc_ln356_1" fromId="504" toId="510">
</dataflow>
<dataflow id="1867" from="trunc_ln356" to="m143" fromId="503" toId="511">
</dataflow>
<dataflow id="1868" from="trunc_ln356_1" to="m143" fromId="510" toId="511">
</dataflow>
<dataflow id="1869" from="m142" to="zext_ln357" fromId="508" toId="512">
</dataflow>
<dataflow id="1870" from="zext_ln355" to="mul_ln357" fromId="505" toId="513">
</dataflow>
<dataflow id="1871" from="zext_ln357" to="mul_ln357" fromId="512" toId="513">
</dataflow>
<dataflow id="1872" from="mul_ln357" to="m144" fromId="513" toId="514">
</dataflow>
<dataflow id="1873" from="_ssdm_op_SpecFUCore" to="specfucore_ln139" fromId="1034" toId="515">
</dataflow>
<dataflow id="1874" from="mul_ln357" to="specfucore_ln139" fromId="513" toId="515">
</dataflow>
<dataflow id="1875" from="StgValue_1037" to="specfucore_ln139" fromId="1037" toId="515">
</dataflow>
<dataflow id="1876" from="StgValue_1039" to="specfucore_ln139" fromId="1039" toId="515">
</dataflow>
<dataflow id="1877" from="StgValue_1041" to="specfucore_ln139" fromId="1041" toId="515">
</dataflow>
<dataflow id="1878" from="mul_ln357" to="trunc_ln361_1" fromId="513" toId="516">
</dataflow>
<dataflow id="1879" from="m144" to="zext_ln358_1" fromId="514" toId="517">
</dataflow>
<dataflow id="1880" from="zext_ln358_1" to="mul_ln359" fromId="517" toId="518">
</dataflow>
<dataflow id="1881" from="zext_ln358_1" to="mul_ln359" fromId="517" toId="518">
</dataflow>
<dataflow id="1882" from="mul_ln359" to="trunc_ln361" fromId="518" toId="519">
</dataflow>
<dataflow id="1883" from="_ssdm_op_SpecFUCore" to="specfucore_ln141" fromId="1034" toId="520">
</dataflow>
<dataflow id="1884" from="mul_ln359" to="specfucore_ln141" fromId="518" toId="520">
</dataflow>
<dataflow id="1885" from="StgValue_1037" to="specfucore_ln141" fromId="1037" toId="520">
</dataflow>
<dataflow id="1886" from="StgValue_1039" to="specfucore_ln141" fromId="1039" toId="520">
</dataflow>
<dataflow id="1887" from="StgValue_1041" to="specfucore_ln141" fromId="1041" toId="520">
</dataflow>
<dataflow id="1888" from="m143" to="zext_ln360" fromId="511" toId="521">
</dataflow>
<dataflow id="1889" from="zext_ln358_1" to="mul_ln360" fromId="517" toId="522">
</dataflow>
<dataflow id="1890" from="zext_ln360" to="mul_ln360" fromId="521" toId="522">
</dataflow>
<dataflow id="1891" from="mul_ln360" to="m147" fromId="522" toId="523">
</dataflow>
<dataflow id="1892" from="_ssdm_op_SpecFUCore" to="specfucore_ln142" fromId="1034" toId="524">
</dataflow>
<dataflow id="1893" from="mul_ln360" to="specfucore_ln142" fromId="522" toId="524">
</dataflow>
<dataflow id="1894" from="StgValue_1037" to="specfucore_ln142" fromId="1037" toId="524">
</dataflow>
<dataflow id="1895" from="StgValue_1039" to="specfucore_ln142" fromId="1039" toId="524">
</dataflow>
<dataflow id="1896" from="StgValue_1041" to="specfucore_ln142" fromId="1041" toId="524">
</dataflow>
<dataflow id="1897" from="trunc_ln361" to="m148" fromId="519" toId="525">
</dataflow>
<dataflow id="1898" from="trunc_ln361_1" to="m148" fromId="516" toId="525">
</dataflow>
<dataflow id="1899" from="m144" to="zext_ln358" fromId="514" toId="526">
</dataflow>
<dataflow id="1900" from="m144" to="zext_ln358_2" fromId="514" toId="527">
</dataflow>
<dataflow id="1901" from="m141" to="zext_ln358_3" fromId="504" toId="528">
</dataflow>
<dataflow id="1902" from="zext_ln358_3" to="mul_ln358" fromId="528" toId="529">
</dataflow>
<dataflow id="1903" from="zext_ln358_2" to="mul_ln358" fromId="527" toId="529">
</dataflow>
<dataflow id="1904" from="mul_ln358" to="m145" fromId="529" toId="530">
</dataflow>
<dataflow id="1905" from="_ssdm_op_SpecFUCore" to="specfucore_ln140" fromId="1034" toId="531">
</dataflow>
<dataflow id="1906" from="mul_ln358" to="specfucore_ln140" fromId="529" toId="531">
</dataflow>
<dataflow id="1907" from="StgValue_1037" to="specfucore_ln140" fromId="1037" toId="531">
</dataflow>
<dataflow id="1908" from="StgValue_1039" to="specfucore_ln140" fromId="1039" toId="531">
</dataflow>
<dataflow id="1909" from="StgValue_1041" to="specfucore_ln140" fromId="1041" toId="531">
</dataflow>
<dataflow id="1910" from="m147" to="sext_ln362" fromId="523" toId="532">
</dataflow>
<dataflow id="1911" from="zext_ln358" to="mul_ln362" fromId="526" toId="533">
</dataflow>
<dataflow id="1912" from="sext_ln362" to="mul_ln362" fromId="532" toId="533">
</dataflow>
<dataflow id="1913" from="mul_ln362" to="m149" fromId="533" toId="534">
</dataflow>
<dataflow id="1914" from="_ssdm_op_SpecFUCore" to="specfucore_ln144" fromId="1034" toId="535">
</dataflow>
<dataflow id="1915" from="mul_ln362" to="specfucore_ln144" fromId="533" toId="535">
</dataflow>
<dataflow id="1916" from="StgValue_1037" to="specfucore_ln144" fromId="1037" toId="535">
</dataflow>
<dataflow id="1917" from="StgValue_1039" to="specfucore_ln144" fromId="1039" toId="535">
</dataflow>
<dataflow id="1918" from="StgValue_1041" to="specfucore_ln144" fromId="1041" toId="535">
</dataflow>
<dataflow id="1919" from="m148" to="sext_ln363" fromId="525" toId="536">
</dataflow>
<dataflow id="1920" from="m145" to="sext_ln363_1" fromId="530" toId="537">
</dataflow>
<dataflow id="1921" from="sext_ln363_1" to="mul_ln363" fromId="537" toId="538">
</dataflow>
<dataflow id="1922" from="sext_ln363" to="mul_ln363" fromId="536" toId="538">
</dataflow>
<dataflow id="1923" from="_ssdm_op_SpecFUCore" to="specfucore_ln145" fromId="1034" toId="539">
</dataflow>
<dataflow id="1924" from="mul_ln363" to="specfucore_ln145" fromId="538" toId="539">
</dataflow>
<dataflow id="1925" from="StgValue_1037" to="specfucore_ln145" fromId="1037" toId="539">
</dataflow>
<dataflow id="1926" from="StgValue_1039" to="specfucore_ln145" fromId="1039" toId="539">
</dataflow>
<dataflow id="1927" from="StgValue_1041" to="specfucore_ln145" fromId="1041" toId="539">
</dataflow>
<dataflow id="1928" from="mul_ln363" to="m150" fromId="538" toId="540">
</dataflow>
<dataflow id="1929" from="m149" to="sext_ln364" fromId="534" toId="541">
</dataflow>
<dataflow id="1930" from="sext_ln364" to="mul_ln364" fromId="541" toId="542">
</dataflow>
<dataflow id="1931" from="sext_ln362" to="mul_ln364" fromId="532" toId="542">
</dataflow>
<dataflow id="1932" from="_ssdm_op_SpecFUCore" to="specfucore_ln146" fromId="1034" toId="543">
</dataflow>
<dataflow id="1933" from="mul_ln364" to="specfucore_ln146" fromId="542" toId="543">
</dataflow>
<dataflow id="1934" from="StgValue_1037" to="specfucore_ln146" fromId="1037" toId="543">
</dataflow>
<dataflow id="1935" from="StgValue_1039" to="specfucore_ln146" fromId="1039" toId="543">
</dataflow>
<dataflow id="1936" from="StgValue_1041" to="specfucore_ln146" fromId="1041" toId="543">
</dataflow>
<dataflow id="1937" from="mul_ln364" to="m151" fromId="542" toId="544">
</dataflow>
<dataflow id="1938" from="sext_ln364" to="mul_ln365" fromId="541" toId="545">
</dataflow>
<dataflow id="1939" from="sext_ln363" to="mul_ln365" fromId="536" toId="545">
</dataflow>
<dataflow id="1940" from="_ssdm_op_SpecFUCore" to="specfucore_ln147" fromId="1034" toId="546">
</dataflow>
<dataflow id="1941" from="mul_ln365" to="specfucore_ln147" fromId="545" toId="546">
</dataflow>
<dataflow id="1942" from="StgValue_1037" to="specfucore_ln147" fromId="1037" toId="546">
</dataflow>
<dataflow id="1943" from="StgValue_1039" to="specfucore_ln147" fromId="1039" toId="546">
</dataflow>
<dataflow id="1944" from="StgValue_1041" to="specfucore_ln147" fromId="1041" toId="546">
</dataflow>
<dataflow id="1945" from="mul_ln365" to="m152" fromId="545" toId="547">
</dataflow>
<dataflow id="1946" from="m150" to="sext_ln366" fromId="540" toId="548">
</dataflow>
<dataflow id="1947" from="m151" to="sext_ln366_1" fromId="544" toId="549">
</dataflow>
<dataflow id="1948" from="sext_ln366" to="mul_ln366" fromId="548" toId="550">
</dataflow>
<dataflow id="1949" from="sext_ln366_1" to="mul_ln366" fromId="549" toId="550">
</dataflow>
<dataflow id="1950" from="_ssdm_op_SpecFUCore" to="specfucore_ln148" fromId="1034" toId="551">
</dataflow>
<dataflow id="1951" from="mul_ln366" to="specfucore_ln148" fromId="550" toId="551">
</dataflow>
<dataflow id="1952" from="StgValue_1037" to="specfucore_ln148" fromId="1037" toId="551">
</dataflow>
<dataflow id="1953" from="StgValue_1039" to="specfucore_ln148" fromId="1039" toId="551">
</dataflow>
<dataflow id="1954" from="StgValue_1041" to="specfucore_ln148" fromId="1041" toId="551">
</dataflow>
<dataflow id="1955" from="mul_ln366" to="m153" fromId="550" toId="552">
</dataflow>
<dataflow id="1956" from="m150" to="mul_ln367" fromId="540" toId="553">
</dataflow>
<dataflow id="1957" from="m150" to="mul_ln367" fromId="540" toId="553">
</dataflow>
<dataflow id="1958" from="_ssdm_op_SpecFUCore" to="specfucore_ln149" fromId="1034" toId="554">
</dataflow>
<dataflow id="1959" from="mul_ln367" to="specfucore_ln149" fromId="553" toId="554">
</dataflow>
<dataflow id="1960" from="StgValue_1037" to="specfucore_ln149" fromId="1037" toId="554">
</dataflow>
<dataflow id="1961" from="StgValue_1039" to="specfucore_ln149" fromId="1039" toId="554">
</dataflow>
<dataflow id="1962" from="StgValue_1041" to="specfucore_ln149" fromId="1041" toId="554">
</dataflow>
<dataflow id="1963" from="mul_ln367" to="m154" fromId="553" toId="555">
</dataflow>
<dataflow id="1964" from="mul_ln366" to="m155" fromId="550" toId="556">
</dataflow>
<dataflow id="1965" from="m153" to="sext_ln421" fromId="552" toId="557">
</dataflow>
<dataflow id="1966" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln421" fromId="1084" toId="558">
</dataflow>
<dataflow id="1967" from="out_data_11" to="write_ln421" fromId="1020" toId="558">
</dataflow>
<dataflow id="1968" from="sext_ln421" to="write_ln421" fromId="557" toId="558">
</dataflow>
<dataflow id="1969" from="m152" to="m156" fromId="547" toId="559">
</dataflow>
<dataflow id="1970" from="m152" to="m156" fromId="547" toId="559">
</dataflow>
<dataflow id="1971" from="m156" to="trunc_ln370" fromId="559" toId="560">
</dataflow>
<dataflow id="1972" from="trunc_ln370" to="m157" fromId="560" toId="561">
</dataflow>
<dataflow id="1973" from="m154" to="m157" fromId="555" toId="561">
</dataflow>
<dataflow id="1974" from="m155" to="sext_ln371" fromId="556" toId="562">
</dataflow>
<dataflow id="1975" from="m154" to="sext_ln371_1" fromId="555" toId="563">
</dataflow>
<dataflow id="1976" from="sext_ln371" to="mul_ln371" fromId="562" toId="564">
</dataflow>
<dataflow id="1977" from="sext_ln371_1" to="mul_ln371" fromId="563" toId="564">
</dataflow>
<dataflow id="1978" from="_ssdm_op_SpecFUCore" to="specfucore_ln153" fromId="1034" toId="565">
</dataflow>
<dataflow id="1979" from="mul_ln371" to="specfucore_ln153" fromId="564" toId="565">
</dataflow>
<dataflow id="1980" from="StgValue_1037" to="specfucore_ln153" fromId="1037" toId="565">
</dataflow>
<dataflow id="1981" from="StgValue_1039" to="specfucore_ln153" fromId="1039" toId="565">
</dataflow>
<dataflow id="1982" from="StgValue_1041" to="specfucore_ln153" fromId="1041" toId="565">
</dataflow>
<dataflow id="1983" from="mul_ln371" to="m158" fromId="564" toId="566">
</dataflow>
<dataflow id="1984" from="m156" to="m159" fromId="559" toId="567">
</dataflow>
<dataflow id="1985" from="sext_ln371_1" to="m159" fromId="563" toId="567">
</dataflow>
<dataflow id="1986" from="m158" to="m161" fromId="566" toId="568">
</dataflow>
<dataflow id="1987" from="m157" to="m161" fromId="561" toId="568">
</dataflow>
<dataflow id="1988" from="m159" to="sext_ln375" fromId="567" toId="569">
</dataflow>
<dataflow id="1989" from="m161" to="sext_ln375_1" fromId="568" toId="570">
</dataflow>
<dataflow id="1990" from="sext_ln375" to="mul_ln375" fromId="569" toId="571">
</dataflow>
<dataflow id="1991" from="sext_ln375_1" to="mul_ln375" fromId="570" toId="571">
</dataflow>
<dataflow id="1992" from="_ssdm_op_SpecFUCore" to="specfucore_ln157" fromId="1034" toId="572">
</dataflow>
<dataflow id="1993" from="mul_ln375" to="specfucore_ln157" fromId="571" toId="572">
</dataflow>
<dataflow id="1994" from="StgValue_1037" to="specfucore_ln157" fromId="1037" toId="572">
</dataflow>
<dataflow id="1995" from="StgValue_1039" to="specfucore_ln157" fromId="1039" toId="572">
</dataflow>
<dataflow id="1996" from="StgValue_1041" to="specfucore_ln157" fromId="1041" toId="572">
</dataflow>
<dataflow id="1997" from="mul_ln375" to="m162" fromId="571" toId="573">
</dataflow>
<dataflow id="1998" from="m158" to="sext_ln376" fromId="566" toId="574">
</dataflow>
<dataflow id="1999" from="sext_ln375" to="mul_ln376" fromId="569" toId="575">
</dataflow>
<dataflow id="2000" from="sext_ln376" to="mul_ln376" fromId="574" toId="575">
</dataflow>
<dataflow id="2001" from="_ssdm_op_SpecFUCore" to="specfucore_ln158" fromId="1034" toId="576">
</dataflow>
<dataflow id="2002" from="mul_ln376" to="specfucore_ln158" fromId="575" toId="576">
</dataflow>
<dataflow id="2003" from="StgValue_1037" to="specfucore_ln158" fromId="1037" toId="576">
</dataflow>
<dataflow id="2004" from="StgValue_1039" to="specfucore_ln158" fromId="1039" toId="576">
</dataflow>
<dataflow id="2005" from="StgValue_1041" to="specfucore_ln158" fromId="1041" toId="576">
</dataflow>
<dataflow id="2006" from="mul_ln376" to="m163" fromId="575" toId="577">
</dataflow>
<dataflow id="2007" from="m157" to="sext_ln373" fromId="561" toId="578">
</dataflow>
<dataflow id="2008" from="sext_ln373" to="mul_ln373" fromId="578" toId="579">
</dataflow>
<dataflow id="2009" from="sext_ln373" to="mul_ln373" fromId="578" toId="579">
</dataflow>
<dataflow id="2010" from="_ssdm_op_SpecFUCore" to="specfucore_ln155" fromId="1034" toId="580">
</dataflow>
<dataflow id="2011" from="mul_ln373" to="specfucore_ln155" fromId="579" toId="580">
</dataflow>
<dataflow id="2012" from="StgValue_1037" to="specfucore_ln155" fromId="1037" toId="580">
</dataflow>
<dataflow id="2013" from="StgValue_1039" to="specfucore_ln155" fromId="1039" toId="580">
</dataflow>
<dataflow id="2014" from="StgValue_1041" to="specfucore_ln155" fromId="1041" toId="580">
</dataflow>
<dataflow id="2015" from="mul_ln373" to="m160" fromId="579" toId="581">
</dataflow>
<dataflow id="2016" from="m160" to="sext_ln381" fromId="581" toId="582">
</dataflow>
<dataflow id="2017" from="m162" to="mul_ln381" fromId="573" toId="583">
</dataflow>
<dataflow id="2018" from="sext_ln381" to="mul_ln381" fromId="582" toId="583">
</dataflow>
<dataflow id="2019" from="mul_ln381" to="m164" fromId="583" toId="584">
</dataflow>
<dataflow id="2020" from="m163" to="sext_ln379" fromId="577" toId="585">
</dataflow>
<dataflow id="2021" from="sext_ln379" to="mul_ln379" fromId="585" toId="586">
</dataflow>
<dataflow id="2022" from="sext_ln375_1" to="mul_ln379" fromId="570" toId="586">
</dataflow>
<dataflow id="2023" from="mul_ln379" to="m166" fromId="586" toId="587">
</dataflow>
<dataflow id="2024" from="m163" to="sext_ln381_1" fromId="577" toId="588">
</dataflow>
<dataflow id="2025" from="sext_ln381_1" to="mul_ln381_1" fromId="588" toId="589">
</dataflow>
<dataflow id="2026" from="sext_ln381" to="mul_ln381_1" fromId="582" toId="589">
</dataflow>
<dataflow id="2027" from="mul_ln379" to="trunc_ln382" fromId="586" toId="590">
</dataflow>
<dataflow id="2028" from="m164" to="zext_ln380" fromId="584" toId="591">
</dataflow>
<dataflow id="2029" from="m166" to="zext_ln380_1" fromId="587" toId="592">
</dataflow>
<dataflow id="2030" from="zext_ln380" to="mul_ln380" fromId="591" toId="593">
</dataflow>
<dataflow id="2031" from="zext_ln380_1" to="mul_ln380" fromId="592" toId="593">
</dataflow>
<dataflow id="2032" from="mul_ln380" to="m167" fromId="593" toId="594">
</dataflow>
<dataflow id="2033" from="_ssdm_op_SpecFUCore" to="specfucore_ln162" fromId="1034" toId="595">
</dataflow>
<dataflow id="2034" from="mul_ln380" to="specfucore_ln162" fromId="593" toId="595">
</dataflow>
<dataflow id="2035" from="StgValue_1037" to="specfucore_ln162" fromId="1037" toId="595">
</dataflow>
<dataflow id="2036" from="StgValue_1039" to="specfucore_ln162" fromId="1039" toId="595">
</dataflow>
<dataflow id="2037" from="StgValue_1041" to="specfucore_ln162" fromId="1041" toId="595">
</dataflow>
<dataflow id="2038" from="mul_ln381_1" to="m168" fromId="589" toId="596">
</dataflow>
<dataflow id="2039" from="mul_ln381" to="m168" fromId="583" toId="596">
</dataflow>
<dataflow id="2040" from="m168" to="trunc_ln190" fromId="596" toId="597">
</dataflow>
<dataflow id="2041" from="m168" to="trunc_ln382_1" fromId="596" toId="598">
</dataflow>
<dataflow id="2042" from="trunc_ln382" to="m169" fromId="590" toId="599">
</dataflow>
<dataflow id="2043" from="trunc_ln382_1" to="m169" fromId="598" toId="599">
</dataflow>
<dataflow id="2044" from="m169" to="trunc_ln383" fromId="599" toId="600">
</dataflow>
<dataflow id="2045" from="m168" to="sext_ln382" fromId="596" toId="601">
</dataflow>
<dataflow id="2046" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="m170" fromId="1157" toId="602">
</dataflow>
<dataflow id="2047" from="m169" to="m170" fromId="599" toId="602">
</dataflow>
<dataflow id="2048" from="StgValue_1160" to="m170" fromId="1160" toId="602">
</dataflow>
<dataflow id="2049" from="m170" to="zext_ln384" fromId="602" toId="603">
</dataflow>
<dataflow id="2050" from="m170" to="zext_ln384_1" fromId="602" toId="604">
</dataflow>
<dataflow id="2051" from="m167" to="sext_ln384" fromId="594" toId="605">
</dataflow>
<dataflow id="2052" from="zext_ln384_1" to="mul_ln384" fromId="604" toId="606">
</dataflow>
<dataflow id="2053" from="sext_ln384" to="mul_ln384" fromId="605" toId="606">
</dataflow>
<dataflow id="2054" from="mul_ln384" to="m171" fromId="606" toId="607">
</dataflow>
<dataflow id="2055" from="_ssdm_op_SpecFUCore" to="specfucore_ln166" fromId="1034" toId="608">
</dataflow>
<dataflow id="2056" from="mul_ln384" to="specfucore_ln166" fromId="606" toId="608">
</dataflow>
<dataflow id="2057" from="StgValue_1037" to="specfucore_ln166" fromId="1037" toId="608">
</dataflow>
<dataflow id="2058" from="StgValue_1039" to="specfucore_ln166" fromId="1039" toId="608">
</dataflow>
<dataflow id="2059" from="StgValue_1041" to="specfucore_ln166" fromId="1041" toId="608">
</dataflow>
<dataflow id="2060" from="m169" to="zext_ln385" fromId="599" toId="609">
</dataflow>
<dataflow id="2061" from="zext_ln385" to="mul_ln385" fromId="609" toId="610">
</dataflow>
<dataflow id="2062" from="zext_ln384" to="mul_ln385" fromId="603" toId="610">
</dataflow>
<dataflow id="2063" from="mul_ln385" to="m172" fromId="610" toId="611">
</dataflow>
<dataflow id="2064" from="_ssdm_op_SpecFUCore" to="specfucore_ln167" fromId="1034" toId="612">
</dataflow>
<dataflow id="2065" from="mul_ln385" to="specfucore_ln167" fromId="610" toId="612">
</dataflow>
<dataflow id="2066" from="StgValue_1037" to="specfucore_ln167" fromId="1037" toId="612">
</dataflow>
<dataflow id="2067" from="StgValue_1039" to="specfucore_ln167" fromId="1039" toId="612">
</dataflow>
<dataflow id="2068" from="StgValue_1041" to="specfucore_ln167" fromId="1041" toId="612">
</dataflow>
<dataflow id="2069" from="m170" to="sext_ln386" fromId="602" toId="613">
</dataflow>
<dataflow id="2070" from="sext_ln386" to="add_ln386" fromId="613" toId="614">
</dataflow>
<dataflow id="2071" from="sext_ln382" to="add_ln386" fromId="601" toId="614">
</dataflow>
<dataflow id="2072" from="m172" to="zext_ln387" fromId="611" toId="615">
</dataflow>
<dataflow id="2073" from="zext_ln385" to="mul_ln387" fromId="609" toId="616">
</dataflow>
<dataflow id="2074" from="zext_ln387" to="mul_ln387" fromId="615" toId="616">
</dataflow>
<dataflow id="2075" from="mul_ln387" to="m174" fromId="616" toId="617">
</dataflow>
<dataflow id="2076" from="_ssdm_op_SpecFUCore" to="specfucore_ln169" fromId="1034" toId="618">
</dataflow>
<dataflow id="2077" from="mul_ln387" to="specfucore_ln169" fromId="616" toId="618">
</dataflow>
<dataflow id="2078" from="StgValue_1037" to="specfucore_ln169" fromId="1037" toId="618">
</dataflow>
<dataflow id="2079" from="StgValue_1039" to="specfucore_ln169" fromId="1039" toId="618">
</dataflow>
<dataflow id="2080" from="StgValue_1041" to="specfucore_ln169" fromId="1041" toId="618">
</dataflow>
<dataflow id="2082" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="m170_cast" fromId="2081" toId="619">
</dataflow>
<dataflow id="2083" from="trunc_ln383" to="m170_cast" fromId="600" toId="619">
</dataflow>
<dataflow id="2084" from="StgValue_1160" to="m170_cast" fromId="1160" toId="619">
</dataflow>
<dataflow id="2085" from="m170_cast" to="add_ln390" fromId="619" toId="620">
</dataflow>
<dataflow id="2086" from="trunc_ln190" to="add_ln390" fromId="597" toId="620">
</dataflow>
<dataflow id="2087" from="m174" to="sext_ln388" fromId="617" toId="621">
</dataflow>
<dataflow id="2088" from="m171" to="sext_ln388_1" fromId="607" toId="622">
</dataflow>
<dataflow id="2089" from="sext_ln388_1" to="m175" fromId="622" toId="623">
</dataflow>
<dataflow id="2090" from="sext_ln388" to="m175" fromId="621" toId="623">
</dataflow>
<dataflow id="2091" from="add_ln386" to="sext_ln389" fromId="614" toId="624">
</dataflow>
<dataflow id="2092" from="m171" to="sext_ln389_1" fromId="607" toId="625">
</dataflow>
<dataflow id="2093" from="sext_ln389" to="mul_ln389" fromId="624" toId="626">
</dataflow>
<dataflow id="2094" from="sext_ln389_1" to="mul_ln389" fromId="625" toId="626">
</dataflow>
<dataflow id="2095" from="_ssdm_op_SpecFUCore" to="specfucore_ln171" fromId="1034" toId="627">
</dataflow>
<dataflow id="2096" from="mul_ln389" to="specfucore_ln171" fromId="626" toId="627">
</dataflow>
<dataflow id="2097" from="StgValue_1037" to="specfucore_ln171" fromId="1037" toId="627">
</dataflow>
<dataflow id="2098" from="StgValue_1039" to="specfucore_ln171" fromId="1039" toId="627">
</dataflow>
<dataflow id="2099" from="StgValue_1041" to="specfucore_ln171" fromId="1041" toId="627">
</dataflow>
<dataflow id="2100" from="mul_ln389" to="m176" fromId="626" toId="628">
</dataflow>
<dataflow id="2101" from="m175" to="trunc_ln390" fromId="623" toId="629">
</dataflow>
<dataflow id="2102" from="trunc_ln390" to="m177" fromId="629" toId="630">
</dataflow>
<dataflow id="2103" from="add_ln390" to="m177" fromId="620" toId="630">
</dataflow>
<dataflow id="2104" from="trunc_ln390" to="m177" fromId="629" toId="631">
</dataflow>
<dataflow id="2105" from="add_ln390" to="m177" fromId="620" toId="631">
</dataflow>
<dataflow id="2106" from="m176" to="sext_ln391" fromId="628" toId="632">
</dataflow>
<dataflow id="2107" from="sext_ln391" to="m178" fromId="632" toId="633">
</dataflow>
<dataflow id="2108" from="sext_ln391" to="m178" fromId="632" toId="633">
</dataflow>
<dataflow id="2109" from="m175" to="sext_ln392" fromId="623" toId="634">
</dataflow>
<dataflow id="2110" from="m174" to="sext_ln392_1" fromId="617" toId="635">
</dataflow>
<dataflow id="2111" from="sext_ln392" to="mul_ln392" fromId="634" toId="636">
</dataflow>
<dataflow id="2112" from="sext_ln392_1" to="mul_ln392" fromId="635" toId="636">
</dataflow>
<dataflow id="2113" from="_ssdm_op_SpecFUCore" to="specfucore_ln174" fromId="1034" toId="637">
</dataflow>
<dataflow id="2114" from="mul_ln392" to="specfucore_ln174" fromId="636" toId="637">
</dataflow>
<dataflow id="2115" from="StgValue_1037" to="specfucore_ln174" fromId="1037" toId="637">
</dataflow>
<dataflow id="2116" from="StgValue_1039" to="specfucore_ln174" fromId="1039" toId="637">
</dataflow>
<dataflow id="2117" from="StgValue_1041" to="specfucore_ln174" fromId="1041" toId="637">
</dataflow>
<dataflow id="2118" from="mul_ln392" to="m179" fromId="636" toId="638">
</dataflow>
<dataflow id="2119" from="m175" to="sext_ln393" fromId="623" toId="639">
</dataflow>
<dataflow id="2120" from="m178" to="trunc_ln393" fromId="633" toId="640">
</dataflow>
<dataflow id="2121" from="trunc_ln393" to="m180" fromId="640" toId="641">
</dataflow>
<dataflow id="2122" from="sext_ln393" to="m180" fromId="639" toId="641">
</dataflow>
<dataflow id="2123" from="m180" to="trunc_ln398" fromId="641" toId="642">
</dataflow>
<dataflow id="2124" from="m178" to="trunc_ln396" fromId="633" toId="643">
</dataflow>
<dataflow id="2125" from="trunc_ln390" to="m177" fromId="629" toId="644">
</dataflow>
<dataflow id="2126" from="add_ln390" to="m177" fromId="620" toId="644">
</dataflow>
<dataflow id="2127" from="m180" to="sext_ln394" fromId="641" toId="645">
</dataflow>
<dataflow id="2128" from="m179" to="sext_ln394_1" fromId="638" toId="646">
</dataflow>
<dataflow id="2129" from="sext_ln394" to="mul_ln394" fromId="645" toId="647">
</dataflow>
<dataflow id="2130" from="sext_ln394_1" to="mul_ln394" fromId="646" toId="647">
</dataflow>
<dataflow id="2131" from="_ssdm_op_SpecFUCore" to="specfucore_ln176" fromId="1034" toId="648">
</dataflow>
<dataflow id="2132" from="mul_ln394" to="specfucore_ln176" fromId="647" toId="648">
</dataflow>
<dataflow id="2133" from="StgValue_1037" to="specfucore_ln176" fromId="1037" toId="648">
</dataflow>
<dataflow id="2134" from="StgValue_1039" to="specfucore_ln176" fromId="1039" toId="648">
</dataflow>
<dataflow id="2135" from="StgValue_1041" to="specfucore_ln176" fromId="1041" toId="648">
</dataflow>
<dataflow id="2136" from="mul_ln394" to="trunc_ln394" fromId="647" toId="649">
</dataflow>
<dataflow id="2137" from="m179" to="sext_ln398" fromId="638" toId="650">
</dataflow>
<dataflow id="2138" from="trunc_ln398" to="add_ln398" fromId="642" toId="651">
</dataflow>
<dataflow id="2139" from="sext_ln398" to="add_ln398" fromId="650" toId="651">
</dataflow>
<dataflow id="2140" from="m179" to="m183" fromId="638" toId="652">
</dataflow>
<dataflow id="2141" from="trunc_ln396" to="m183" fromId="643" toId="652">
</dataflow>
<dataflow id="2142" from="m183" to="sext_ln398_1" fromId="652" toId="653">
</dataflow>
<dataflow id="2143" from="add_ln398" to="m185" fromId="651" toId="654">
</dataflow>
<dataflow id="2144" from="sext_ln398_1" to="m185" fromId="653" toId="654">
</dataflow>
<dataflow id="2145" from="m183" to="trunc_ln405" fromId="652" toId="655">
</dataflow>
<dataflow id="2146" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln423" fromId="1084" toId="656">
</dataflow>
<dataflow id="2147" from="out_data_13" to="write_ln423" fromId="1022" toId="656">
</dataflow>
<dataflow id="2148" from="trunc_ln394" to="write_ln423" fromId="649" toId="656">
</dataflow>
<dataflow id="2149" from="trunc_ln390" to="m177" fromId="629" toId="657">
</dataflow>
<dataflow id="2150" from="add_ln390" to="m177" fromId="620" toId="657">
</dataflow>
<dataflow id="2151" from="m180" to="zext_ln394" fromId="641" toId="658">
</dataflow>
<dataflow id="2152" from="m183" to="zext_ln397" fromId="652" toId="659">
</dataflow>
<dataflow id="2153" from="zext_ln394" to="mul_ln397" fromId="658" toId="660">
</dataflow>
<dataflow id="2154" from="zext_ln397" to="mul_ln397" fromId="659" toId="660">
</dataflow>
<dataflow id="2155" from="mul_ln397" to="m184" fromId="660" toId="661">
</dataflow>
<dataflow id="2156" from="_ssdm_op_SpecFUCore" to="specfucore_ln179" fromId="1034" toId="662">
</dataflow>
<dataflow id="2157" from="mul_ln397" to="specfucore_ln179" fromId="660" toId="662">
</dataflow>
<dataflow id="2158" from="StgValue_1037" to="specfucore_ln179" fromId="1037" toId="662">
</dataflow>
<dataflow id="2159" from="StgValue_1039" to="specfucore_ln179" fromId="1039" toId="662">
</dataflow>
<dataflow id="2160" from="StgValue_1041" to="specfucore_ln179" fromId="1041" toId="662">
</dataflow>
<dataflow id="2161" from="add_ln398" to="m185" fromId="651" toId="663">
</dataflow>
<dataflow id="2162" from="sext_ln398_1" to="m185" fromId="653" toId="663">
</dataflow>
<dataflow id="2163" from="m177" to="sext_ln422" fromId="657" toId="664">
</dataflow>
<dataflow id="2164" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln422" fromId="1084" toId="665">
</dataflow>
<dataflow id="2165" from="out_data_12" to="write_ln422" fromId="1021" toId="665">
</dataflow>
<dataflow id="2166" from="sext_ln422" to="write_ln422" fromId="664" toId="665">
</dataflow>
<dataflow id="2167" from="add_ln398" to="m185" fromId="651" toId="666">
</dataflow>
<dataflow id="2168" from="sext_ln398_1" to="m185" fromId="653" toId="666">
</dataflow>
<dataflow id="2169" from="m184" to="zext_ln399" fromId="661" toId="667">
</dataflow>
<dataflow id="2170" from="zext_ln399" to="mul_ln399" fromId="667" toId="668">
</dataflow>
<dataflow id="2171" from="zext_ln397" to="mul_ln399" fromId="659" toId="668">
</dataflow>
<dataflow id="2172" from="mul_ln399" to="m186" fromId="668" toId="669">
</dataflow>
<dataflow id="2173" from="_ssdm_op_SpecFUCore" to="specfucore_ln181" fromId="1034" toId="670">
</dataflow>
<dataflow id="2174" from="mul_ln399" to="specfucore_ln181" fromId="668" toId="670">
</dataflow>
<dataflow id="2175" from="StgValue_1037" to="specfucore_ln181" fromId="1037" toId="670">
</dataflow>
<dataflow id="2176" from="StgValue_1039" to="specfucore_ln181" fromId="1039" toId="670">
</dataflow>
<dataflow id="2177" from="StgValue_1041" to="specfucore_ln181" fromId="1041" toId="670">
</dataflow>
<dataflow id="2178" from="add_ln398" to="m185" fromId="651" toId="671">
</dataflow>
<dataflow id="2179" from="sext_ln398_1" to="m185" fromId="653" toId="671">
</dataflow>
<dataflow id="2180" from="m186" to="m187" fromId="669" toId="672">
</dataflow>
<dataflow id="2181" from="m184" to="m187" fromId="661" toId="672">
</dataflow>
<dataflow id="2182" from="m186" to="m188" fromId="669" toId="673">
</dataflow>
<dataflow id="2183" from="trunc_ln405" to="m188" fromId="655" toId="673">
</dataflow>
<dataflow id="2184" from="m186" to="zext_ln402_2" fromId="669" toId="674">
</dataflow>
<dataflow id="2185" from="zext_ln402_2" to="mul_ln403" fromId="674" toId="675">
</dataflow>
<dataflow id="2186" from="zext_ln402_2" to="mul_ln403" fromId="674" toId="675">
</dataflow>
<dataflow id="2187" from="mul_ln403" to="m190" fromId="675" toId="676">
</dataflow>
<dataflow id="2188" from="_ssdm_op_SpecFUCore" to="specfucore_ln185" fromId="1034" toId="677">
</dataflow>
<dataflow id="2189" from="mul_ln403" to="specfucore_ln185" fromId="675" toId="677">
</dataflow>
<dataflow id="2190" from="StgValue_1037" to="specfucore_ln185" fromId="1037" toId="677">
</dataflow>
<dataflow id="2191" from="StgValue_1039" to="specfucore_ln185" fromId="1039" toId="677">
</dataflow>
<dataflow id="2192" from="StgValue_1041" to="specfucore_ln185" fromId="1041" toId="677">
</dataflow>
<dataflow id="2193" from="m185" to="sext_ln424" fromId="671" toId="678">
</dataflow>
<dataflow id="2194" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln424" fromId="1084" toId="679">
</dataflow>
<dataflow id="2195" from="out_data_14" to="write_ln424" fromId="1023" toId="679">
</dataflow>
<dataflow id="2196" from="sext_ln424" to="write_ln424" fromId="678" toId="679">
</dataflow>
<dataflow id="2197" from="m190" to="sext_ln425" fromId="676" toId="680">
</dataflow>
<dataflow id="2198" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln425" fromId="1084" toId="681">
</dataflow>
<dataflow id="2199" from="out_data_15" to="write_ln425" fromId="1024" toId="681">
</dataflow>
<dataflow id="2200" from="sext_ln425" to="write_ln425" fromId="680" toId="681">
</dataflow>
<dataflow id="2201" from="m188" to="zext_ln402" fromId="673" toId="682">
</dataflow>
<dataflow id="2202" from="m186" to="zext_ln402_1" fromId="669" toId="683">
</dataflow>
<dataflow id="2203" from="m186" to="zext_ln402_3" fromId="669" toId="684">
</dataflow>
<dataflow id="2204" from="zext_ln402" to="mul_ln402" fromId="682" toId="685">
</dataflow>
<dataflow id="2205" from="zext_ln402_3" to="mul_ln402" fromId="684" toId="685">
</dataflow>
<dataflow id="2206" from="mul_ln402" to="m189" fromId="685" toId="686">
</dataflow>
<dataflow id="2207" from="_ssdm_op_SpecFUCore" to="specfucore_ln184" fromId="1034" toId="687">
</dataflow>
<dataflow id="2208" from="mul_ln402" to="specfucore_ln184" fromId="685" toId="687">
</dataflow>
<dataflow id="2209" from="StgValue_1037" to="specfucore_ln184" fromId="1037" toId="687">
</dataflow>
<dataflow id="2210" from="StgValue_1039" to="specfucore_ln184" fromId="1039" toId="687">
</dataflow>
<dataflow id="2211" from="StgValue_1041" to="specfucore_ln184" fromId="1041" toId="687">
</dataflow>
<dataflow id="2212" from="m187" to="zext_ln404" fromId="672" toId="688">
</dataflow>
<dataflow id="2213" from="zext_ln404" to="mul_ln404" fromId="688" toId="689">
</dataflow>
<dataflow id="2214" from="zext_ln402_1" to="mul_ln404" fromId="683" toId="689">
</dataflow>
<dataflow id="2215" from="mul_ln404" to="m191" fromId="689" toId="690">
</dataflow>
<dataflow id="2216" from="_ssdm_op_SpecFUCore" to="specfucore_ln186" fromId="1034" toId="691">
</dataflow>
<dataflow id="2217" from="mul_ln404" to="specfucore_ln186" fromId="689" toId="691">
</dataflow>
<dataflow id="2218" from="StgValue_1037" to="specfucore_ln186" fromId="1037" toId="691">
</dataflow>
<dataflow id="2219" from="StgValue_1039" to="specfucore_ln186" fromId="1039" toId="691">
</dataflow>
<dataflow id="2220" from="StgValue_1041" to="specfucore_ln186" fromId="1041" toId="691">
</dataflow>
<dataflow id="2221" from="m188" to="m192" fromId="673" toId="692">
</dataflow>
<dataflow id="2222" from="m187" to="m192" fromId="672" toId="692">
</dataflow>
<dataflow id="2223" from="m191" to="zext_ln406" fromId="690" toId="693">
</dataflow>
<dataflow id="2224" from="m192" to="zext_ln406_1" fromId="692" toId="694">
</dataflow>
<dataflow id="2225" from="zext_ln406_1" to="mul_ln406" fromId="694" toId="695">
</dataflow>
<dataflow id="2226" from="zext_ln406" to="mul_ln406" fromId="693" toId="695">
</dataflow>
<dataflow id="2227" from="mul_ln406" to="m193" fromId="695" toId="696">
</dataflow>
<dataflow id="2228" from="_ssdm_op_SpecFUCore" to="specfucore_ln188" fromId="1034" toId="697">
</dataflow>
<dataflow id="2229" from="mul_ln406" to="specfucore_ln188" fromId="695" toId="697">
</dataflow>
<dataflow id="2230" from="StgValue_1037" to="specfucore_ln188" fromId="1037" toId="697">
</dataflow>
<dataflow id="2231" from="StgValue_1039" to="specfucore_ln188" fromId="1039" toId="697">
</dataflow>
<dataflow id="2232" from="StgValue_1041" to="specfucore_ln188" fromId="1041" toId="697">
</dataflow>
<dataflow id="2233" from="m192" to="m194" fromId="692" toId="698">
</dataflow>
<dataflow id="2234" from="m189" to="m194" fromId="686" toId="698">
</dataflow>
<dataflow id="2235" from="m193" to="sext_ln426" fromId="696" toId="699">
</dataflow>
<dataflow id="2236" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln426" fromId="1084" toId="700">
</dataflow>
<dataflow id="2237" from="out_data_16" to="write_ln426" fromId="1025" toId="700">
</dataflow>
<dataflow id="2238" from="sext_ln426" to="write_ln426" fromId="699" toId="700">
</dataflow>
<dataflow id="2240" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln6" fromId="2239" toId="701">
</dataflow>
<dataflow id="2242" from="empty_85" to="spectopmodule_ln6" fromId="2241" toId="701">
</dataflow>
<dataflow id="2244" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="702">
</dataflow>
<dataflow id="2245" from="in_data_0" to="specbitsmap_ln0" fromId="1004" toId="702">
</dataflow>
<dataflow id="2247" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="703">
</dataflow>
<dataflow id="2248" from="in_data_0" to="specinterface_ln0" fromId="1004" toId="703">
</dataflow>
<dataflow id="2250" from="empty_83" to="specinterface_ln0" fromId="2249" toId="703">
</dataflow>
<dataflow id="2252" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="703">
</dataflow>
<dataflow id="2253" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="703">
</dataflow>
<dataflow id="2255" from="empty_84" to="specinterface_ln0" fromId="2254" toId="703">
</dataflow>
<dataflow id="2256" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="703">
</dataflow>
<dataflow id="2257" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="703">
</dataflow>
<dataflow id="2258" from="empty_84" to="specinterface_ln0" fromId="2254" toId="703">
</dataflow>
<dataflow id="2259" from="empty_84" to="specinterface_ln0" fromId="2254" toId="703">
</dataflow>
<dataflow id="2260" from="empty_84" to="specinterface_ln0" fromId="2254" toId="703">
</dataflow>
<dataflow id="2261" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="703">
</dataflow>
<dataflow id="2262" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="703">
</dataflow>
<dataflow id="2263" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="703">
</dataflow>
<dataflow id="2264" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="703">
</dataflow>
<dataflow id="2265" from="empty_84" to="specinterface_ln0" fromId="2254" toId="703">
</dataflow>
<dataflow id="2266" from="empty_84" to="specinterface_ln0" fromId="2254" toId="703">
</dataflow>
<dataflow id="2268" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="703">
</dataflow>
<dataflow id="2269" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="703">
</dataflow>
<dataflow id="2270" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="703">
</dataflow>
<dataflow id="2271" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="704">
</dataflow>
<dataflow id="2272" from="in_data_1" to="specbitsmap_ln0" fromId="1005" toId="704">
</dataflow>
<dataflow id="2273" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="705">
</dataflow>
<dataflow id="2274" from="in_data_1" to="specinterface_ln0" fromId="1005" toId="705">
</dataflow>
<dataflow id="2275" from="empty_83" to="specinterface_ln0" fromId="2249" toId="705">
</dataflow>
<dataflow id="2276" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="705">
</dataflow>
<dataflow id="2277" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="705">
</dataflow>
<dataflow id="2278" from="empty_84" to="specinterface_ln0" fromId="2254" toId="705">
</dataflow>
<dataflow id="2279" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="705">
</dataflow>
<dataflow id="2280" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="705">
</dataflow>
<dataflow id="2281" from="empty_84" to="specinterface_ln0" fromId="2254" toId="705">
</dataflow>
<dataflow id="2282" from="empty_84" to="specinterface_ln0" fromId="2254" toId="705">
</dataflow>
<dataflow id="2283" from="empty_84" to="specinterface_ln0" fromId="2254" toId="705">
</dataflow>
<dataflow id="2284" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="705">
</dataflow>
<dataflow id="2285" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="705">
</dataflow>
<dataflow id="2286" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="705">
</dataflow>
<dataflow id="2287" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="705">
</dataflow>
<dataflow id="2288" from="empty_84" to="specinterface_ln0" fromId="2254" toId="705">
</dataflow>
<dataflow id="2289" from="empty_84" to="specinterface_ln0" fromId="2254" toId="705">
</dataflow>
<dataflow id="2290" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="705">
</dataflow>
<dataflow id="2291" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="705">
</dataflow>
<dataflow id="2292" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="705">
</dataflow>
<dataflow id="2293" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="706">
</dataflow>
<dataflow id="2294" from="in_data_2" to="specbitsmap_ln0" fromId="1006" toId="706">
</dataflow>
<dataflow id="2295" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="707">
</dataflow>
<dataflow id="2296" from="in_data_2" to="specinterface_ln0" fromId="1006" toId="707">
</dataflow>
<dataflow id="2297" from="empty_83" to="specinterface_ln0" fromId="2249" toId="707">
</dataflow>
<dataflow id="2298" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="707">
</dataflow>
<dataflow id="2299" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="707">
</dataflow>
<dataflow id="2300" from="empty_84" to="specinterface_ln0" fromId="2254" toId="707">
</dataflow>
<dataflow id="2301" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="707">
</dataflow>
<dataflow id="2302" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="707">
</dataflow>
<dataflow id="2303" from="empty_84" to="specinterface_ln0" fromId="2254" toId="707">
</dataflow>
<dataflow id="2304" from="empty_84" to="specinterface_ln0" fromId="2254" toId="707">
</dataflow>
<dataflow id="2305" from="empty_84" to="specinterface_ln0" fromId="2254" toId="707">
</dataflow>
<dataflow id="2306" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="707">
</dataflow>
<dataflow id="2307" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="707">
</dataflow>
<dataflow id="2308" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="707">
</dataflow>
<dataflow id="2309" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="707">
</dataflow>
<dataflow id="2310" from="empty_84" to="specinterface_ln0" fromId="2254" toId="707">
</dataflow>
<dataflow id="2311" from="empty_84" to="specinterface_ln0" fromId="2254" toId="707">
</dataflow>
<dataflow id="2312" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="707">
</dataflow>
<dataflow id="2313" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="707">
</dataflow>
<dataflow id="2314" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="707">
</dataflow>
<dataflow id="2315" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="708">
</dataflow>
<dataflow id="2316" from="in_data_3" to="specbitsmap_ln0" fromId="1007" toId="708">
</dataflow>
<dataflow id="2317" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="709">
</dataflow>
<dataflow id="2318" from="in_data_3" to="specinterface_ln0" fromId="1007" toId="709">
</dataflow>
<dataflow id="2319" from="empty_83" to="specinterface_ln0" fromId="2249" toId="709">
</dataflow>
<dataflow id="2320" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="709">
</dataflow>
<dataflow id="2321" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="709">
</dataflow>
<dataflow id="2322" from="empty_84" to="specinterface_ln0" fromId="2254" toId="709">
</dataflow>
<dataflow id="2323" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="709">
</dataflow>
<dataflow id="2324" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="709">
</dataflow>
<dataflow id="2325" from="empty_84" to="specinterface_ln0" fromId="2254" toId="709">
</dataflow>
<dataflow id="2326" from="empty_84" to="specinterface_ln0" fromId="2254" toId="709">
</dataflow>
<dataflow id="2327" from="empty_84" to="specinterface_ln0" fromId="2254" toId="709">
</dataflow>
<dataflow id="2328" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="709">
</dataflow>
<dataflow id="2329" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="709">
</dataflow>
<dataflow id="2330" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="709">
</dataflow>
<dataflow id="2331" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="709">
</dataflow>
<dataflow id="2332" from="empty_84" to="specinterface_ln0" fromId="2254" toId="709">
</dataflow>
<dataflow id="2333" from="empty_84" to="specinterface_ln0" fromId="2254" toId="709">
</dataflow>
<dataflow id="2334" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="709">
</dataflow>
<dataflow id="2335" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="709">
</dataflow>
<dataflow id="2336" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="709">
</dataflow>
<dataflow id="2337" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="710">
</dataflow>
<dataflow id="2338" from="in_data_4" to="specbitsmap_ln0" fromId="1008" toId="710">
</dataflow>
<dataflow id="2339" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="711">
</dataflow>
<dataflow id="2340" from="in_data_4" to="specinterface_ln0" fromId="1008" toId="711">
</dataflow>
<dataflow id="2341" from="empty_83" to="specinterface_ln0" fromId="2249" toId="711">
</dataflow>
<dataflow id="2342" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="711">
</dataflow>
<dataflow id="2343" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="711">
</dataflow>
<dataflow id="2344" from="empty_84" to="specinterface_ln0" fromId="2254" toId="711">
</dataflow>
<dataflow id="2345" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="711">
</dataflow>
<dataflow id="2346" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="711">
</dataflow>
<dataflow id="2347" from="empty_84" to="specinterface_ln0" fromId="2254" toId="711">
</dataflow>
<dataflow id="2348" from="empty_84" to="specinterface_ln0" fromId="2254" toId="711">
</dataflow>
<dataflow id="2349" from="empty_84" to="specinterface_ln0" fromId="2254" toId="711">
</dataflow>
<dataflow id="2350" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="711">
</dataflow>
<dataflow id="2351" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="711">
</dataflow>
<dataflow id="2352" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="711">
</dataflow>
<dataflow id="2353" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="711">
</dataflow>
<dataflow id="2354" from="empty_84" to="specinterface_ln0" fromId="2254" toId="711">
</dataflow>
<dataflow id="2355" from="empty_84" to="specinterface_ln0" fromId="2254" toId="711">
</dataflow>
<dataflow id="2356" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="711">
</dataflow>
<dataflow id="2357" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="711">
</dataflow>
<dataflow id="2358" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="711">
</dataflow>
<dataflow id="2359" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="712">
</dataflow>
<dataflow id="2360" from="out_data_0" to="specbitsmap_ln0" fromId="1009" toId="712">
</dataflow>
<dataflow id="2361" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="713">
</dataflow>
<dataflow id="2362" from="out_data_0" to="specinterface_ln0" fromId="1009" toId="713">
</dataflow>
<dataflow id="2363" from="empty_83" to="specinterface_ln0" fromId="2249" toId="713">
</dataflow>
<dataflow id="2364" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="713">
</dataflow>
<dataflow id="2365" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="713">
</dataflow>
<dataflow id="2366" from="empty_84" to="specinterface_ln0" fromId="2254" toId="713">
</dataflow>
<dataflow id="2367" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="713">
</dataflow>
<dataflow id="2368" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="713">
</dataflow>
<dataflow id="2369" from="empty_84" to="specinterface_ln0" fromId="2254" toId="713">
</dataflow>
<dataflow id="2370" from="empty_84" to="specinterface_ln0" fromId="2254" toId="713">
</dataflow>
<dataflow id="2371" from="empty_84" to="specinterface_ln0" fromId="2254" toId="713">
</dataflow>
<dataflow id="2372" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="713">
</dataflow>
<dataflow id="2373" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="713">
</dataflow>
<dataflow id="2374" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="713">
</dataflow>
<dataflow id="2375" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="713">
</dataflow>
<dataflow id="2376" from="empty_84" to="specinterface_ln0" fromId="2254" toId="713">
</dataflow>
<dataflow id="2377" from="empty_84" to="specinterface_ln0" fromId="2254" toId="713">
</dataflow>
<dataflow id="2378" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="713">
</dataflow>
<dataflow id="2379" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="713">
</dataflow>
<dataflow id="2380" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="713">
</dataflow>
<dataflow id="2381" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="714">
</dataflow>
<dataflow id="2382" from="out_data_1" to="specbitsmap_ln0" fromId="1010" toId="714">
</dataflow>
<dataflow id="2383" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="715">
</dataflow>
<dataflow id="2384" from="out_data_1" to="specinterface_ln0" fromId="1010" toId="715">
</dataflow>
<dataflow id="2385" from="empty_83" to="specinterface_ln0" fromId="2249" toId="715">
</dataflow>
<dataflow id="2386" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="715">
</dataflow>
<dataflow id="2387" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="715">
</dataflow>
<dataflow id="2388" from="empty_84" to="specinterface_ln0" fromId="2254" toId="715">
</dataflow>
<dataflow id="2389" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="715">
</dataflow>
<dataflow id="2390" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="715">
</dataflow>
<dataflow id="2391" from="empty_84" to="specinterface_ln0" fromId="2254" toId="715">
</dataflow>
<dataflow id="2392" from="empty_84" to="specinterface_ln0" fromId="2254" toId="715">
</dataflow>
<dataflow id="2393" from="empty_84" to="specinterface_ln0" fromId="2254" toId="715">
</dataflow>
<dataflow id="2394" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="715">
</dataflow>
<dataflow id="2395" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="715">
</dataflow>
<dataflow id="2396" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="715">
</dataflow>
<dataflow id="2397" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="715">
</dataflow>
<dataflow id="2398" from="empty_84" to="specinterface_ln0" fromId="2254" toId="715">
</dataflow>
<dataflow id="2399" from="empty_84" to="specinterface_ln0" fromId="2254" toId="715">
</dataflow>
<dataflow id="2400" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="715">
</dataflow>
<dataflow id="2401" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="715">
</dataflow>
<dataflow id="2402" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="715">
</dataflow>
<dataflow id="2403" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="716">
</dataflow>
<dataflow id="2404" from="out_data_2" to="specbitsmap_ln0" fromId="1011" toId="716">
</dataflow>
<dataflow id="2405" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="717">
</dataflow>
<dataflow id="2406" from="out_data_2" to="specinterface_ln0" fromId="1011" toId="717">
</dataflow>
<dataflow id="2407" from="empty_83" to="specinterface_ln0" fromId="2249" toId="717">
</dataflow>
<dataflow id="2408" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="717">
</dataflow>
<dataflow id="2409" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="717">
</dataflow>
<dataflow id="2410" from="empty_84" to="specinterface_ln0" fromId="2254" toId="717">
</dataflow>
<dataflow id="2411" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="717">
</dataflow>
<dataflow id="2412" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="717">
</dataflow>
<dataflow id="2413" from="empty_84" to="specinterface_ln0" fromId="2254" toId="717">
</dataflow>
<dataflow id="2414" from="empty_84" to="specinterface_ln0" fromId="2254" toId="717">
</dataflow>
<dataflow id="2415" from="empty_84" to="specinterface_ln0" fromId="2254" toId="717">
</dataflow>
<dataflow id="2416" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="717">
</dataflow>
<dataflow id="2417" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="717">
</dataflow>
<dataflow id="2418" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="717">
</dataflow>
<dataflow id="2419" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="717">
</dataflow>
<dataflow id="2420" from="empty_84" to="specinterface_ln0" fromId="2254" toId="717">
</dataflow>
<dataflow id="2421" from="empty_84" to="specinterface_ln0" fromId="2254" toId="717">
</dataflow>
<dataflow id="2422" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="717">
</dataflow>
<dataflow id="2423" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="717">
</dataflow>
<dataflow id="2424" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="717">
</dataflow>
<dataflow id="2425" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="718">
</dataflow>
<dataflow id="2426" from="out_data_3" to="specbitsmap_ln0" fromId="1012" toId="718">
</dataflow>
<dataflow id="2427" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="719">
</dataflow>
<dataflow id="2428" from="out_data_3" to="specinterface_ln0" fromId="1012" toId="719">
</dataflow>
<dataflow id="2429" from="empty_83" to="specinterface_ln0" fromId="2249" toId="719">
</dataflow>
<dataflow id="2430" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="719">
</dataflow>
<dataflow id="2431" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="719">
</dataflow>
<dataflow id="2432" from="empty_84" to="specinterface_ln0" fromId="2254" toId="719">
</dataflow>
<dataflow id="2433" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="719">
</dataflow>
<dataflow id="2434" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="719">
</dataflow>
<dataflow id="2435" from="empty_84" to="specinterface_ln0" fromId="2254" toId="719">
</dataflow>
<dataflow id="2436" from="empty_84" to="specinterface_ln0" fromId="2254" toId="719">
</dataflow>
<dataflow id="2437" from="empty_84" to="specinterface_ln0" fromId="2254" toId="719">
</dataflow>
<dataflow id="2438" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="719">
</dataflow>
<dataflow id="2439" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="719">
</dataflow>
<dataflow id="2440" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="719">
</dataflow>
<dataflow id="2441" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="719">
</dataflow>
<dataflow id="2442" from="empty_84" to="specinterface_ln0" fromId="2254" toId="719">
</dataflow>
<dataflow id="2443" from="empty_84" to="specinterface_ln0" fromId="2254" toId="719">
</dataflow>
<dataflow id="2444" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="719">
</dataflow>
<dataflow id="2445" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="719">
</dataflow>
<dataflow id="2446" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="719">
</dataflow>
<dataflow id="2447" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="720">
</dataflow>
<dataflow id="2448" from="out_data_4" to="specbitsmap_ln0" fromId="1013" toId="720">
</dataflow>
<dataflow id="2449" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="721">
</dataflow>
<dataflow id="2450" from="out_data_4" to="specinterface_ln0" fromId="1013" toId="721">
</dataflow>
<dataflow id="2451" from="empty_83" to="specinterface_ln0" fromId="2249" toId="721">
</dataflow>
<dataflow id="2452" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="721">
</dataflow>
<dataflow id="2453" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="721">
</dataflow>
<dataflow id="2454" from="empty_84" to="specinterface_ln0" fromId="2254" toId="721">
</dataflow>
<dataflow id="2455" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="721">
</dataflow>
<dataflow id="2456" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="721">
</dataflow>
<dataflow id="2457" from="empty_84" to="specinterface_ln0" fromId="2254" toId="721">
</dataflow>
<dataflow id="2458" from="empty_84" to="specinterface_ln0" fromId="2254" toId="721">
</dataflow>
<dataflow id="2459" from="empty_84" to="specinterface_ln0" fromId="2254" toId="721">
</dataflow>
<dataflow id="2460" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="721">
</dataflow>
<dataflow id="2461" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="721">
</dataflow>
<dataflow id="2462" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="721">
</dataflow>
<dataflow id="2463" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="721">
</dataflow>
<dataflow id="2464" from="empty_84" to="specinterface_ln0" fromId="2254" toId="721">
</dataflow>
<dataflow id="2465" from="empty_84" to="specinterface_ln0" fromId="2254" toId="721">
</dataflow>
<dataflow id="2466" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="721">
</dataflow>
<dataflow id="2467" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="721">
</dataflow>
<dataflow id="2468" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="721">
</dataflow>
<dataflow id="2469" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="722">
</dataflow>
<dataflow id="2470" from="out_data_5" to="specbitsmap_ln0" fromId="1014" toId="722">
</dataflow>
<dataflow id="2471" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="723">
</dataflow>
<dataflow id="2472" from="out_data_5" to="specinterface_ln0" fromId="1014" toId="723">
</dataflow>
<dataflow id="2473" from="empty_83" to="specinterface_ln0" fromId="2249" toId="723">
</dataflow>
<dataflow id="2474" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="723">
</dataflow>
<dataflow id="2475" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="723">
</dataflow>
<dataflow id="2476" from="empty_84" to="specinterface_ln0" fromId="2254" toId="723">
</dataflow>
<dataflow id="2477" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="723">
</dataflow>
<dataflow id="2478" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="723">
</dataflow>
<dataflow id="2479" from="empty_84" to="specinterface_ln0" fromId="2254" toId="723">
</dataflow>
<dataflow id="2480" from="empty_84" to="specinterface_ln0" fromId="2254" toId="723">
</dataflow>
<dataflow id="2481" from="empty_84" to="specinterface_ln0" fromId="2254" toId="723">
</dataflow>
<dataflow id="2482" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="723">
</dataflow>
<dataflow id="2483" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="723">
</dataflow>
<dataflow id="2484" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="723">
</dataflow>
<dataflow id="2485" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="723">
</dataflow>
<dataflow id="2486" from="empty_84" to="specinterface_ln0" fromId="2254" toId="723">
</dataflow>
<dataflow id="2487" from="empty_84" to="specinterface_ln0" fromId="2254" toId="723">
</dataflow>
<dataflow id="2488" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="723">
</dataflow>
<dataflow id="2489" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="723">
</dataflow>
<dataflow id="2490" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="723">
</dataflow>
<dataflow id="2491" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="724">
</dataflow>
<dataflow id="2492" from="out_data_6" to="specbitsmap_ln0" fromId="1015" toId="724">
</dataflow>
<dataflow id="2493" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="725">
</dataflow>
<dataflow id="2494" from="out_data_6" to="specinterface_ln0" fromId="1015" toId="725">
</dataflow>
<dataflow id="2495" from="empty_83" to="specinterface_ln0" fromId="2249" toId="725">
</dataflow>
<dataflow id="2496" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="725">
</dataflow>
<dataflow id="2497" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="725">
</dataflow>
<dataflow id="2498" from="empty_84" to="specinterface_ln0" fromId="2254" toId="725">
</dataflow>
<dataflow id="2499" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="725">
</dataflow>
<dataflow id="2500" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="725">
</dataflow>
<dataflow id="2501" from="empty_84" to="specinterface_ln0" fromId="2254" toId="725">
</dataflow>
<dataflow id="2502" from="empty_84" to="specinterface_ln0" fromId="2254" toId="725">
</dataflow>
<dataflow id="2503" from="empty_84" to="specinterface_ln0" fromId="2254" toId="725">
</dataflow>
<dataflow id="2504" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="725">
</dataflow>
<dataflow id="2505" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="725">
</dataflow>
<dataflow id="2506" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="725">
</dataflow>
<dataflow id="2507" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="725">
</dataflow>
<dataflow id="2508" from="empty_84" to="specinterface_ln0" fromId="2254" toId="725">
</dataflow>
<dataflow id="2509" from="empty_84" to="specinterface_ln0" fromId="2254" toId="725">
</dataflow>
<dataflow id="2510" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="725">
</dataflow>
<dataflow id="2511" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="725">
</dataflow>
<dataflow id="2512" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="725">
</dataflow>
<dataflow id="2513" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="726">
</dataflow>
<dataflow id="2514" from="out_data_7" to="specbitsmap_ln0" fromId="1016" toId="726">
</dataflow>
<dataflow id="2515" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="727">
</dataflow>
<dataflow id="2516" from="out_data_7" to="specinterface_ln0" fromId="1016" toId="727">
</dataflow>
<dataflow id="2517" from="empty_83" to="specinterface_ln0" fromId="2249" toId="727">
</dataflow>
<dataflow id="2518" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="727">
</dataflow>
<dataflow id="2519" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="727">
</dataflow>
<dataflow id="2520" from="empty_84" to="specinterface_ln0" fromId="2254" toId="727">
</dataflow>
<dataflow id="2521" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="727">
</dataflow>
<dataflow id="2522" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="727">
</dataflow>
<dataflow id="2523" from="empty_84" to="specinterface_ln0" fromId="2254" toId="727">
</dataflow>
<dataflow id="2524" from="empty_84" to="specinterface_ln0" fromId="2254" toId="727">
</dataflow>
<dataflow id="2525" from="empty_84" to="specinterface_ln0" fromId="2254" toId="727">
</dataflow>
<dataflow id="2526" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="727">
</dataflow>
<dataflow id="2527" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="727">
</dataflow>
<dataflow id="2528" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="727">
</dataflow>
<dataflow id="2529" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="727">
</dataflow>
<dataflow id="2530" from="empty_84" to="specinterface_ln0" fromId="2254" toId="727">
</dataflow>
<dataflow id="2531" from="empty_84" to="specinterface_ln0" fromId="2254" toId="727">
</dataflow>
<dataflow id="2532" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="727">
</dataflow>
<dataflow id="2533" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="727">
</dataflow>
<dataflow id="2534" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="727">
</dataflow>
<dataflow id="2535" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="728">
</dataflow>
<dataflow id="2536" from="out_data_8" to="specbitsmap_ln0" fromId="1017" toId="728">
</dataflow>
<dataflow id="2537" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="729">
</dataflow>
<dataflow id="2538" from="out_data_8" to="specinterface_ln0" fromId="1017" toId="729">
</dataflow>
<dataflow id="2539" from="empty_83" to="specinterface_ln0" fromId="2249" toId="729">
</dataflow>
<dataflow id="2540" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="729">
</dataflow>
<dataflow id="2541" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="729">
</dataflow>
<dataflow id="2542" from="empty_84" to="specinterface_ln0" fromId="2254" toId="729">
</dataflow>
<dataflow id="2543" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="729">
</dataflow>
<dataflow id="2544" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="729">
</dataflow>
<dataflow id="2545" from="empty_84" to="specinterface_ln0" fromId="2254" toId="729">
</dataflow>
<dataflow id="2546" from="empty_84" to="specinterface_ln0" fromId="2254" toId="729">
</dataflow>
<dataflow id="2547" from="empty_84" to="specinterface_ln0" fromId="2254" toId="729">
</dataflow>
<dataflow id="2548" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="729">
</dataflow>
<dataflow id="2549" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="729">
</dataflow>
<dataflow id="2550" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="729">
</dataflow>
<dataflow id="2551" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="729">
</dataflow>
<dataflow id="2552" from="empty_84" to="specinterface_ln0" fromId="2254" toId="729">
</dataflow>
<dataflow id="2553" from="empty_84" to="specinterface_ln0" fromId="2254" toId="729">
</dataflow>
<dataflow id="2554" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="729">
</dataflow>
<dataflow id="2555" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="729">
</dataflow>
<dataflow id="2556" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="729">
</dataflow>
<dataflow id="2557" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="730">
</dataflow>
<dataflow id="2558" from="out_data_9" to="specbitsmap_ln0" fromId="1018" toId="730">
</dataflow>
<dataflow id="2559" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="731">
</dataflow>
<dataflow id="2560" from="out_data_9" to="specinterface_ln0" fromId="1018" toId="731">
</dataflow>
<dataflow id="2561" from="empty_83" to="specinterface_ln0" fromId="2249" toId="731">
</dataflow>
<dataflow id="2562" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="731">
</dataflow>
<dataflow id="2563" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="731">
</dataflow>
<dataflow id="2564" from="empty_84" to="specinterface_ln0" fromId="2254" toId="731">
</dataflow>
<dataflow id="2565" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="731">
</dataflow>
<dataflow id="2566" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="731">
</dataflow>
<dataflow id="2567" from="empty_84" to="specinterface_ln0" fromId="2254" toId="731">
</dataflow>
<dataflow id="2568" from="empty_84" to="specinterface_ln0" fromId="2254" toId="731">
</dataflow>
<dataflow id="2569" from="empty_84" to="specinterface_ln0" fromId="2254" toId="731">
</dataflow>
<dataflow id="2570" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="731">
</dataflow>
<dataflow id="2571" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="731">
</dataflow>
<dataflow id="2572" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="731">
</dataflow>
<dataflow id="2573" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="731">
</dataflow>
<dataflow id="2574" from="empty_84" to="specinterface_ln0" fromId="2254" toId="731">
</dataflow>
<dataflow id="2575" from="empty_84" to="specinterface_ln0" fromId="2254" toId="731">
</dataflow>
<dataflow id="2576" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="731">
</dataflow>
<dataflow id="2577" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="731">
</dataflow>
<dataflow id="2578" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="731">
</dataflow>
<dataflow id="2579" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="732">
</dataflow>
<dataflow id="2580" from="out_data_10" to="specbitsmap_ln0" fromId="1019" toId="732">
</dataflow>
<dataflow id="2581" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="733">
</dataflow>
<dataflow id="2582" from="out_data_10" to="specinterface_ln0" fromId="1019" toId="733">
</dataflow>
<dataflow id="2583" from="empty_83" to="specinterface_ln0" fromId="2249" toId="733">
</dataflow>
<dataflow id="2584" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="733">
</dataflow>
<dataflow id="2585" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="733">
</dataflow>
<dataflow id="2586" from="empty_84" to="specinterface_ln0" fromId="2254" toId="733">
</dataflow>
<dataflow id="2587" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="733">
</dataflow>
<dataflow id="2588" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="733">
</dataflow>
<dataflow id="2589" from="empty_84" to="specinterface_ln0" fromId="2254" toId="733">
</dataflow>
<dataflow id="2590" from="empty_84" to="specinterface_ln0" fromId="2254" toId="733">
</dataflow>
<dataflow id="2591" from="empty_84" to="specinterface_ln0" fromId="2254" toId="733">
</dataflow>
<dataflow id="2592" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="733">
</dataflow>
<dataflow id="2593" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="733">
</dataflow>
<dataflow id="2594" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="733">
</dataflow>
<dataflow id="2595" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="733">
</dataflow>
<dataflow id="2596" from="empty_84" to="specinterface_ln0" fromId="2254" toId="733">
</dataflow>
<dataflow id="2597" from="empty_84" to="specinterface_ln0" fromId="2254" toId="733">
</dataflow>
<dataflow id="2598" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="733">
</dataflow>
<dataflow id="2599" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="733">
</dataflow>
<dataflow id="2600" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="733">
</dataflow>
<dataflow id="2601" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="734">
</dataflow>
<dataflow id="2602" from="out_data_11" to="specbitsmap_ln0" fromId="1020" toId="734">
</dataflow>
<dataflow id="2603" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="735">
</dataflow>
<dataflow id="2604" from="out_data_11" to="specinterface_ln0" fromId="1020" toId="735">
</dataflow>
<dataflow id="2605" from="empty_83" to="specinterface_ln0" fromId="2249" toId="735">
</dataflow>
<dataflow id="2606" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="735">
</dataflow>
<dataflow id="2607" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="735">
</dataflow>
<dataflow id="2608" from="empty_84" to="specinterface_ln0" fromId="2254" toId="735">
</dataflow>
<dataflow id="2609" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="735">
</dataflow>
<dataflow id="2610" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="735">
</dataflow>
<dataflow id="2611" from="empty_84" to="specinterface_ln0" fromId="2254" toId="735">
</dataflow>
<dataflow id="2612" from="empty_84" to="specinterface_ln0" fromId="2254" toId="735">
</dataflow>
<dataflow id="2613" from="empty_84" to="specinterface_ln0" fromId="2254" toId="735">
</dataflow>
<dataflow id="2614" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="735">
</dataflow>
<dataflow id="2615" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="735">
</dataflow>
<dataflow id="2616" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="735">
</dataflow>
<dataflow id="2617" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="735">
</dataflow>
<dataflow id="2618" from="empty_84" to="specinterface_ln0" fromId="2254" toId="735">
</dataflow>
<dataflow id="2619" from="empty_84" to="specinterface_ln0" fromId="2254" toId="735">
</dataflow>
<dataflow id="2620" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="735">
</dataflow>
<dataflow id="2621" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="735">
</dataflow>
<dataflow id="2622" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="735">
</dataflow>
<dataflow id="2623" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="736">
</dataflow>
<dataflow id="2624" from="out_data_12" to="specbitsmap_ln0" fromId="1021" toId="736">
</dataflow>
<dataflow id="2625" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="737">
</dataflow>
<dataflow id="2626" from="out_data_12" to="specinterface_ln0" fromId="1021" toId="737">
</dataflow>
<dataflow id="2627" from="empty_83" to="specinterface_ln0" fromId="2249" toId="737">
</dataflow>
<dataflow id="2628" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="737">
</dataflow>
<dataflow id="2629" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="737">
</dataflow>
<dataflow id="2630" from="empty_84" to="specinterface_ln0" fromId="2254" toId="737">
</dataflow>
<dataflow id="2631" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="737">
</dataflow>
<dataflow id="2632" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="737">
</dataflow>
<dataflow id="2633" from="empty_84" to="specinterface_ln0" fromId="2254" toId="737">
</dataflow>
<dataflow id="2634" from="empty_84" to="specinterface_ln0" fromId="2254" toId="737">
</dataflow>
<dataflow id="2635" from="empty_84" to="specinterface_ln0" fromId="2254" toId="737">
</dataflow>
<dataflow id="2636" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="737">
</dataflow>
<dataflow id="2637" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="737">
</dataflow>
<dataflow id="2638" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="737">
</dataflow>
<dataflow id="2639" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="737">
</dataflow>
<dataflow id="2640" from="empty_84" to="specinterface_ln0" fromId="2254" toId="737">
</dataflow>
<dataflow id="2641" from="empty_84" to="specinterface_ln0" fromId="2254" toId="737">
</dataflow>
<dataflow id="2642" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="737">
</dataflow>
<dataflow id="2643" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="737">
</dataflow>
<dataflow id="2644" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="737">
</dataflow>
<dataflow id="2645" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="738">
</dataflow>
<dataflow id="2646" from="out_data_13" to="specbitsmap_ln0" fromId="1022" toId="738">
</dataflow>
<dataflow id="2647" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="739">
</dataflow>
<dataflow id="2648" from="out_data_13" to="specinterface_ln0" fromId="1022" toId="739">
</dataflow>
<dataflow id="2649" from="empty_83" to="specinterface_ln0" fromId="2249" toId="739">
</dataflow>
<dataflow id="2650" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="739">
</dataflow>
<dataflow id="2651" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="739">
</dataflow>
<dataflow id="2652" from="empty_84" to="specinterface_ln0" fromId="2254" toId="739">
</dataflow>
<dataflow id="2653" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="739">
</dataflow>
<dataflow id="2654" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="739">
</dataflow>
<dataflow id="2655" from="empty_84" to="specinterface_ln0" fromId="2254" toId="739">
</dataflow>
<dataflow id="2656" from="empty_84" to="specinterface_ln0" fromId="2254" toId="739">
</dataflow>
<dataflow id="2657" from="empty_84" to="specinterface_ln0" fromId="2254" toId="739">
</dataflow>
<dataflow id="2658" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="739">
</dataflow>
<dataflow id="2659" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="739">
</dataflow>
<dataflow id="2660" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="739">
</dataflow>
<dataflow id="2661" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="739">
</dataflow>
<dataflow id="2662" from="empty_84" to="specinterface_ln0" fromId="2254" toId="739">
</dataflow>
<dataflow id="2663" from="empty_84" to="specinterface_ln0" fromId="2254" toId="739">
</dataflow>
<dataflow id="2664" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="739">
</dataflow>
<dataflow id="2665" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="739">
</dataflow>
<dataflow id="2666" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="739">
</dataflow>
<dataflow id="2667" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="740">
</dataflow>
<dataflow id="2668" from="out_data_14" to="specbitsmap_ln0" fromId="1023" toId="740">
</dataflow>
<dataflow id="2669" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="741">
</dataflow>
<dataflow id="2670" from="out_data_14" to="specinterface_ln0" fromId="1023" toId="741">
</dataflow>
<dataflow id="2671" from="empty_83" to="specinterface_ln0" fromId="2249" toId="741">
</dataflow>
<dataflow id="2672" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="741">
</dataflow>
<dataflow id="2673" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="741">
</dataflow>
<dataflow id="2674" from="empty_84" to="specinterface_ln0" fromId="2254" toId="741">
</dataflow>
<dataflow id="2675" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="741">
</dataflow>
<dataflow id="2676" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="741">
</dataflow>
<dataflow id="2677" from="empty_84" to="specinterface_ln0" fromId="2254" toId="741">
</dataflow>
<dataflow id="2678" from="empty_84" to="specinterface_ln0" fromId="2254" toId="741">
</dataflow>
<dataflow id="2679" from="empty_84" to="specinterface_ln0" fromId="2254" toId="741">
</dataflow>
<dataflow id="2680" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="741">
</dataflow>
<dataflow id="2681" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="741">
</dataflow>
<dataflow id="2682" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="741">
</dataflow>
<dataflow id="2683" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="741">
</dataflow>
<dataflow id="2684" from="empty_84" to="specinterface_ln0" fromId="2254" toId="741">
</dataflow>
<dataflow id="2685" from="empty_84" to="specinterface_ln0" fromId="2254" toId="741">
</dataflow>
<dataflow id="2686" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="741">
</dataflow>
<dataflow id="2687" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="741">
</dataflow>
<dataflow id="2688" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="741">
</dataflow>
<dataflow id="2689" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="742">
</dataflow>
<dataflow id="2690" from="out_data_15" to="specbitsmap_ln0" fromId="1024" toId="742">
</dataflow>
<dataflow id="2691" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="743">
</dataflow>
<dataflow id="2692" from="out_data_15" to="specinterface_ln0" fromId="1024" toId="743">
</dataflow>
<dataflow id="2693" from="empty_83" to="specinterface_ln0" fromId="2249" toId="743">
</dataflow>
<dataflow id="2694" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="743">
</dataflow>
<dataflow id="2695" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="743">
</dataflow>
<dataflow id="2696" from="empty_84" to="specinterface_ln0" fromId="2254" toId="743">
</dataflow>
<dataflow id="2697" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="743">
</dataflow>
<dataflow id="2698" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="743">
</dataflow>
<dataflow id="2699" from="empty_84" to="specinterface_ln0" fromId="2254" toId="743">
</dataflow>
<dataflow id="2700" from="empty_84" to="specinterface_ln0" fromId="2254" toId="743">
</dataflow>
<dataflow id="2701" from="empty_84" to="specinterface_ln0" fromId="2254" toId="743">
</dataflow>
<dataflow id="2702" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="743">
</dataflow>
<dataflow id="2703" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="743">
</dataflow>
<dataflow id="2704" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="743">
</dataflow>
<dataflow id="2705" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="743">
</dataflow>
<dataflow id="2706" from="empty_84" to="specinterface_ln0" fromId="2254" toId="743">
</dataflow>
<dataflow id="2707" from="empty_84" to="specinterface_ln0" fromId="2254" toId="743">
</dataflow>
<dataflow id="2708" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="743">
</dataflow>
<dataflow id="2709" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="743">
</dataflow>
<dataflow id="2710" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="743">
</dataflow>
<dataflow id="2711" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="744">
</dataflow>
<dataflow id="2712" from="out_data_16" to="specbitsmap_ln0" fromId="1025" toId="744">
</dataflow>
<dataflow id="2713" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="745">
</dataflow>
<dataflow id="2714" from="out_data_16" to="specinterface_ln0" fromId="1025" toId="745">
</dataflow>
<dataflow id="2715" from="empty_83" to="specinterface_ln0" fromId="2249" toId="745">
</dataflow>
<dataflow id="2716" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="745">
</dataflow>
<dataflow id="2717" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="745">
</dataflow>
<dataflow id="2718" from="empty_84" to="specinterface_ln0" fromId="2254" toId="745">
</dataflow>
<dataflow id="2719" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="745">
</dataflow>
<dataflow id="2720" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="745">
</dataflow>
<dataflow id="2721" from="empty_84" to="specinterface_ln0" fromId="2254" toId="745">
</dataflow>
<dataflow id="2722" from="empty_84" to="specinterface_ln0" fromId="2254" toId="745">
</dataflow>
<dataflow id="2723" from="empty_84" to="specinterface_ln0" fromId="2254" toId="745">
</dataflow>
<dataflow id="2724" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="745">
</dataflow>
<dataflow id="2725" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="745">
</dataflow>
<dataflow id="2726" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="745">
</dataflow>
<dataflow id="2727" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="745">
</dataflow>
<dataflow id="2728" from="empty_84" to="specinterface_ln0" fromId="2254" toId="745">
</dataflow>
<dataflow id="2729" from="empty_84" to="specinterface_ln0" fromId="2254" toId="745">
</dataflow>
<dataflow id="2730" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="745">
</dataflow>
<dataflow id="2731" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="745">
</dataflow>
<dataflow id="2732" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="745">
</dataflow>
<dataflow id="2733" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2243" toId="746">
</dataflow>
<dataflow id="2734" from="out_data_17" to="specbitsmap_ln0" fromId="1026" toId="746">
</dataflow>
<dataflow id="2735" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2246" toId="747">
</dataflow>
<dataflow id="2736" from="out_data_17" to="specinterface_ln0" fromId="1026" toId="747">
</dataflow>
<dataflow id="2737" from="empty_83" to="specinterface_ln0" fromId="2249" toId="747">
</dataflow>
<dataflow id="2738" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="747">
</dataflow>
<dataflow id="2739" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="747">
</dataflow>
<dataflow id="2740" from="empty_84" to="specinterface_ln0" fromId="2254" toId="747">
</dataflow>
<dataflow id="2741" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="747">
</dataflow>
<dataflow id="2742" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="747">
</dataflow>
<dataflow id="2743" from="empty_84" to="specinterface_ln0" fromId="2254" toId="747">
</dataflow>
<dataflow id="2744" from="empty_84" to="specinterface_ln0" fromId="2254" toId="747">
</dataflow>
<dataflow id="2745" from="empty_84" to="specinterface_ln0" fromId="2254" toId="747">
</dataflow>
<dataflow id="2746" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="747">
</dataflow>
<dataflow id="2747" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="747">
</dataflow>
<dataflow id="2748" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="747">
</dataflow>
<dataflow id="2749" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="747">
</dataflow>
<dataflow id="2750" from="empty_84" to="specinterface_ln0" fromId="2254" toId="747">
</dataflow>
<dataflow id="2751" from="empty_84" to="specinterface_ln0" fromId="2254" toId="747">
</dataflow>
<dataflow id="2752" from="StgValue_2267" to="specinterface_ln0" fromId="2267" toId="747">
</dataflow>
<dataflow id="2753" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="747">
</dataflow>
<dataflow id="2754" from="StgValue_2251" to="specinterface_ln0" fromId="2251" toId="747">
</dataflow>
<dataflow id="2756" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="2755" toId="748">
</dataflow>
<dataflow id="2758" from="empty_82" to="rbegin1" fromId="2757" toId="748">
</dataflow>
<dataflow id="2760" from="_ssdm_op_SpecRegionEnd" to="rend19" fromId="2759" toId="749">
</dataflow>
<dataflow id="2761" from="empty_82" to="rend19" fromId="2757" toId="749">
</dataflow>
<dataflow id="2762" from="rbegin1" to="rend19" fromId="748" toId="749">
</dataflow>
<dataflow id="2763" from="_ssdm_op_SpecRegionBegin" to="rbegin2" fromId="2755" toId="750">
</dataflow>
<dataflow id="2765" from="empty_81" to="rbegin2" fromId="2764" toId="750">
</dataflow>
<dataflow id="2766" from="_ssdm_op_SpecRegionEnd" to="rend17" fromId="2759" toId="751">
</dataflow>
<dataflow id="2767" from="empty_81" to="rend17" fromId="2764" toId="751">
</dataflow>
<dataflow id="2768" from="rbegin2" to="rend17" fromId="750" toId="751">
</dataflow>
<dataflow id="2769" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="2755" toId="752">
</dataflow>
<dataflow id="2771" from="empty_69" to="rbegin3" fromId="2770" toId="752">
</dataflow>
<dataflow id="2772" from="_ssdm_op_SpecRegionEnd" to="rend15" fromId="2759" toId="753">
</dataflow>
<dataflow id="2773" from="empty_69" to="rend15" fromId="2770" toId="753">
</dataflow>
<dataflow id="2774" from="rbegin3" to="rend15" fromId="752" toId="753">
</dataflow>
<dataflow id="2775" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="2755" toId="754">
</dataflow>
<dataflow id="2777" from="empty_79" to="rbegin5" fromId="2776" toId="754">
</dataflow>
<dataflow id="2778" from="_ssdm_op_SpecRegionEnd" to="rend11" fromId="2759" toId="755">
</dataflow>
<dataflow id="2779" from="empty_79" to="rend11" fromId="2776" toId="755">
</dataflow>
<dataflow id="2780" from="rbegin5" to="rend11" fromId="754" toId="755">
</dataflow>
<dataflow id="2781" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="2755" toId="756">
</dataflow>
<dataflow id="2783" from="empty_78" to="rbegin7" fromId="2782" toId="756">
</dataflow>
<dataflow id="2784" from="_ssdm_op_SpecRegionEnd" to="rend213" fromId="2759" toId="757">
</dataflow>
<dataflow id="2785" from="empty_78" to="rend213" fromId="2782" toId="757">
</dataflow>
<dataflow id="2786" from="rbegin7" to="rend213" fromId="756" toId="757">
</dataflow>
<dataflow id="2787" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="2755" toId="758">
</dataflow>
<dataflow id="2789" from="empty_77" to="rbegin9" fromId="2788" toId="758">
</dataflow>
<dataflow id="2790" from="_ssdm_op_SpecRegionEnd" to="rend211" fromId="2759" toId="759">
</dataflow>
<dataflow id="2791" from="empty_77" to="rend211" fromId="2788" toId="759">
</dataflow>
<dataflow id="2792" from="rbegin9" to="rend211" fromId="758" toId="759">
</dataflow>
<dataflow id="2793" from="_ssdm_op_SpecRegionBegin" to="rbegin4" fromId="2755" toId="760">
</dataflow>
<dataflow id="2795" from="empty_76" to="rbegin4" fromId="2794" toId="760">
</dataflow>
<dataflow id="2796" from="_ssdm_op_SpecRegionEnd" to="rend209" fromId="2759" toId="761">
</dataflow>
<dataflow id="2797" from="empty_76" to="rend209" fromId="2794" toId="761">
</dataflow>
<dataflow id="2798" from="rbegin4" to="rend209" fromId="760" toId="761">
</dataflow>
<dataflow id="2799" from="_ssdm_op_SpecRegionBegin" to="rbegin6" fromId="2755" toId="762">
</dataflow>
<dataflow id="2801" from="empty_86" to="rbegin6" fromId="2800" toId="762">
</dataflow>
<dataflow id="2802" from="_ssdm_op_SpecRegionEnd" to="rend207" fromId="2759" toId="763">
</dataflow>
<dataflow id="2803" from="empty_86" to="rend207" fromId="2800" toId="763">
</dataflow>
<dataflow id="2804" from="rbegin6" to="rend207" fromId="762" toId="763">
</dataflow>
<dataflow id="2805" from="_ssdm_op_SpecRegionBegin" to="rbegin8" fromId="2755" toId="764">
</dataflow>
<dataflow id="2807" from="empty_50" to="rbegin8" fromId="2806" toId="764">
</dataflow>
<dataflow id="2808" from="_ssdm_op_SpecRegionEnd" to="rend201" fromId="2759" toId="765">
</dataflow>
<dataflow id="2809" from="empty_50" to="rend201" fromId="2806" toId="765">
</dataflow>
<dataflow id="2810" from="rbegin8" to="rend201" fromId="764" toId="765">
</dataflow>
<dataflow id="2811" from="_ssdm_op_SpecRegionBegin" to="rbegin10" fromId="2755" toId="766">
</dataflow>
<dataflow id="2813" from="empty_49" to="rbegin10" fromId="2812" toId="766">
</dataflow>
<dataflow id="2814" from="_ssdm_op_SpecRegionEnd" to="rend199" fromId="2759" toId="767">
</dataflow>
<dataflow id="2815" from="empty_49" to="rend199" fromId="2812" toId="767">
</dataflow>
<dataflow id="2816" from="rbegin10" to="rend199" fromId="766" toId="767">
</dataflow>
<dataflow id="2817" from="_ssdm_op_SpecRegionBegin" to="rbegin11" fromId="2755" toId="768">
</dataflow>
<dataflow id="2819" from="empty_48" to="rbegin11" fromId="2818" toId="768">
</dataflow>
<dataflow id="2820" from="_ssdm_op_SpecRegionEnd" to="rend197" fromId="2759" toId="769">
</dataflow>
<dataflow id="2821" from="empty_48" to="rend197" fromId="2818" toId="769">
</dataflow>
<dataflow id="2822" from="rbegin11" to="rend197" fromId="768" toId="769">
</dataflow>
<dataflow id="2823" from="_ssdm_op_SpecRegionBegin" to="rbegin12" fromId="2755" toId="770">
</dataflow>
<dataflow id="2825" from="empty_58" to="rbegin12" fromId="2824" toId="770">
</dataflow>
<dataflow id="2826" from="_ssdm_op_SpecRegionEnd" to="rend195" fromId="2759" toId="771">
</dataflow>
<dataflow id="2827" from="empty_58" to="rend195" fromId="2824" toId="771">
</dataflow>
<dataflow id="2828" from="rbegin12" to="rend195" fromId="770" toId="771">
</dataflow>
<dataflow id="2829" from="_ssdm_op_SpecRegionBegin" to="rbegin13" fromId="2755" toId="772">
</dataflow>
<dataflow id="2831" from="empty_45" to="rbegin13" fromId="2830" toId="772">
</dataflow>
<dataflow id="2832" from="_ssdm_op_SpecRegionEnd" to="rend191" fromId="2759" toId="773">
</dataflow>
<dataflow id="2833" from="empty_45" to="rend191" fromId="2830" toId="773">
</dataflow>
<dataflow id="2834" from="rbegin13" to="rend191" fromId="772" toId="773">
</dataflow>
<dataflow id="2835" from="_ssdm_op_SpecRegionBegin" to="rbegin14" fromId="2755" toId="774">
</dataflow>
<dataflow id="2837" from="empty_44" to="rbegin14" fromId="2836" toId="774">
</dataflow>
<dataflow id="2838" from="_ssdm_op_SpecRegionEnd" to="rend187" fromId="2759" toId="775">
</dataflow>
<dataflow id="2839" from="empty_44" to="rend187" fromId="2836" toId="775">
</dataflow>
<dataflow id="2840" from="rbegin14" to="rend187" fromId="774" toId="775">
</dataflow>
<dataflow id="2841" from="_ssdm_op_SpecRegionBegin" to="rbegin15" fromId="2755" toId="776">
</dataflow>
<dataflow id="2843" from="empty_43" to="rbegin15" fromId="2842" toId="776">
</dataflow>
<dataflow id="2844" from="_ssdm_op_SpecRegionEnd" to="rend183" fromId="2759" toId="777">
</dataflow>
<dataflow id="2845" from="empty_43" to="rend183" fromId="2842" toId="777">
</dataflow>
<dataflow id="2846" from="rbegin15" to="rend183" fromId="776" toId="777">
</dataflow>
<dataflow id="2847" from="_ssdm_op_SpecRegionBegin" to="rbegin16" fromId="2755" toId="778">
</dataflow>
<dataflow id="2849" from="empty_74" to="rbegin16" fromId="2848" toId="778">
</dataflow>
<dataflow id="2850" from="_ssdm_op_SpecRegionEnd" to="rend181" fromId="2759" toId="779">
</dataflow>
<dataflow id="2851" from="empty_74" to="rend181" fromId="2848" toId="779">
</dataflow>
<dataflow id="2852" from="rbegin16" to="rend181" fromId="778" toId="779">
</dataflow>
<dataflow id="2853" from="_ssdm_op_SpecRegionBegin" to="rbegin17" fromId="2755" toId="780">
</dataflow>
<dataflow id="2855" from="empty_73" to="rbegin17" fromId="2854" toId="780">
</dataflow>
<dataflow id="2856" from="_ssdm_op_SpecRegionEnd" to="rend179" fromId="2759" toId="781">
</dataflow>
<dataflow id="2857" from="empty_73" to="rend179" fromId="2854" toId="781">
</dataflow>
<dataflow id="2858" from="rbegin17" to="rend179" fromId="780" toId="781">
</dataflow>
<dataflow id="2859" from="_ssdm_op_SpecRegionBegin" to="rbegin18" fromId="2755" toId="782">
</dataflow>
<dataflow id="2861" from="empty_72" to="rbegin18" fromId="2860" toId="782">
</dataflow>
<dataflow id="2862" from="_ssdm_op_SpecRegionEnd" to="rend177" fromId="2759" toId="783">
</dataflow>
<dataflow id="2863" from="empty_72" to="rend177" fromId="2860" toId="783">
</dataflow>
<dataflow id="2864" from="rbegin18" to="rend177" fromId="782" toId="783">
</dataflow>
<dataflow id="2865" from="_ssdm_op_SpecRegionBegin" to="rbegin19" fromId="2755" toId="784">
</dataflow>
<dataflow id="2867" from="empty_71" to="rbegin19" fromId="2866" toId="784">
</dataflow>
<dataflow id="2868" from="_ssdm_op_SpecRegionEnd" to="rend175" fromId="2759" toId="785">
</dataflow>
<dataflow id="2869" from="empty_71" to="rend175" fromId="2866" toId="785">
</dataflow>
<dataflow id="2870" from="rbegin19" to="rend175" fromId="784" toId="785">
</dataflow>
<dataflow id="2871" from="_ssdm_op_SpecRegionBegin" to="rbegin21" fromId="2755" toId="786">
</dataflow>
<dataflow id="2873" from="empty_60" to="rbegin21" fromId="2872" toId="786">
</dataflow>
<dataflow id="2874" from="_ssdm_op_SpecRegionEnd" to="rend173" fromId="2759" toId="787">
</dataflow>
<dataflow id="2875" from="empty_60" to="rend173" fromId="2872" toId="787">
</dataflow>
<dataflow id="2876" from="rbegin21" to="rend173" fromId="786" toId="787">
</dataflow>
<dataflow id="2877" from="_ssdm_op_SpecRegionBegin" to="rbegin23" fromId="2755" toId="788">
</dataflow>
<dataflow id="2879" from="empty_59" to="rbegin23" fromId="2878" toId="788">
</dataflow>
<dataflow id="2880" from="_ssdm_op_SpecRegionEnd" to="rend167" fromId="2759" toId="789">
</dataflow>
<dataflow id="2881" from="empty_59" to="rend167" fromId="2878" toId="789">
</dataflow>
<dataflow id="2882" from="rbegin23" to="rend167" fromId="788" toId="789">
</dataflow>
<dataflow id="2883" from="_ssdm_op_SpecRegionBegin" to="rbegin25" fromId="2755" toId="790">
</dataflow>
<dataflow id="2885" from="empty_47" to="rbegin25" fromId="2884" toId="790">
</dataflow>
<dataflow id="2886" from="_ssdm_op_SpecRegionEnd" to="rend165" fromId="2759" toId="791">
</dataflow>
<dataflow id="2887" from="empty_47" to="rend165" fromId="2884" toId="791">
</dataflow>
<dataflow id="2888" from="rbegin25" to="rend165" fromId="790" toId="791">
</dataflow>
<dataflow id="2889" from="_ssdm_op_SpecRegionBegin" to="rbegin27" fromId="2755" toId="792">
</dataflow>
<dataflow id="2891" from="empty_57" to="rbegin27" fromId="2890" toId="792">
</dataflow>
<dataflow id="2892" from="_ssdm_op_SpecRegionEnd" to="rend161" fromId="2759" toId="793">
</dataflow>
<dataflow id="2893" from="empty_57" to="rend161" fromId="2890" toId="793">
</dataflow>
<dataflow id="2894" from="rbegin27" to="rend161" fromId="792" toId="793">
</dataflow>
<dataflow id="2895" from="_ssdm_op_SpecRegionBegin" to="rbegin29" fromId="2755" toId="794">
</dataflow>
<dataflow id="2897" from="empty_56" to="rbegin29" fromId="2896" toId="794">
</dataflow>
<dataflow id="2898" from="_ssdm_op_SpecRegionEnd" to="rend159" fromId="2759" toId="795">
</dataflow>
<dataflow id="2899" from="empty_56" to="rend159" fromId="2896" toId="795">
</dataflow>
<dataflow id="2900" from="rbegin29" to="rend159" fromId="794" toId="795">
</dataflow>
<dataflow id="2901" from="_ssdm_op_SpecRegionBegin" to="rbegin30" fromId="2755" toId="796">
</dataflow>
<dataflow id="2903" from="empty_55" to="rbegin30" fromId="2902" toId="796">
</dataflow>
<dataflow id="2904" from="_ssdm_op_SpecRegionEnd" to="rend157" fromId="2759" toId="797">
</dataflow>
<dataflow id="2905" from="empty_55" to="rend157" fromId="2902" toId="797">
</dataflow>
<dataflow id="2906" from="rbegin30" to="rend157" fromId="796" toId="797">
</dataflow>
<dataflow id="2907" from="_ssdm_op_SpecRegionBegin" to="rbegin31" fromId="2755" toId="798">
</dataflow>
<dataflow id="2909" from="empty_54" to="rbegin31" fromId="2908" toId="798">
</dataflow>
<dataflow id="2910" from="_ssdm_op_SpecRegionEnd" to="rend155" fromId="2759" toId="799">
</dataflow>
<dataflow id="2911" from="empty_54" to="rend155" fromId="2908" toId="799">
</dataflow>
<dataflow id="2912" from="rbegin31" to="rend155" fromId="798" toId="799">
</dataflow>
<dataflow id="2913" from="_ssdm_op_SpecRegionBegin" to="rbegin33" fromId="2755" toId="800">
</dataflow>
<dataflow id="2915" from="empty_75" to="rbegin33" fromId="2914" toId="800">
</dataflow>
<dataflow id="2916" from="_ssdm_op_SpecRegionEnd" to="rend153" fromId="2759" toId="801">
</dataflow>
<dataflow id="2917" from="empty_75" to="rend153" fromId="2914" toId="801">
</dataflow>
<dataflow id="2918" from="rbegin33" to="rend153" fromId="800" toId="801">
</dataflow>
<dataflow id="2919" from="_ssdm_op_SpecRegionBegin" to="rbegin35" fromId="2755" toId="802">
</dataflow>
<dataflow id="2921" from="empty_64" to="rbegin35" fromId="2920" toId="802">
</dataflow>
<dataflow id="2922" from="_ssdm_op_SpecRegionEnd" to="rend151" fromId="2759" toId="803">
</dataflow>
<dataflow id="2923" from="empty_64" to="rend151" fromId="2920" toId="803">
</dataflow>
<dataflow id="2924" from="rbegin35" to="rend151" fromId="802" toId="803">
</dataflow>
<dataflow id="2925" from="_ssdm_op_SpecRegionBegin" to="rbegin37" fromId="2755" toId="804">
</dataflow>
<dataflow id="2927" from="empty_63" to="rbegin37" fromId="2926" toId="804">
</dataflow>
<dataflow id="2928" from="_ssdm_op_SpecRegionEnd" to="rend147" fromId="2759" toId="805">
</dataflow>
<dataflow id="2929" from="empty_63" to="rend147" fromId="2926" toId="805">
</dataflow>
<dataflow id="2930" from="rbegin37" to="rend147" fromId="804" toId="805">
</dataflow>
<dataflow id="2931" from="_ssdm_op_SpecRegionBegin" to="rbegin39" fromId="2755" toId="806">
</dataflow>
<dataflow id="2933" from="empty_62" to="rbegin39" fromId="2932" toId="806">
</dataflow>
<dataflow id="2934" from="_ssdm_op_SpecRegionEnd" to="rend145" fromId="2759" toId="807">
</dataflow>
<dataflow id="2935" from="empty_62" to="rend145" fromId="2932" toId="807">
</dataflow>
<dataflow id="2936" from="rbegin39" to="rend145" fromId="806" toId="807">
</dataflow>
<dataflow id="2937" from="_ssdm_op_SpecRegionBegin" to="rbegin41" fromId="2755" toId="808">
</dataflow>
<dataflow id="2939" from="empty_61" to="rbegin41" fromId="2938" toId="808">
</dataflow>
<dataflow id="2940" from="_ssdm_op_SpecRegionEnd" to="rend143" fromId="2759" toId="809">
</dataflow>
<dataflow id="2941" from="empty_61" to="rend143" fromId="2938" toId="809">
</dataflow>
<dataflow id="2942" from="rbegin41" to="rend143" fromId="808" toId="809">
</dataflow>
<dataflow id="2943" from="_ssdm_op_SpecRegionBegin" to="rbegin42" fromId="2755" toId="810">
</dataflow>
<dataflow id="2945" from="empty_70" to="rbegin42" fromId="2944" toId="810">
</dataflow>
<dataflow id="2946" from="_ssdm_op_SpecRegionEnd" to="rend141" fromId="2759" toId="811">
</dataflow>
<dataflow id="2947" from="empty_70" to="rend141" fromId="2944" toId="811">
</dataflow>
<dataflow id="2948" from="rbegin42" to="rend141" fromId="810" toId="811">
</dataflow>
<dataflow id="2949" from="_ssdm_op_SpecRegionBegin" to="rbegin43" fromId="2755" toId="812">
</dataflow>
<dataflow id="2951" from="empty_36" to="rbegin43" fromId="2950" toId="812">
</dataflow>
<dataflow id="2952" from="_ssdm_op_SpecRegionEnd" to="rend139" fromId="2759" toId="813">
</dataflow>
<dataflow id="2953" from="empty_36" to="rend139" fromId="2950" toId="813">
</dataflow>
<dataflow id="2954" from="rbegin43" to="rend139" fromId="812" toId="813">
</dataflow>
<dataflow id="2955" from="_ssdm_op_SpecRegionBegin" to="rbegin45" fromId="2755" toId="814">
</dataflow>
<dataflow id="2957" from="empty_68" to="rbegin45" fromId="2956" toId="814">
</dataflow>
<dataflow id="2958" from="_ssdm_op_SpecRegionEnd" to="rend137" fromId="2759" toId="815">
</dataflow>
<dataflow id="2959" from="empty_68" to="rend137" fromId="2956" toId="815">
</dataflow>
<dataflow id="2960" from="rbegin45" to="rend137" fromId="814" toId="815">
</dataflow>
<dataflow id="2961" from="_ssdm_op_SpecRegionBegin" to="rbegin46" fromId="2755" toId="816">
</dataflow>
<dataflow id="2963" from="empty_34" to="rbegin46" fromId="2962" toId="816">
</dataflow>
<dataflow id="2964" from="_ssdm_op_SpecRegionEnd" to="rend135" fromId="2759" toId="817">
</dataflow>
<dataflow id="2965" from="empty_34" to="rend135" fromId="2962" toId="817">
</dataflow>
<dataflow id="2966" from="rbegin46" to="rend135" fromId="816" toId="817">
</dataflow>
<dataflow id="2967" from="_ssdm_op_SpecRegionBegin" to="rbegin47" fromId="2755" toId="818">
</dataflow>
<dataflow id="2969" from="empty_67" to="rbegin47" fromId="2968" toId="818">
</dataflow>
<dataflow id="2970" from="_ssdm_op_SpecRegionEnd" to="rend131" fromId="2759" toId="819">
</dataflow>
<dataflow id="2971" from="empty_67" to="rend131" fromId="2968" toId="819">
</dataflow>
<dataflow id="2972" from="rbegin47" to="rend131" fromId="818" toId="819">
</dataflow>
<dataflow id="2973" from="_ssdm_op_SpecRegionBegin" to="rbegin49" fromId="2755" toId="820">
</dataflow>
<dataflow id="2975" from="empty_66" to="rbegin49" fromId="2974" toId="820">
</dataflow>
<dataflow id="2976" from="_ssdm_op_SpecRegionEnd" to="rend129" fromId="2759" toId="821">
</dataflow>
<dataflow id="2977" from="empty_66" to="rend129" fromId="2974" toId="821">
</dataflow>
<dataflow id="2978" from="rbegin49" to="rend129" fromId="820" toId="821">
</dataflow>
<dataflow id="2979" from="_ssdm_op_SpecRegionBegin" to="rbegin51" fromId="2755" toId="822">
</dataflow>
<dataflow id="2981" from="empty_32" to="rbegin51" fromId="2980" toId="822">
</dataflow>
<dataflow id="2982" from="_ssdm_op_SpecRegionEnd" to="rend125" fromId="2759" toId="823">
</dataflow>
<dataflow id="2983" from="empty_32" to="rend125" fromId="2980" toId="823">
</dataflow>
<dataflow id="2984" from="rbegin51" to="rend125" fromId="822" toId="823">
</dataflow>
<dataflow id="2985" from="_ssdm_op_SpecRegionBegin" to="rbegin53" fromId="2755" toId="824">
</dataflow>
<dataflow id="2987" from="empty_42" to="rbegin53" fromId="2986" toId="824">
</dataflow>
<dataflow id="2988" from="_ssdm_op_SpecRegionEnd" to="rend123" fromId="2759" toId="825">
</dataflow>
<dataflow id="2989" from="empty_42" to="rend123" fromId="2986" toId="825">
</dataflow>
<dataflow id="2990" from="rbegin53" to="rend123" fromId="824" toId="825">
</dataflow>
<dataflow id="2991" from="_ssdm_op_SpecRegionBegin" to="rbegin55" fromId="2755" toId="826">
</dataflow>
<dataflow id="2993" from="empty_65" to="rbegin55" fromId="2992" toId="826">
</dataflow>
<dataflow id="2994" from="_ssdm_op_SpecRegionEnd" to="rend121" fromId="2759" toId="827">
</dataflow>
<dataflow id="2995" from="empty_65" to="rend121" fromId="2992" toId="827">
</dataflow>
<dataflow id="2996" from="rbegin55" to="rend121" fromId="826" toId="827">
</dataflow>
<dataflow id="2997" from="_ssdm_op_SpecRegionBegin" to="rbegin57" fromId="2755" toId="828">
</dataflow>
<dataflow id="2999" from="empty_53" to="rbegin57" fromId="2998" toId="828">
</dataflow>
<dataflow id="3000" from="_ssdm_op_SpecRegionEnd" to="rend119" fromId="2759" toId="829">
</dataflow>
<dataflow id="3001" from="empty_53" to="rend119" fromId="2998" toId="829">
</dataflow>
<dataflow id="3002" from="rbegin57" to="rend119" fromId="828" toId="829">
</dataflow>
<dataflow id="3003" from="_ssdm_op_SpecRegionBegin" to="rbegin59" fromId="2755" toId="830">
</dataflow>
<dataflow id="3005" from="empty_52" to="rbegin59" fromId="3004" toId="830">
</dataflow>
<dataflow id="3006" from="_ssdm_op_SpecRegionEnd" to="rend117" fromId="2759" toId="831">
</dataflow>
<dataflow id="3007" from="empty_52" to="rend117" fromId="3004" toId="831">
</dataflow>
<dataflow id="3008" from="rbegin59" to="rend117" fromId="830" toId="831">
</dataflow>
<dataflow id="3009" from="_ssdm_op_SpecRegionBegin" to="rbegin61" fromId="2755" toId="832">
</dataflow>
<dataflow id="3011" from="empty_51" to="rbegin61" fromId="3010" toId="832">
</dataflow>
<dataflow id="3012" from="_ssdm_op_SpecRegionEnd" to="rend115" fromId="2759" toId="833">
</dataflow>
<dataflow id="3013" from="empty_51" to="rend115" fromId="3010" toId="833">
</dataflow>
<dataflow id="3014" from="rbegin61" to="rend115" fromId="832" toId="833">
</dataflow>
<dataflow id="3015" from="_ssdm_op_SpecRegionBegin" to="rbegin62" fromId="2755" toId="834">
</dataflow>
<dataflow id="3017" from="empty_39" to="rbegin62" fromId="3016" toId="834">
</dataflow>
<dataflow id="3018" from="_ssdm_op_SpecRegionEnd" to="rend111" fromId="2759" toId="835">
</dataflow>
<dataflow id="3019" from="empty_39" to="rend111" fromId="3016" toId="835">
</dataflow>
<dataflow id="3020" from="rbegin62" to="rend111" fromId="834" toId="835">
</dataflow>
<dataflow id="3021" from="_ssdm_op_SpecRegionBegin" to="rbegin63" fromId="2755" toId="836">
</dataflow>
<dataflow id="3023" from="empty_38" to="rbegin63" fromId="3022" toId="836">
</dataflow>
<dataflow id="3024" from="_ssdm_op_SpecRegionEnd" to="rend109" fromId="2759" toId="837">
</dataflow>
<dataflow id="3025" from="empty_38" to="rend109" fromId="3022" toId="837">
</dataflow>
<dataflow id="3026" from="rbegin63" to="rend109" fromId="836" toId="837">
</dataflow>
<dataflow id="3027" from="_ssdm_op_SpecRegionBegin" to="rbegin65" fromId="2755" toId="838">
</dataflow>
<dataflow id="3029" from="empty_37" to="rbegin65" fromId="3028" toId="838">
</dataflow>
<dataflow id="3030" from="_ssdm_op_SpecRegionEnd" to="rend107" fromId="2759" toId="839">
</dataflow>
<dataflow id="3031" from="empty_37" to="rend107" fromId="3028" toId="839">
</dataflow>
<dataflow id="3032" from="rbegin65" to="rend107" fromId="838" toId="839">
</dataflow>
<dataflow id="3033" from="_ssdm_op_SpecRegionBegin" to="rbegin67" fromId="2755" toId="840">
</dataflow>
<dataflow id="3035" from="empty_25" to="rbegin67" fromId="3034" toId="840">
</dataflow>
<dataflow id="3036" from="_ssdm_op_SpecRegionEnd" to="rend103" fromId="2759" toId="841">
</dataflow>
<dataflow id="3037" from="empty_25" to="rend103" fromId="3034" toId="841">
</dataflow>
<dataflow id="3038" from="rbegin67" to="rend103" fromId="840" toId="841">
</dataflow>
<dataflow id="3039" from="_ssdm_op_SpecRegionBegin" to="rbegin69" fromId="2755" toId="842">
</dataflow>
<dataflow id="3041" from="empty_35" to="rbegin69" fromId="3040" toId="842">
</dataflow>
<dataflow id="3042" from="_ssdm_op_SpecRegionEnd" to="rend101" fromId="2759" toId="843">
</dataflow>
<dataflow id="3043" from="empty_35" to="rend101" fromId="3040" toId="843">
</dataflow>
<dataflow id="3044" from="rbegin69" to="rend101" fromId="842" toId="843">
</dataflow>
<dataflow id="3045" from="_ssdm_op_SpecRegionBegin" to="rbegin71" fromId="2755" toId="844">
</dataflow>
<dataflow id="3047" from="empty_3" to="rbegin71" fromId="3046" toId="844">
</dataflow>
<dataflow id="3048" from="_ssdm_op_SpecRegionEnd" to="rend97" fromId="2759" toId="845">
</dataflow>
<dataflow id="3049" from="empty_3" to="rend97" fromId="3046" toId="845">
</dataflow>
<dataflow id="3050" from="rbegin71" to="rend97" fromId="844" toId="845">
</dataflow>
<dataflow id="3051" from="_ssdm_op_SpecRegionBegin" to="rbegin72" fromId="2755" toId="846">
</dataflow>
<dataflow id="3053" from="empty_33" to="rbegin72" fromId="3052" toId="846">
</dataflow>
<dataflow id="3054" from="_ssdm_op_SpecRegionEnd" to="rend95" fromId="2759" toId="847">
</dataflow>
<dataflow id="3055" from="empty_33" to="rend95" fromId="3052" toId="847">
</dataflow>
<dataflow id="3056" from="rbegin72" to="rend95" fromId="846" toId="847">
</dataflow>
<dataflow id="3057" from="_ssdm_op_SpecRegionBegin" to="rbegin73" fromId="2755" toId="848">
</dataflow>
<dataflow id="3059" from="empty_21" to="rbegin73" fromId="3058" toId="848">
</dataflow>
<dataflow id="3060" from="_ssdm_op_SpecRegionEnd" to="rend93" fromId="2759" toId="849">
</dataflow>
<dataflow id="3061" from="empty_21" to="rend93" fromId="3058" toId="849">
</dataflow>
<dataflow id="3062" from="rbegin73" to="rend93" fromId="848" toId="849">
</dataflow>
<dataflow id="3063" from="_ssdm_op_SpecRegionBegin" to="rbegin75" fromId="2755" toId="850">
</dataflow>
<dataflow id="3065" from="empty_41" to="rbegin75" fromId="3064" toId="850">
</dataflow>
<dataflow id="3066" from="_ssdm_op_SpecRegionEnd" to="rend89" fromId="2759" toId="851">
</dataflow>
<dataflow id="3067" from="empty_41" to="rend89" fromId="3064" toId="851">
</dataflow>
<dataflow id="3068" from="rbegin75" to="rend89" fromId="850" toId="851">
</dataflow>
<dataflow id="3069" from="_ssdm_op_SpecRegionBegin" to="rbegin77" fromId="2755" toId="852">
</dataflow>
<dataflow id="3071" from="empty_40" to="rbegin77" fromId="3070" toId="852">
</dataflow>
<dataflow id="3072" from="_ssdm_op_SpecRegionEnd" to="rend85" fromId="2759" toId="853">
</dataflow>
<dataflow id="3073" from="empty_40" to="rend85" fromId="3070" toId="853">
</dataflow>
<dataflow id="3074" from="rbegin77" to="rend85" fromId="852" toId="853">
</dataflow>
<dataflow id="3075" from="_ssdm_op_SpecRegionBegin" to="rbegin79" fromId="2755" toId="854">
</dataflow>
<dataflow id="3077" from="empty_6" to="rbegin79" fromId="3076" toId="854">
</dataflow>
<dataflow id="3078" from="_ssdm_op_SpecRegionEnd" to="rend81" fromId="2759" toId="855">
</dataflow>
<dataflow id="3079" from="empty_6" to="rend81" fromId="3076" toId="855">
</dataflow>
<dataflow id="3080" from="rbegin79" to="rend81" fromId="854" toId="855">
</dataflow>
<dataflow id="3081" from="_ssdm_op_SpecRegionBegin" to="rbegin78" fromId="2755" toId="856">
</dataflow>
<dataflow id="3083" from="empty_5" to="rbegin78" fromId="3082" toId="856">
</dataflow>
<dataflow id="3084" from="_ssdm_op_SpecRegionEnd" to="rend79" fromId="2759" toId="857">
</dataflow>
<dataflow id="3085" from="empty_5" to="rend79" fromId="3082" toId="857">
</dataflow>
<dataflow id="3086" from="rbegin78" to="rend79" fromId="856" toId="857">
</dataflow>
<dataflow id="3087" from="_ssdm_op_SpecRegionBegin" to="rbegin76" fromId="2755" toId="858">
</dataflow>
<dataflow id="3089" from="empty_4" to="rbegin76" fromId="3088" toId="858">
</dataflow>
<dataflow id="3090" from="_ssdm_op_SpecRegionEnd" to="rend77" fromId="2759" toId="859">
</dataflow>
<dataflow id="3091" from="empty_4" to="rend77" fromId="3088" toId="859">
</dataflow>
<dataflow id="3092" from="rbegin76" to="rend77" fromId="858" toId="859">
</dataflow>
<dataflow id="3093" from="_ssdm_op_SpecRegionBegin" to="rbegin74" fromId="2755" toId="860">
</dataflow>
<dataflow id="3095" from="empty_26" to="rbegin74" fromId="3094" toId="860">
</dataflow>
<dataflow id="3096" from="_ssdm_op_SpecRegionEnd" to="rend75" fromId="2759" toId="861">
</dataflow>
<dataflow id="3097" from="empty_26" to="rend75" fromId="3094" toId="861">
</dataflow>
<dataflow id="3098" from="rbegin74" to="rend75" fromId="860" toId="861">
</dataflow>
<dataflow id="3099" from="_ssdm_op_SpecRegionBegin" to="rbegin70" fromId="2755" toId="862">
</dataflow>
<dataflow id="3101" from="empty_14" to="rbegin70" fromId="3100" toId="862">
</dataflow>
<dataflow id="3102" from="_ssdm_op_SpecRegionEnd" to="rend71" fromId="2759" toId="863">
</dataflow>
<dataflow id="3103" from="empty_14" to="rend71" fromId="3100" toId="863">
</dataflow>
<dataflow id="3104" from="rbegin70" to="rend71" fromId="862" toId="863">
</dataflow>
<dataflow id="3105" from="_ssdm_op_SpecRegionBegin" to="rbegin68" fromId="2755" toId="864">
</dataflow>
<dataflow id="3107" from="empty_2" to="rbegin68" fromId="3106" toId="864">
</dataflow>
<dataflow id="3108" from="_ssdm_op_SpecRegionEnd" to="rend69" fromId="2759" toId="865">
</dataflow>
<dataflow id="3109" from="empty_2" to="rend69" fromId="3106" toId="865">
</dataflow>
<dataflow id="3110" from="rbegin68" to="rend69" fromId="864" toId="865">
</dataflow>
<dataflow id="3111" from="_ssdm_op_SpecRegionBegin" to="rbegin66" fromId="2755" toId="866">
</dataflow>
<dataflow id="3113" from="empty_1" to="rbegin66" fromId="3112" toId="866">
</dataflow>
<dataflow id="3114" from="_ssdm_op_SpecRegionEnd" to="rend67" fromId="2759" toId="867">
</dataflow>
<dataflow id="3115" from="empty_1" to="rend67" fromId="3112" toId="867">
</dataflow>
<dataflow id="3116" from="rbegin66" to="rend67" fromId="866" toId="867">
</dataflow>
<dataflow id="3117" from="_ssdm_op_SpecRegionBegin" to="rbegin64" fromId="2755" toId="868">
</dataflow>
<dataflow id="3119" from="empty_11" to="rbegin64" fromId="3118" toId="868">
</dataflow>
<dataflow id="3120" from="_ssdm_op_SpecRegionEnd" to="rend65" fromId="2759" toId="869">
</dataflow>
<dataflow id="3121" from="empty_11" to="rend65" fromId="3118" toId="869">
</dataflow>
<dataflow id="3122" from="rbegin64" to="rend65" fromId="868" toId="869">
</dataflow>
<dataflow id="3123" from="_ssdm_op_SpecRegionBegin" to="rbegin58" fromId="2755" toId="870">
</dataflow>
<dataflow id="3125" from="empty" to="rbegin58" fromId="3124" toId="870">
</dataflow>
<dataflow id="3126" from="_ssdm_op_SpecRegionEnd" to="rend59" fromId="2759" toId="871">
</dataflow>
<dataflow id="3127" from="empty" to="rend59" fromId="3124" toId="871">
</dataflow>
<dataflow id="3128" from="rbegin58" to="rend59" fromId="870" toId="871">
</dataflow>
<dataflow id="3129" from="_ssdm_op_SpecRegionBegin" to="rbegin56" fromId="2755" toId="872">
</dataflow>
<dataflow id="3131" from="empty_31" to="rbegin56" fromId="3130" toId="872">
</dataflow>
<dataflow id="3132" from="_ssdm_op_SpecRegionEnd" to="rend57" fromId="2759" toId="873">
</dataflow>
<dataflow id="3133" from="empty_31" to="rend57" fromId="3130" toId="873">
</dataflow>
<dataflow id="3134" from="rbegin56" to="rend57" fromId="872" toId="873">
</dataflow>
<dataflow id="3135" from="_ssdm_op_SpecRegionBegin" to="rbegin54" fromId="2755" toId="874">
</dataflow>
<dataflow id="3137" from="empty_30" to="rbegin54" fromId="3136" toId="874">
</dataflow>
<dataflow id="3138" from="_ssdm_op_SpecRegionEnd" to="rend55" fromId="2759" toId="875">
</dataflow>
<dataflow id="3139" from="empty_30" to="rend55" fromId="3136" toId="875">
</dataflow>
<dataflow id="3140" from="rbegin54" to="rend55" fromId="874" toId="875">
</dataflow>
<dataflow id="3141" from="_ssdm_op_SpecRegionBegin" to="rbegin52" fromId="2755" toId="876">
</dataflow>
<dataflow id="3143" from="empty_18" to="rbegin52" fromId="3142" toId="876">
</dataflow>
<dataflow id="3144" from="_ssdm_op_SpecRegionEnd" to="rend53" fromId="2759" toId="877">
</dataflow>
<dataflow id="3145" from="empty_18" to="rend53" fromId="3142" toId="877">
</dataflow>
<dataflow id="3146" from="rbegin52" to="rend53" fromId="876" toId="877">
</dataflow>
<dataflow id="3147" from="_ssdm_op_SpecRegionBegin" to="rbegin50" fromId="2755" toId="878">
</dataflow>
<dataflow id="3149" from="empty_17" to="rbegin50" fromId="3148" toId="878">
</dataflow>
<dataflow id="3150" from="_ssdm_op_SpecRegionEnd" to="rend51" fromId="2759" toId="879">
</dataflow>
<dataflow id="3151" from="empty_17" to="rend51" fromId="3148" toId="879">
</dataflow>
<dataflow id="3152" from="rbegin50" to="rend51" fromId="878" toId="879">
</dataflow>
<dataflow id="3153" from="_ssdm_op_SpecRegionBegin" to="rbegin48" fromId="2755" toId="880">
</dataflow>
<dataflow id="3155" from="empty_16" to="rbegin48" fromId="3154" toId="880">
</dataflow>
<dataflow id="3156" from="_ssdm_op_SpecRegionEnd" to="rend49" fromId="2759" toId="881">
</dataflow>
<dataflow id="3157" from="empty_16" to="rend49" fromId="3154" toId="881">
</dataflow>
<dataflow id="3158" from="rbegin48" to="rend49" fromId="880" toId="881">
</dataflow>
<dataflow id="3159" from="_ssdm_op_SpecRegionBegin" to="rbegin44" fromId="2755" toId="882">
</dataflow>
<dataflow id="3161" from="empty_15" to="rbegin44" fromId="3160" toId="882">
</dataflow>
<dataflow id="3162" from="_ssdm_op_SpecRegionEnd" to="rend45" fromId="2759" toId="883">
</dataflow>
<dataflow id="3163" from="empty_15" to="rend45" fromId="3160" toId="883">
</dataflow>
<dataflow id="3164" from="rbegin44" to="rend45" fromId="882" toId="883">
</dataflow>
<dataflow id="3165" from="_ssdm_op_SpecRegionBegin" to="rbegin40" fromId="2755" toId="884">
</dataflow>
<dataflow id="3167" from="empty_46" to="rbegin40" fromId="3166" toId="884">
</dataflow>
<dataflow id="3168" from="_ssdm_op_SpecRegionEnd" to="rend41" fromId="2759" toId="885">
</dataflow>
<dataflow id="3169" from="empty_46" to="rend41" fromId="3166" toId="885">
</dataflow>
<dataflow id="3170" from="rbegin40" to="rend41" fromId="884" toId="885">
</dataflow>
<dataflow id="3171" from="_ssdm_op_SpecRegionBegin" to="rbegin36" fromId="2755" toId="886">
</dataflow>
<dataflow id="3173" from="empty_24" to="rbegin36" fromId="3172" toId="886">
</dataflow>
<dataflow id="3174" from="_ssdm_op_SpecRegionEnd" to="rend37" fromId="2759" toId="887">
</dataflow>
<dataflow id="3175" from="empty_24" to="rend37" fromId="3172" toId="887">
</dataflow>
<dataflow id="3176" from="rbegin36" to="rend37" fromId="886" toId="887">
</dataflow>
<dataflow id="3177" from="_ssdm_op_SpecRegionBegin" to="rbegin34" fromId="2755" toId="888">
</dataflow>
<dataflow id="3179" from="empty_12" to="rbegin34" fromId="3178" toId="888">
</dataflow>
<dataflow id="3180" from="_ssdm_op_SpecRegionEnd" to="rend35" fromId="2759" toId="889">
</dataflow>
<dataflow id="3181" from="empty_12" to="rend35" fromId="3178" toId="889">
</dataflow>
<dataflow id="3182" from="rbegin34" to="rend35" fromId="888" toId="889">
</dataflow>
<dataflow id="3183" from="_ssdm_op_SpecRegionBegin" to="rbegin32" fromId="2755" toId="890">
</dataflow>
<dataflow id="3185" from="empty_0" to="rbegin32" fromId="3184" toId="890">
</dataflow>
<dataflow id="3186" from="_ssdm_op_SpecRegionEnd" to="rend33" fromId="2759" toId="891">
</dataflow>
<dataflow id="3187" from="empty_0" to="rend33" fromId="3184" toId="891">
</dataflow>
<dataflow id="3188" from="rbegin32" to="rend33" fromId="890" toId="891">
</dataflow>
<dataflow id="3189" from="_ssdm_op_SpecRegionBegin" to="rbegin28" fromId="2755" toId="892">
</dataflow>
<dataflow id="3191" from="empty_10" to="rbegin28" fromId="3190" toId="892">
</dataflow>
<dataflow id="3192" from="_ssdm_op_SpecRegionEnd" to="rend29" fromId="2759" toId="893">
</dataflow>
<dataflow id="3193" from="empty_10" to="rend29" fromId="3190" toId="893">
</dataflow>
<dataflow id="3194" from="rbegin28" to="rend29" fromId="892" toId="893">
</dataflow>
<dataflow id="3195" from="_ssdm_op_SpecRegionBegin" to="rbegin26" fromId="2755" toId="894">
</dataflow>
<dataflow id="3197" from="empty_20" to="rbegin26" fromId="3196" toId="894">
</dataflow>
<dataflow id="3198" from="_ssdm_op_SpecRegionEnd" to="rend27" fromId="2759" toId="895">
</dataflow>
<dataflow id="3199" from="empty_20" to="rend27" fromId="3196" toId="895">
</dataflow>
<dataflow id="3200" from="rbegin26" to="rend27" fromId="894" toId="895">
</dataflow>
<dataflow id="3201" from="_ssdm_op_SpecRegionBegin" to="rbegin24" fromId="2755" toId="896">
</dataflow>
<dataflow id="3203" from="empty_19" to="rbegin24" fromId="3202" toId="896">
</dataflow>
<dataflow id="3204" from="_ssdm_op_SpecRegionEnd" to="rend25" fromId="2759" toId="897">
</dataflow>
<dataflow id="3205" from="empty_19" to="rend25" fromId="3202" toId="897">
</dataflow>
<dataflow id="3206" from="rbegin24" to="rend25" fromId="896" toId="897">
</dataflow>
<dataflow id="3207" from="_ssdm_op_SpecRegionBegin" to="rbegin22" fromId="2755" toId="898">
</dataflow>
<dataflow id="3209" from="empty_29" to="rbegin22" fromId="3208" toId="898">
</dataflow>
<dataflow id="3210" from="_ssdm_op_SpecRegionEnd" to="rend23" fromId="2759" toId="899">
</dataflow>
<dataflow id="3211" from="empty_29" to="rend23" fromId="3208" toId="899">
</dataflow>
<dataflow id="3212" from="rbegin22" to="rend23" fromId="898" toId="899">
</dataflow>
<dataflow id="3213" from="_ssdm_op_SpecRegionBegin" to="rbegin20" fromId="2755" toId="900">
</dataflow>
<dataflow id="3215" from="empty_28" to="rbegin20" fromId="3214" toId="900">
</dataflow>
<dataflow id="3216" from="_ssdm_op_SpecRegionEnd" to="rend21" fromId="2759" toId="901">
</dataflow>
<dataflow id="3217" from="empty_28" to="rend21" fromId="3214" toId="901">
</dataflow>
<dataflow id="3218" from="rbegin20" to="rend21" fromId="900" toId="901">
</dataflow>
<dataflow id="3219" from="_ssdm_op_SpecRegionBegin" to="rbegin80" fromId="2755" toId="902">
</dataflow>
<dataflow id="3221" from="empty_27" to="rbegin80" fromId="3220" toId="902">
</dataflow>
<dataflow id="3222" from="_ssdm_op_SpecRegionEnd" to="rend193" fromId="2759" toId="903">
</dataflow>
<dataflow id="3223" from="empty_27" to="rend193" fromId="3220" toId="903">
</dataflow>
<dataflow id="3224" from="rbegin80" to="rend193" fromId="902" toId="903">
</dataflow>
<dataflow id="3225" from="_ssdm_op_SpecRegionBegin" to="rbegin81" fromId="2755" toId="904">
</dataflow>
<dataflow id="3227" from="empty_80" to="rbegin81" fromId="3226" toId="904">
</dataflow>
<dataflow id="3228" from="_ssdm_op_SpecRegionEnd" to="rend149" fromId="2759" toId="905">
</dataflow>
<dataflow id="3229" from="empty_80" to="rend149" fromId="3226" toId="905">
</dataflow>
<dataflow id="3230" from="rbegin81" to="rend149" fromId="904" toId="905">
</dataflow>
<dataflow id="3231" from="_ssdm_op_SpecRegionBegin" to="rbegin83" fromId="2755" toId="906">
</dataflow>
<dataflow id="3233" from="empty_13" to="rbegin83" fromId="3232" toId="906">
</dataflow>
<dataflow id="3234" from="_ssdm_op_SpecRegionEnd" to="rend127" fromId="2759" toId="907">
</dataflow>
<dataflow id="3235" from="empty_13" to="rend127" fromId="3232" toId="907">
</dataflow>
<dataflow id="3236" from="rbegin83" to="rend127" fromId="906" toId="907">
</dataflow>
<dataflow id="3237" from="_ssdm_op_SpecRegionBegin" to="rbegin84" fromId="2755" toId="908">
</dataflow>
<dataflow id="3239" from="empty_23" to="rbegin84" fromId="3238" toId="908">
</dataflow>
<dataflow id="3240" from="_ssdm_op_SpecRegionEnd" to="rend105" fromId="2759" toId="909">
</dataflow>
<dataflow id="3241" from="empty_23" to="rend105" fromId="3238" toId="909">
</dataflow>
<dataflow id="3242" from="rbegin84" to="rend105" fromId="908" toId="909">
</dataflow>
<dataflow id="3243" from="_ssdm_op_SpecRegionBegin" to="rbegin82" fromId="2755" toId="910">
</dataflow>
<dataflow id="3245" from="empty_22" to="rbegin82" fromId="3244" toId="910">
</dataflow>
<dataflow id="3246" from="_ssdm_op_SpecRegionEnd" to="rend83" fromId="2759" toId="911">
</dataflow>
<dataflow id="3247" from="empty_22" to="rend83" fromId="3244" toId="911">
</dataflow>
<dataflow id="3248" from="rbegin82" to="rend83" fromId="910" toId="911">
</dataflow>
<dataflow id="3249" from="_ssdm_op_SpecRegionBegin" to="rbegin60" fromId="2755" toId="912">
</dataflow>
<dataflow id="3251" from="empty_9" to="rbegin60" fromId="3250" toId="912">
</dataflow>
<dataflow id="3252" from="_ssdm_op_SpecRegionEnd" to="rend61" fromId="2759" toId="913">
</dataflow>
<dataflow id="3253" from="empty_9" to="rend61" fromId="3250" toId="913">
</dataflow>
<dataflow id="3254" from="rbegin60" to="rend61" fromId="912" toId="913">
</dataflow>
<dataflow id="3255" from="_ssdm_op_SpecRegionBegin" to="rbegin38" fromId="2755" toId="914">
</dataflow>
<dataflow id="3257" from="empty_8" to="rbegin38" fromId="3256" toId="914">
</dataflow>
<dataflow id="3258" from="_ssdm_op_SpecRegionEnd" to="rend39" fromId="2759" toId="915">
</dataflow>
<dataflow id="3259" from="empty_8" to="rend39" fromId="3256" toId="915">
</dataflow>
<dataflow id="3260" from="rbegin38" to="rend39" fromId="914" toId="915">
</dataflow>
<dataflow id="3261" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="2755" toId="916">
</dataflow>
<dataflow id="3263" from="empty_7" to="rbegin" fromId="3262" toId="916">
</dataflow>
<dataflow id="3264" from="m194" to="zext_ln408" fromId="698" toId="917">
</dataflow>
<dataflow id="3265" from="zext_ln408" to="mul_ln408" fromId="917" toId="918">
</dataflow>
<dataflow id="3266" from="zext_ln408" to="mul_ln408" fromId="917" toId="918">
</dataflow>
<dataflow id="3267" from="mul_ln408" to="m195" fromId="918" toId="919">
</dataflow>
<dataflow id="3268" from="_ssdm_op_SpecFUCore" to="specfucore_ln190" fromId="1034" toId="920">
</dataflow>
<dataflow id="3269" from="mul_ln408" to="specfucore_ln190" fromId="918" toId="920">
</dataflow>
<dataflow id="3270" from="StgValue_1037" to="specfucore_ln190" fromId="1037" toId="920">
</dataflow>
<dataflow id="3271" from="StgValue_1039" to="specfucore_ln190" fromId="1039" toId="920">
</dataflow>
<dataflow id="3272" from="StgValue_1041" to="specfucore_ln190" fromId="1041" toId="920">
</dataflow>
<dataflow id="3273" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="2759" toId="921">
</dataflow>
<dataflow id="3274" from="empty_7" to="rend" fromId="3262" toId="921">
</dataflow>
<dataflow id="3275" from="rbegin" to="rend" fromId="916" toId="921">
</dataflow>
<dataflow id="3276" from="m195" to="sext_ln427" fromId="919" toId="922">
</dataflow>
<dataflow id="3277" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln427" fromId="1084" toId="923">
</dataflow>
<dataflow id="3278" from="out_data_17" to="write_ln427" fromId="1026" toId="923">
</dataflow>
<dataflow id="3279" from="sext_ln427" to="write_ln427" fromId="922" toId="923">
</dataflow>
</dataflows>


</stg>
