/*  This file is part of JTCORES.
    JTCORES program is free software: you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version. */

module jtmzone_main(
    input             rst,
    input             clk,
    input             cpu_clk_cen,

    output     [15:0] rom_addr,
    output reg        rom_cs,
    input      [ 7:0] rom_data,
    input             rom_ok,

    output            cpu_rnw,

    output reg        vram0_cs,
    output reg        vram1_cs,
    output reg        cram0_cs,
    output reg        cram1_cs,

    output     [10:0] shared_addr,
    output     [ 7:0] shared_dout,
    output            shared_we,
    input      [ 7:0] shared_din,

    output     [ 9:0] vram_addr,
    output     [ 7:0] vram_din,
    input      [ 7:0] vram0_dout,
    input      [ 7:0] vram1_dout,
    input      [ 7:0] cram0_dout,
    input      [ 7:0] cram1_dout,

    output     [ 9:0] objram_addr,
    output     [ 7:0] objram_din,
    output reg        objram_cs,
    input      [ 7:0] objram_dout,

    output reg [ 7:0] scrolly,
    output reg [ 7:0] scrollx,
    output reg        flip,
    output reg        intsnd,

    input             LVBL,
    input             dip_pause,
    input             intmain_n
);

reg  [ 7:0] cpu_din;
reg         coin2;
reg         coin1;
reg         intst;
reg         main_latch_cs, scrolly_cs, scrollx_cs;
wire [15:0] A;
wire        RnW, VMA;
wire        cpu_cen;
wire [ 7:0] cpu_dout;
reg         shared_cs;
wire        irq_n;
wire        firq_n;
wire        BS;
wire        irq_trigger = ~LVBL & dip_pause;
wire        scroll_cs     = scrolly_cs | scrollx_cs;

assign rom_addr = A;
assign cpu_rnw  = RnW;
assign shared_addr = A[10:0];
assign shared_dout = cpu_dout;
assign shared_we   = shared_cs && !RnW;
assign vram_addr = A[9:0];
assign vram_din  = cpu_dout;
assign objram_addr = A[9:0];
assign objram_din  = cpu_dout;

// B_C12A on the schematic: ~IRQ is clocked by BLANK and released by INTST.
jtframe_ff u_nirq(
    .rst      ( rst         ),
    .clk      ( clk         ),
    .cen      ( 1'b1        ),
    .din      ( 1'b0        ),
    .q        ( irq_n       ),
    .qn       (             ),
    .set      ( ~intst      ),
    .clr      ( 1'b0        ),
    .sigedge  ( irq_trigger )
);


// B_C1B on the schematic: D is grounded, Q drives ~FIRQ and the active-low
// preset is driven by ~MBS. BS is the corresponding active-high event.
jtframe_ff u_nfirq(
    .rst      ( rst         ),
    .clk      ( clk         ),
    .cen      ( 1'b1        ),
    .din      ( 1'b0        ),
    .q        ( firq_n      ),
    .qn       (             ),
    .set      ( BS          ),
    .clr      ( 1'b0        ),
    .sigedge  ( intmain_n   )
);

always @(*) begin
    rom_cs        = VMA && RnW && A[15:14] != 0; // ROM = 4000-FFFF
    main_latch_cs = 0;
    scrolly_cs    = 0;
    scrollx_cs    = 0;
    vram0_cs      = 0;
    vram1_cs      = 0;
    cram0_cs      = 0;
    cram1_cs      = 0;
    objram_cs     = 0;
    shared_cs     = 0;

    // B_B7 decodes A15..A11 into 2 KB blocks. B_A13 is the
    // addressable latch at 0000-0007 inside the first block.
    if( VMA ) begin
        case( A[15:11] )
            5'h00: if( A[10:3] == 0 ) main_latch_cs = 1;
            5'h02: scrolly_cs = 1;
            5'h03: scrollx_cs = 1;
            5'h04: if( !A[10] ) vram0_cs = 1;
                    else         vram1_cs = 1;
            5'h05: if( !A[10] ) cram0_cs = 1;
                    else         cram1_cs = 1;
            5'h06: objram_cs = 1;
            5'h07: shared_cs = 1;
            default:;
        endcase
    end
end

always @(posedge clk) begin
    cpu_din <= rom_cs    ? rom_data   :
               vram0_cs  ? vram0_dout :
               vram1_cs  ? vram1_dout :
               cram0_cs  ? cram0_dout :
               cram1_cs  ? cram1_dout :
               objram_cs ? objram_dout :
               shared_cs ? shared_din : 8'hff;
end

always @(posedge clk) begin
    if( rst ) begin
        scrolly       <= 0;
        scrollx       <= 0;
        coin2         <= 1'b0;
        coin1         <= 1'b0;
        flip          <= 1'b0;
        intsnd        <= 1'b0;
        intst         <= 1'b0;
    end else if( cpu_cen ) begin
        if( scroll_cs && !RnW ) begin
            if( scrolly_cs ) scrolly <= cpu_dout;
            if( scrollx_cs ) scrollx <= cpu_dout;
        end
        if( main_latch_cs && !RnW ) begin
            // B_A13 is a 74LS259 addressable latch. Only the schematic nets
            // currently used by the core are modeled here.
            case( A[2:0] )
                3'd0: coin2  <= cpu_dout[0];
                3'd1: coin1  <= cpu_dout[0];
                3'd3: intsnd <= cpu_dout[0];
                // Schematic: /MLATCH selects this 74LS259; A[2:0]=5 selects
                // FLIP and MD0 is the value latched (high means flipped).
                3'd5: flip   <= cpu_dout[0];
                3'd7: intst  <= cpu_dout[0];
                default: ;
            endcase
        end
    end
end

jtframe_sys6809 #(
    .RAM_AW     ( 0 ),
    .KONAMI     ( 1 ),
    .RECOVERY   ( 1 ),
    .CENDIV     ( 1 )
) u_cpu(
    .rstn       ( ~rst      ),
    .clk        ( clk       ),
    .cen        ( cpu_clk_cen ),
    .cpu_cen    ( cpu_cen   ),

    .nIRQ       ( irq_n     ),
    .nFIRQ      ( firq_n    ),
    .nNMI       ( 1'b1      ),
    .irq_ack    (           ),
    .BA         (           ),
    .BS         ( BS        ),
    .bus_busy   ( 1'b0      ),

    .A          ( A         ),
    .RnW        ( RnW       ),
    .VMA        ( VMA       ),
    .ram_cs     ( 1'b0      ),
    .rom_cs     ( rom_cs    ),
    .rom_ok     ( rom_ok    ),
    .ram_dout   (           ),
    .cpu_dout   ( cpu_dout  ),
    .cpu_din    ( cpu_din   )
);

endmodule
