TRACE::2022-06-04.08:55:39::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:39::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:39::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:40::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:40::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-04.08:55:41::SCWPlatform::Opened new HwDB with name nexysA7fpga_0
TRACE::2022-06-04.08:55:41::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-06-04.08:55:41::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"SolarMotorPlatform",
	"systems":	[{
			"systemName":	"SolarMotorPlatform",
			"systemDesc":	"SolarMotorPlatform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"SolarMotorPlatform"
		}]
}
TRACE::2022-06-04.08:55:41::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-06-04.08:55:41::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2022-06-04.08:55:41::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"SolarMotorPlatform",
	"systems":	[{
			"systemName":	"SolarMotorPlatform",
			"systemDesc":	"SolarMotorPlatform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"SolarMotorPlatform"
		}]
}
TRACE::2022-06-04.08:55:41::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:41::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:41::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:41::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:41::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:41::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:41::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:41::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-04.08:55:41::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:41::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:41::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:41::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:41::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:41::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:41::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:41::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:41::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:41::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:41::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:41::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:41::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:41::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:41::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:41::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:41::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:41::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:41::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:41::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:41::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:41::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-04.08:55:41::SCWMssOS::No sw design opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:41::SCWMssOS::mss does not exists at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:41::SCWMssOS::Creating sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:41::SCWMssOS::Adding the swdes entry, created swdb D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss with des name D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:41::SCWMssOS::updating the scw layer changes to swdes at   D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:41::SCWMssOS::Writing mss at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:41::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.08:55:41::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-06-04.08:55:41::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-06-04.08:55:41::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.08:55:41::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-06-04.08:55:42::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.08:55:42::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-06-04.08:55:42::SCWMssOS::Could not open the swdb for D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2022-06-04.08:55:42::SCWMssOS::Could not open the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2022-06-04.08:55:42::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-04.08:55:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-04.08:55:42::SCWMssOS::Writing the mss file completed D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"SolarMotorPlatform",
	"systems":	[{
			"systemName":	"SolarMotorPlatform",
			"systemDesc":	"SolarMotorPlatform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"SolarMotorPlatform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-04.08:55:42::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-04.08:55:42::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.08:55:42::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-04.08:55:42::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-04.08:55:42::SCWSystem::Not a boot domain 
LOG::2022-06-04.08:55:42::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-04.08:55:42::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.08:55:42::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.08:55:42::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.08:55:42::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-04.08:55:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-04.08:55:42::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-04.08:55:42::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-04.08:55:42::SCWMssOS::Copying to export directory.
TRACE::2022-06-04.08:55:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-04.08:55:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-04.08:55:42::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-04.08:55:42::SCWSystem::Completed Processing the sysconfig SolarMotorPlatform
LOG::2022-06-04.08:55:42::SCWPlatform::Completed generating the artifacts for system configuration SolarMotorPlatform
TRACE::2022-06-04.08:55:42::SCWPlatform::Started preparing the platform 
TRACE::2022-06-04.08:55:42::SCWSystem::Writing the bif file for system config SolarMotorPlatform
TRACE::2022-06-04.08:55:42::SCWSystem::dir created 
TRACE::2022-06-04.08:55:42::SCWSystem::Writing the bif 
TRACE::2022-06-04.08:55:42::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-04.08:55:42::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-04.08:55:42::SCWPlatform::Completed generating the platform
TRACE::2022-06-04.08:55:42::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.08:55:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.08:55:42::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"SolarMotorPlatform",
	"systems":	[{
			"systemName":	"SolarMotorPlatform",
			"systemDesc":	"SolarMotorPlatform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"SolarMotorPlatform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-04.08:55:42::SCWPlatform::updated the xpfm file.
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.08:55:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.08:55:42::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"SolarMotorPlatform",
	"systems":	[{
			"systemName":	"SolarMotorPlatform",
			"systemDesc":	"SolarMotorPlatform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"SolarMotorPlatform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.08:55:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.08:55:42::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"SolarMotorPlatform",
	"systems":	[{
			"systemName":	"SolarMotorPlatform",
			"systemDesc":	"SolarMotorPlatform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"SolarMotorPlatform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-04.08:55:42::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.08:55:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.08:55:42::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"SolarMotorPlatform",
	"systems":	[{
			"systemName":	"SolarMotorPlatform",
			"systemDesc":	"SolarMotorPlatform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"SolarMotorPlatform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-04.08:55:42::SCWPlatform::Clearing the existing platform
TRACE::2022-06-04.08:55:42::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-04.08:55:42::SCWMssOS::Removing the swdes entry for  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWSystem::Clearing the domains completed.
TRACE::2022-06-04.08:55:42::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform location is D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Removing the HwDB with name D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened new HwDB with name nexysA7fpga_1
TRACE::2022-06-04.08:55:42::SCWReader::Active system found as  SolarMotorPlatform
TRACE::2022-06-04.08:55:42::SCWReader::Handling sysconfig SolarMotorPlatform
TRACE::2022-06-04.08:55:42::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-04.08:55:42::SCWMssOS::No sw design opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::mss exists loading the mss file  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::Opened the sw design from mss  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::Adding the swdes entry D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-04.08:55:42::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-04.08:55:42::SCWMssOS::Opened the sw design.  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.08:55:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.08:55:42::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.08:55:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-04.08:55:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:42::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-04.08:55:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-04.08:55:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:42::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:42::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:42::SCWReader::No isolation master present  
LOG::2022-06-04.08:55:54::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-04.08:55:54::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.08:55:54::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-04.08:55:54::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-04.08:55:54::SCWSystem::Not a boot domain 
LOG::2022-06-04.08:55:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-04.08:55:54::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.08:55:54::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.08:55:54::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.08:55:54::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:54::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:54::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:54::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:55:54::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:55:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:55:54::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-04.08:55:54::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-04.08:55:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:55:54::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:54::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:55:54::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:54::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.08:55:54::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:55:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-04.08:55:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-04.08:55:54::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-06-04.08:55:54::SCWMssOS::doing bsp build ... 
TRACE::2022-06-04.08:55:54::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-06-04.08:55:54::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-04.08:55:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-04.08:55:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.08:55:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.08:55:54::SCWMssOS::-Wextra"

TRACE::2022-06-04.08:55:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-04.08:55:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.08:55:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.08:55:54::SCWMssOS::-Wextra"

TRACE::2022-06-04.08:55:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-04.08:55:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.08:55:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.08:55:54::SCWMssOS::-Wextra"

TRACE::2022-06-04.08:55:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-04.08:55:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.08:55:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.08:55:54::SCWMssOS:: -Wextra"

TRACE::2022-06-04.08:55:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.08:55:54::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.08:55:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.08:55:54::SCWMssOS::all -Wextra"

TRACE::2022-06-04.08:55:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.08:55:54::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.08:55:54::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.08:55:54::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.08:55:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.08:55:54::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.08:55:54::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.08:55:54::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.08:55:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.08:55:54::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.08:55:54::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-04.08:55:54::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-04.08:55:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.08:55:54::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-04.08:55:54::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-04.08:55:54::SCWMssOS::Wextra"

TRACE::2022-06-04.08:55:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-04.08:55:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.08:55:54::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.08:55:54::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.08:55:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-04.08:55:55::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.08:55:55::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.08:55:55::SCWMssOS::l -Wextra"

TRACE::2022-06-04.08:55:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-04.08:55:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.08:55:55::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.08:55:55::SCWMssOS::l -Wextra"

TRACE::2022-06-04.08:55:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-04.08:55:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.08:55:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.08:55:55::SCWMssOS::all -Wextra"

TRACE::2022-06-04.08:55:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-04.08:55:55::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.08:55:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.08:55:55::SCWMssOS:: -Wextra"

TRACE::2022-06-04.08:55:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.08:55:55::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.08:55:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.08:55:55::SCWMssOS:: -Wextra"

TRACE::2022-06-04.08:55:55::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-04.08:55:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.08:55:55::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.08:55:55::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.08:55:55::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.08:55:55::SCWMssOS::"Compiling PmodENC544"

TRACE::2022-06-04.08:55:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.08:55:56::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.08:55:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.08:55:56::SCWMssOS::-Wextra"

TRACE::2022-06-04.08:55:56::SCWMssOS::"Compiling PmodENC..."

TRACE::2022-06-04.08:55:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.08:55:56::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.08:55:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.08:55:56::SCWMssOS::all -Wextra"

TRACE::2022-06-04.08:55:56::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-04.08:55:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.08:55:56::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-06-04.08:55:56::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-06-04.08:55:56::SCWMssOS::tra"

TRACE::2022-06-04.08:55:56::SCWMssOS::"Compiling PWM..."

ERROR::2022-06-04.08:55:57::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2022-06-04.08:55:57::SCWSystem::Error in Processing the domain standalone_domain
LOG::2022-06-04.08:56:15::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-04.08:56:15::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.08:56:15::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-04.08:56:15::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-04.08:56:15::SCWSystem::Not a boot domain 
LOG::2022-06-04.08:56:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-04.08:56:15::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.08:56:15::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.08:56:15::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.08:56:15::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:56:15::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:56:15::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:56:15::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.08:56:15::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.08:56:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.08:56:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-04.08:56:15::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-04.08:56:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.08:56:15::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:56:15::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.08:56:15::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:56:15::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.08:56:15::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.08:56:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-04.08:56:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-04.08:56:15::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-06-04.08:56:15::SCWMssOS::doing bsp build ... 
TRACE::2022-06-04.08:56:15::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-06-04.08:56:15::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-04.08:56:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-04.08:56:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.08:56:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.08:56:15::SCWMssOS::-Wextra"

TRACE::2022-06-04.08:56:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-04.08:56:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.08:56:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.08:56:15::SCWMssOS::-Wextra"

TRACE::2022-06-04.08:56:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-04.08:56:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.08:56:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.08:56:15::SCWMssOS::-Wextra"

TRACE::2022-06-04.08:56:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-04.08:56:15::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.08:56:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.08:56:15::SCWMssOS:: -Wextra"

TRACE::2022-06-04.08:56:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.08:56:15::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.08:56:15::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.08:56:15::SCWMssOS::all -Wextra"

TRACE::2022-06-04.08:56:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.08:56:15::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.08:56:15::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.08:56:15::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.08:56:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.08:56:15::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.08:56:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.08:56:15::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.08:56:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.08:56:15::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.08:56:15::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-04.08:56:15::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-04.08:56:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.08:56:15::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-04.08:56:15::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-04.08:56:15::SCWMssOS::Wextra"

TRACE::2022-06-04.08:56:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-04.08:56:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.08:56:15::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.08:56:15::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.08:56:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-04.08:56:15::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.08:56:15::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.08:56:15::SCWMssOS::l -Wextra"

TRACE::2022-06-04.08:56:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-04.08:56:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.08:56:15::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.08:56:15::SCWMssOS::l -Wextra"

TRACE::2022-06-04.08:56:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-04.08:56:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.08:56:15::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.08:56:15::SCWMssOS::all -Wextra"

TRACE::2022-06-04.08:56:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-04.08:56:15::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.08:56:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.08:56:15::SCWMssOS:: -Wextra"

TRACE::2022-06-04.08:56:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.08:56:15::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.08:56:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.08:56:15::SCWMssOS:: -Wextra"

TRACE::2022-06-04.08:56:16::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-04.08:56:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.08:56:16::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.08:56:16::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.08:56:16::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.08:56:16::SCWMssOS::"Compiling PmodENC544"

TRACE::2022-06-04.08:56:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.08:56:16::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.08:56:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.08:56:16::SCWMssOS::-Wextra"

TRACE::2022-06-04.08:56:16::SCWMssOS::"Compiling PmodENC..."

TRACE::2022-06-04.08:56:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.08:56:16::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.08:56:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.08:56:16::SCWMssOS::all -Wextra"

TRACE::2022-06-04.08:56:16::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-04.08:56:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.08:56:17::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-06-04.08:56:17::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-06-04.08:56:17::SCWMssOS::tra"

TRACE::2022-06-04.08:56:17::SCWMssOS::"Compiling PWM..."

ERROR::2022-06-04.08:56:17::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2022-06-04.08:56:17::SCWSystem::Error in Processing the domain standalone_domain
TRACE::2022-06-04.09:11:17::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:17::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:17::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.09:11:19::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.09:11:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-04.09:11:19::SCWPlatform::Opened new HwDB with name nexysA7fpga
TRACE::2022-06-04.09:11:19::SCWReader::Active system found as  SolarMotorPlatform
TRACE::2022-06-04.09:11:19::SCWReader::Handling sysconfig SolarMotorPlatform
TRACE::2022-06-04.09:11:19::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-04.09:11:19::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.09:11:19::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.09:11:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.09:11:19::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.09:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.09:11:19::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.09:11:19::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.09:11:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.09:11:19::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.09:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.09:11:19::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.09:11:19::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.09:11:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.09:11:19::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.09:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.09:11:19::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.09:11:19::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.09:11:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.09:11:19::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.09:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.09:11:19::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:11:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-04.09:11:19::SCWMssOS::No sw design opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:11:19::SCWMssOS::mss exists loading the mss file  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:11:19::SCWMssOS::Opened the sw design from mss  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:11:19::SCWMssOS::Adding the swdes entry D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-04.09:11:19::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-04.09:11:19::SCWMssOS::Opened the sw design.  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:11:19::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:11:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.09:11:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.09:11:19::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.09:11:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-04.09:11:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-04.09:11:19::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.09:11:19::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.09:11:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.09:11:19::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.09:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.09:11:19::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:11:19::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.09:11:19::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:11:19::SCWReader::No isolation master present  
LOG::2022-06-04.09:11:24::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-04.09:11:24::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.09:11:24::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-04.09:11:24::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-04.09:11:24::SCWSystem::Not a boot domain 
LOG::2022-06-04.09:11:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-04.09:11:24::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.09:11:24::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.09:11:24::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.09:11:24::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:24::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:24::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:24::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.09:11:24::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.09:11:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.09:11:24::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.09:11:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.09:11:24::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:11:24::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.09:11:24::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:11:24::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.09:11:24::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:11:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-04.09:11:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-04.09:11:24::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-06-04.09:11:24::SCWMssOS::doing bsp build ... 
TRACE::2022-06-04.09:11:24::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-06-04.09:11:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-04.09:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-04.09:11:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.09:11:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.09:11:24::SCWMssOS::-Wextra"

TRACE::2022-06-04.09:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-04.09:11:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.09:11:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.09:11:24::SCWMssOS::-Wextra"

TRACE::2022-06-04.09:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-04.09:11:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.09:11:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.09:11:24::SCWMssOS::-Wextra"

TRACE::2022-06-04.09:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-04.09:11:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.09:11:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.09:11:24::SCWMssOS:: -Wextra"

TRACE::2022-06-04.09:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.09:11:24::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.09:11:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.09:11:24::SCWMssOS::all -Wextra"

TRACE::2022-06-04.09:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.09:11:24::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.09:11:24::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.09:11:24::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.09:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.09:11:24::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.09:11:24::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.09:11:24::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.09:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.09:11:24::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.09:11:24::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-04.09:11:24::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-04.09:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.09:11:24::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-04.09:11:24::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-04.09:11:24::SCWMssOS::Wextra"

TRACE::2022-06-04.09:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-04.09:11:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.09:11:24::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.09:11:24::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.09:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-04.09:11:24::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.09:11:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.09:11:24::SCWMssOS::l -Wextra"

TRACE::2022-06-04.09:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-04.09:11:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.09:11:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.09:11:24::SCWMssOS::l -Wextra"

TRACE::2022-06-04.09:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-04.09:11:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.09:11:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.09:11:24::SCWMssOS::all -Wextra"

TRACE::2022-06-04.09:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-04.09:11:24::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.09:11:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.09:11:24::SCWMssOS:: -Wextra"

TRACE::2022-06-04.09:11:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.09:11:24::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.09:11:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.09:11:24::SCWMssOS:: -Wextra"

TRACE::2022-06-04.09:11:24::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-04.09:11:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.09:11:25::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.09:11:25::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.09:11:25::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.09:11:25::SCWMssOS::"Compiling PmodENC544"

TRACE::2022-06-04.09:11:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.09:11:25::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.09:11:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.09:11:25::SCWMssOS::-Wextra"

TRACE::2022-06-04.09:11:25::SCWMssOS::"Compiling PmodENC..."

TRACE::2022-06-04.09:11:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.09:11:25::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.09:11:25::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.09:11:25::SCWMssOS::all -Wextra"

TRACE::2022-06-04.09:11:25::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-04.09:11:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.09:11:26::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-06-04.09:11:26::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-06-04.09:11:26::SCWMssOS::tra"

TRACE::2022-06-04.09:11:26::SCWMssOS::"Compiling PWM..."

ERROR::2022-06-04.09:11:26::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2022-06-04.09:11:26::SCWSystem::Error in Processing the domain standalone_domain
TRACE::2022-06-04.09:11:45::SCWMssOS::cleaning the bsp 
TRACE::2022-06-04.09:11:45::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2022-06-04.09:11:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-04.09:11:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-04.09:11:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-04.09:11:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-04.09:11:45::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-04.09:11:45::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s clean 

TRACE::2022-06-04.09:11:45::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s clean 

TRACE::2022-06-04.09:11:45::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-04.09:11:45::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s clean 

TRACE::2022-06-04.09:11:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-04.09:11:45::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s clean 

TRACE::2022-06-04.09:11:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-04.09:11:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-04.09:11:46::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-04.09:11:46::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-04.09:11:58::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-04.09:11:58::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.09:11:58::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-04.09:11:58::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-04.09:11:58::SCWSystem::Not a boot domain 
LOG::2022-06-04.09:11:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-04.09:11:58::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.09:11:58::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.09:11:58::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.09:11:58::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:58::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:58::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:58::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.09:11:58::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:11:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.09:11:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.09:11:58::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.09:11:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.09:11:58::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:11:58::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.09:11:58::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:11:58::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.09:11:58::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:11:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-04.09:11:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-04.09:11:58::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-06-04.09:11:58::SCWMssOS::doing bsp build ... 
TRACE::2022-06-04.09:11:58::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-06-04.09:11:58::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-04.09:11:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-04.09:11:58::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.09:11:58::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.09:11:58::SCWMssOS::-Wextra"

TRACE::2022-06-04.09:11:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-04.09:11:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.09:11:58::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.09:11:58::SCWMssOS::-Wextra"

TRACE::2022-06-04.09:11:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-04.09:11:58::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.09:11:58::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.09:11:58::SCWMssOS::-Wextra"

TRACE::2022-06-04.09:11:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-04.09:11:58::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.09:11:58::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.09:11:58::SCWMssOS:: -Wextra"

TRACE::2022-06-04.09:11:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.09:11:58::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.09:11:58::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.09:11:58::SCWMssOS::all -Wextra"

TRACE::2022-06-04.09:11:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.09:11:58::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.09:11:58::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.09:11:58::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.09:11:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.09:11:58::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.09:11:58::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.09:11:58::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.09:11:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.09:11:58::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.09:11:58::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-04.09:11:58::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-04.09:11:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.09:11:58::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-04.09:11:58::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-04.09:11:58::SCWMssOS::Wextra"

TRACE::2022-06-04.09:11:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-04.09:11:58::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.09:11:58::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.09:11:58::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.09:11:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-04.09:11:58::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.09:11:58::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.09:11:58::SCWMssOS::l -Wextra"

TRACE::2022-06-04.09:11:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-04.09:11:58::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.09:11:58::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.09:11:58::SCWMssOS::l -Wextra"

TRACE::2022-06-04.09:11:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-04.09:11:58::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.09:11:58::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.09:11:58::SCWMssOS::all -Wextra"

TRACE::2022-06-04.09:11:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-04.09:11:58::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.09:11:58::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.09:11:58::SCWMssOS:: -Wextra"

TRACE::2022-06-04.09:11:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.09:11:58::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.09:11:58::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.09:11:58::SCWMssOS:: -Wextra"

TRACE::2022-06-04.09:11:58::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-04.09:11:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.09:11:59::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.09:11:59::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.09:11:59::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.09:11:59::SCWMssOS::"Compiling PmodENC544"

TRACE::2022-06-04.09:11:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.09:11:59::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.09:11:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.09:11:59::SCWMssOS::-Wextra"

TRACE::2022-06-04.09:11:59::SCWMssOS::"Compiling PmodENC..."

TRACE::2022-06-04.09:11:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.09:11:59::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.09:11:59::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.09:11:59::SCWMssOS::all -Wextra"

TRACE::2022-06-04.09:11:59::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-04.09:12:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.09:12:00::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-06-04.09:12:00::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-06-04.09:12:00::SCWMssOS::tra"

TRACE::2022-06-04.09:12:00::SCWMssOS::"Compiling PWM..."

ERROR::2022-06-04.09:12:00::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2022-06-04.09:12:00::SCWSystem::Error in Processing the domain standalone_domain
TRACE::2022-06-04.09:12:34::SCWMssOS::cleaning the bsp 
TRACE::2022-06-04.09:12:34::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2022-06-04.09:12:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-04.09:12:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-04.09:12:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-04.09:12:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-04.09:12:34::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-04.09:12:34::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s clean 

TRACE::2022-06-04.09:12:34::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s clean 

TRACE::2022-06-04.09:12:34::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-04.09:12:34::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s clean 

TRACE::2022-06-04.09:12:34::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-04.09:12:34::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s clean 

TRACE::2022-06-04.09:12:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-04.09:12:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-04.09:12:34::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-04.09:12:35::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-04.09:14:27::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-04.09:14:27::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.09:14:27::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-04.09:14:27::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-04.09:14:27::SCWSystem::Not a boot domain 
LOG::2022-06-04.09:14:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-04.09:14:27::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.09:14:27::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.09:14:27::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.09:14:27::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:14:27::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:14:27::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:14:27::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.09:14:27::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:14:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.09:14:27::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.09:14:27::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.09:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.09:14:27::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:14:27::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.09:14:27::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:14:27::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.09:14:27::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:14:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-04.09:14:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-04.09:14:27::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-06-04.09:14:27::SCWMssOS::doing bsp build ... 
TRACE::2022-06-04.09:14:27::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-06-04.09:14:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-04.09:14:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-04.09:14:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.09:14:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.09:14:27::SCWMssOS::-Wextra"

TRACE::2022-06-04.09:14:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-04.09:14:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.09:14:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.09:14:27::SCWMssOS::-Wextra"

TRACE::2022-06-04.09:14:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-04.09:14:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.09:14:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.09:14:27::SCWMssOS::-Wextra"

TRACE::2022-06-04.09:14:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-04.09:14:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.09:14:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.09:14:27::SCWMssOS:: -Wextra"

TRACE::2022-06-04.09:14:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.09:14:27::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.09:14:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.09:14:27::SCWMssOS::all -Wextra"

TRACE::2022-06-04.09:14:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.09:14:27::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.09:14:27::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.09:14:27::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.09:14:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.09:14:27::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.09:14:27::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.09:14:27::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.09:14:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.09:14:27::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.09:14:27::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-04.09:14:27::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-04.09:14:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.09:14:27::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-04.09:14:27::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-04.09:14:27::SCWMssOS::Wextra"

TRACE::2022-06-04.09:14:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-04.09:14:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.09:14:27::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.09:14:27::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.09:14:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-04.09:14:27::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.09:14:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.09:14:27::SCWMssOS::l -Wextra"

TRACE::2022-06-04.09:14:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-04.09:14:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.09:14:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.09:14:27::SCWMssOS::l -Wextra"

TRACE::2022-06-04.09:14:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-04.09:14:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.09:14:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.09:14:27::SCWMssOS::all -Wextra"

TRACE::2022-06-04.09:14:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-04.09:14:27::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.09:14:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.09:14:27::SCWMssOS:: -Wextra"

TRACE::2022-06-04.09:14:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.09:14:27::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.09:14:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.09:14:27::SCWMssOS:: -Wextra"

TRACE::2022-06-04.09:14:27::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-04.09:14:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.09:14:28::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.09:14:28::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.09:14:28::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.09:14:28::SCWMssOS::"Compiling PmodENC544"

TRACE::2022-06-04.09:14:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.09:14:28::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.09:14:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.09:14:28::SCWMssOS::-Wextra"

TRACE::2022-06-04.09:14:28::SCWMssOS::"Compiling PmodENC..."

TRACE::2022-06-04.09:14:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.09:14:28::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.09:14:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.09:14:28::SCWMssOS::all -Wextra"

TRACE::2022-06-04.09:14:28::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-04.09:14:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.09:14:29::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-06-04.09:14:29::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-06-04.09:14:29::SCWMssOS::tra"

TRACE::2022-06-04.09:14:29::SCWMssOS::"Compiling PWM..."

ERROR::2022-06-04.09:14:29::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2022-06-04.09:14:29::SCWSystem::Error in Processing the domain standalone_domain
TRACE::2022-06-04.09:20:34::SCWMssOS::cleaning the bsp 
TRACE::2022-06-04.09:20:34::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2022-06-04.09:20:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-04.09:20:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-04.09:20:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-04.09:20:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-04.09:20:34::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-04.09:20:34::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s clean 

TRACE::2022-06-04.09:20:34::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s clean 

TRACE::2022-06-04.09:20:34::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-04.09:20:34::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s clean 

TRACE::2022-06-04.09:20:34::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-04.09:20:35::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s clean 

TRACE::2022-06-04.09:20:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-04.09:20:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-04.09:20:35::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-04.09:20:35::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-04.09:21:35::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-04.09:21:35::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.09:21:35::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-04.09:21:35::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-04.09:21:35::SCWSystem::Not a boot domain 
LOG::2022-06-04.09:21:35::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-04.09:21:35::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.09:21:35::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.09:21:35::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.09:21:35::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:21:35::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:21:35::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:21:35::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.09:21:35::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.09:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.09:21:35::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.09:21:35::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.09:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.09:21:35::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:21:35::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.09:21:35::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:21:35::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.09:21:35::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.09:21:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-04.09:21:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-04.09:21:35::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-06-04.09:21:35::SCWMssOS::doing bsp build ... 
TRACE::2022-06-04.09:21:35::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-06-04.09:21:35::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-04.09:21:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-04.09:21:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.09:21:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.09:21:35::SCWMssOS::-Wextra"

TRACE::2022-06-04.09:21:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-04.09:21:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.09:21:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.09:21:35::SCWMssOS::-Wextra"

TRACE::2022-06-04.09:21:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-04.09:21:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.09:21:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.09:21:35::SCWMssOS::-Wextra"

TRACE::2022-06-04.09:21:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-04.09:21:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.09:21:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.09:21:35::SCWMssOS:: -Wextra"

TRACE::2022-06-04.09:21:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.09:21:35::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.09:21:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.09:21:35::SCWMssOS::all -Wextra"

TRACE::2022-06-04.09:21:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.09:21:35::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.09:21:35::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.09:21:35::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.09:21:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.09:21:35::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.09:21:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.09:21:35::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.09:21:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.09:21:35::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.09:21:35::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-04.09:21:35::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-04.09:21:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.09:21:35::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-04.09:21:35::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-04.09:21:35::SCWMssOS::Wextra"

TRACE::2022-06-04.09:21:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-04.09:21:35::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.09:21:35::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.09:21:35::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.09:21:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-04.09:21:35::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.09:21:35::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.09:21:35::SCWMssOS::l -Wextra"

TRACE::2022-06-04.09:21:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-04.09:21:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.09:21:35::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.09:21:35::SCWMssOS::l -Wextra"

TRACE::2022-06-04.09:21:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-04.09:21:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.09:21:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.09:21:35::SCWMssOS::all -Wextra"

TRACE::2022-06-04.09:21:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-04.09:21:35::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.09:21:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.09:21:35::SCWMssOS:: -Wextra"

TRACE::2022-06-04.09:21:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.09:21:35::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.09:21:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.09:21:35::SCWMssOS:: -Wextra"

TRACE::2022-06-04.09:21:35::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-04.09:21:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.09:21:35::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.09:21:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.09:21:35::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.09:21:35::SCWMssOS::"Compiling PmodENC544"

TRACE::2022-06-04.09:21:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.09:21:36::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.09:21:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.09:21:36::SCWMssOS::-Wextra"

TRACE::2022-06-04.09:21:36::SCWMssOS::"Compiling PmodENC..."

TRACE::2022-06-04.09:21:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.09:21:36::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.09:21:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.09:21:36::SCWMssOS::all -Wextra"

TRACE::2022-06-04.09:21:36::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-04.09:21:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.09:21:36::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-06-04.09:21:36::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-06-04.09:21:36::SCWMssOS::tra"

TRACE::2022-06-04.09:21:36::SCWMssOS::"Compiling PWM..."

ERROR::2022-06-04.09:21:36::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2022-06-04.09:21:36::SCWSystem::Error in Processing the domain standalone_domain
TRACE::2022-06-04.09:22:06::SCWMssOS::cleaning the bsp 
TRACE::2022-06-04.09:22:06::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2022-06-04.09:22:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-04.09:22:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-04.09:22:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-04.09:22:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-04.09:22:06::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-04.09:22:06::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s clean 

TRACE::2022-06-04.09:22:06::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s clean 

TRACE::2022-06-04.09:22:06::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-04.09:22:06::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s clean 

TRACE::2022-06-04.09:22:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-04.09:22:06::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s clean 

TRACE::2022-06-04.09:22:06::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-04.09:22:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-04.09:22:07::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-04.09:22:07::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-04.10:18:53::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-04.10:18:53::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.10:18:53::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-04.10:18:53::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-04.10:18:53::SCWSystem::Not a boot domain 
LOG::2022-06-04.10:18:53::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-04.10:18:53::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.10:18:53::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.10:18:53::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.10:18:53::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:18:53::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:18:53::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:18:53::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.10:18:53::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:18:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.10:18:53::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.10:18:53::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.10:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.10:18:53::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.10:18:53::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.10:18:53::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.10:18:53::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.10:18:53::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.10:18:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-04.10:18:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-04.10:18:53::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-06-04.10:18:53::SCWMssOS::doing bsp build ... 
TRACE::2022-06-04.10:18:53::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-06-04.10:18:53::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-04.10:18:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-04.10:18:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:18:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:18:53::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:18:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-04.10:18:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:18:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:18:53::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:18:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-04.10:18:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:18:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:18:53::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:18:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-04.10:18:53::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.10:18:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.10:18:53::SCWMssOS:: -Wextra"

TRACE::2022-06-04.10:18:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.10:18:53::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.10:18:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.10:18:53::SCWMssOS::all -Wextra"

TRACE::2022-06-04.10:18:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.10:18:54::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.10:18:54::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.10:18:54::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.10:18:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.10:18:54::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.10:18:54::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.10:18:54::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.10:18:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.10:18:54::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.10:18:54::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-04.10:18:54::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-04.10:18:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.10:18:54::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-04.10:18:54::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-04.10:18:54::SCWMssOS::Wextra"

TRACE::2022-06-04.10:18:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-04.10:18:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.10:18:54::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.10:18:54::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.10:18:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-04.10:18:54::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.10:18:54::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.10:18:54::SCWMssOS::l -Wextra"

TRACE::2022-06-04.10:18:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-04.10:18:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.10:18:54::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.10:18:54::SCWMssOS::l -Wextra"

TRACE::2022-06-04.10:18:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-04.10:18:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.10:18:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.10:18:54::SCWMssOS::all -Wextra"

TRACE::2022-06-04.10:18:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-04.10:18:54::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.10:18:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.10:18:54::SCWMssOS:: -Wextra"

TRACE::2022-06-04.10:18:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.10:18:54::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.10:18:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.10:18:54::SCWMssOS:: -Wextra"

TRACE::2022-06-04.10:18:54::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-04.10:18:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.10:18:56::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.10:18:56::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.10:18:56::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.10:18:56::SCWMssOS::"Compiling PmodENC544"

TRACE::2022-06-04.10:18:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.10:18:56::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:18:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:18:56::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:18:56::SCWMssOS::"Compiling PmodENC..."

TRACE::2022-06-04.10:18:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.10:18:56::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.10:18:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.10:18:56::SCWMssOS::all -Wextra"

TRACE::2022-06-04.10:18:56::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-04.10:18:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.10:18:57::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-06-04.10:18:57::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-06-04.10:18:57::SCWMssOS::tra"

TRACE::2022-06-04.10:18:57::SCWMssOS::"Compiling PWM..."

ERROR::2022-06-04.10:18:57::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2022-06-04.10:18:57::SCWSystem::Error in Processing the domain standalone_domain
TRACE::2022-06-04.10:25:35::SCWMssOS::cleaning the bsp 
TRACE::2022-06-04.10:25:35::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2022-06-04.10:25:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-04.10:25:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-04.10:25:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-04.10:25:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-04.10:25:35::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-04.10:25:35::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s clean 

TRACE::2022-06-04.10:25:35::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s clean 

TRACE::2022-06-04.10:25:35::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-04.10:25:35::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s clean 

TRACE::2022-06-04.10:25:35::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-04.10:25:36::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s clean 

TRACE::2022-06-04.10:25:36::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-04.10:25:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-04.10:25:36::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-04.10:25:36::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-04.10:26:50::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-04.10:26:50::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.10:26:50::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-04.10:26:50::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-04.10:26:50::SCWSystem::Not a boot domain 
LOG::2022-06-04.10:26:50::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-04.10:26:50::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.10:26:50::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.10:26:50::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.10:26:50::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:26:50::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:26:50::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:26:50::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.10:26:50::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:26:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.10:26:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.10:26:50::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.10:26:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.10:26:50::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.10:26:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.10:26:50::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.10:26:50::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.10:26:50::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.10:26:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-04.10:26:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-04.10:26:50::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-06-04.10:26:50::SCWMssOS::doing bsp build ... 
TRACE::2022-06-04.10:26:50::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-06-04.10:26:50::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-04.10:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-04.10:26:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:26:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:26:50::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-04.10:26:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:26:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:26:50::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-04.10:26:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:26:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:26:50::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-04.10:26:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.10:26:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.10:26:50::SCWMssOS:: -Wextra"

TRACE::2022-06-04.10:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.10:26:50::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.10:26:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.10:26:50::SCWMssOS::all -Wextra"

TRACE::2022-06-04.10:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.10:26:50::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.10:26:50::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.10:26:50::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.10:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.10:26:50::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.10:26:50::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.10:26:50::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.10:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.10:26:50::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.10:26:50::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-04.10:26:50::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-04.10:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.10:26:50::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-04.10:26:50::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-04.10:26:50::SCWMssOS::Wextra"

TRACE::2022-06-04.10:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-04.10:26:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.10:26:50::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.10:26:50::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.10:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-04.10:26:50::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.10:26:50::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.10:26:50::SCWMssOS::l -Wextra"

TRACE::2022-06-04.10:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-04.10:26:50::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.10:26:50::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.10:26:50::SCWMssOS::l -Wextra"

TRACE::2022-06-04.10:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-04.10:26:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.10:26:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.10:26:50::SCWMssOS::all -Wextra"

TRACE::2022-06-04.10:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-04.10:26:50::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.10:26:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.10:26:50::SCWMssOS:: -Wextra"

TRACE::2022-06-04.10:26:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.10:26:50::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.10:26:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.10:26:50::SCWMssOS:: -Wextra"

TRACE::2022-06-04.10:26:50::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-04.10:26:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.10:26:51::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.10:26:51::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.10:26:51::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.10:26:51::SCWMssOS::"Compiling PmodENC544"

TRACE::2022-06-04.10:26:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.10:26:51::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:26:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:26:51::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:26:51::SCWMssOS::"Compiling PmodENC..."

TRACE::2022-06-04.10:26:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.10:26:51::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.10:26:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.10:26:51::SCWMssOS::all -Wextra"

TRACE::2022-06-04.10:26:51::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-04.10:26:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.10:26:52::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-06-04.10:26:52::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-06-04.10:26:52::SCWMssOS::tra"

TRACE::2022-06-04.10:26:52::SCWMssOS::"Compiling PWM..."

ERROR::2022-06-04.10:26:52::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2022-06-04.10:26:52::SCWSystem::Error in Processing the domain standalone_domain
LOG::2022-06-04.10:40:14::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-04.10:40:14::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.10:40:14::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-04.10:40:14::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-04.10:40:14::SCWSystem::Not a boot domain 
LOG::2022-06-04.10:40:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-04.10:40:14::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.10:40:14::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.10:40:14::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.10:40:14::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:40:14::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:40:14::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:40:14::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.10:40:14::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:40:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.10:40:14::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.10:40:14::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.10:40:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.10:40:14::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.10:40:14::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.10:40:14::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.10:40:14::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.10:40:14::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.10:40:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-04.10:40:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-04.10:40:14::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-06-04.10:40:14::SCWMssOS::doing bsp build ... 
TRACE::2022-06-04.10:40:14::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-06-04.10:40:14::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-04.10:40:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-04.10:40:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:40:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:40:14::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:40:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-04.10:40:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:40:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:40:14::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:40:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-04.10:40:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:40:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:40:14::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:40:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-04.10:40:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.10:40:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.10:40:14::SCWMssOS:: -Wextra"

TRACE::2022-06-04.10:40:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.10:40:14::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.10:40:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.10:40:14::SCWMssOS::all -Wextra"

TRACE::2022-06-04.10:40:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.10:40:14::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.10:40:14::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.10:40:14::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.10:40:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.10:40:14::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.10:40:14::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.10:40:14::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.10:40:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.10:40:14::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.10:40:14::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-04.10:40:14::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-04.10:40:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.10:40:14::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-04.10:40:14::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-04.10:40:14::SCWMssOS::Wextra"

TRACE::2022-06-04.10:40:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-04.10:40:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.10:40:14::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.10:40:14::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.10:40:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-04.10:40:14::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.10:40:14::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.10:40:14::SCWMssOS::l -Wextra"

TRACE::2022-06-04.10:40:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-04.10:40:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.10:40:14::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.10:40:14::SCWMssOS::l -Wextra"

TRACE::2022-06-04.10:40:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-04.10:40:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.10:40:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.10:40:14::SCWMssOS::all -Wextra"

TRACE::2022-06-04.10:40:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-04.10:40:14::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.10:40:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.10:40:14::SCWMssOS:: -Wextra"

TRACE::2022-06-04.10:40:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.10:40:14::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.10:40:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.10:40:14::SCWMssOS:: -Wextra"

TRACE::2022-06-04.10:40:14::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-04.10:40:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.10:40:14::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.10:40:14::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.10:40:14::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.10:40:14::SCWMssOS::"Compiling PmodENC544"

TRACE::2022-06-04.10:40:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.10:40:15::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:40:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:40:15::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:40:15::SCWMssOS::"Compiling PmodENC..."

TRACE::2022-06-04.10:40:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.10:40:15::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.10:40:15::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.10:40:15::SCWMssOS::all -Wextra"

TRACE::2022-06-04.10:40:15::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-04.10:40:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.10:40:15::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-06-04.10:40:15::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-06-04.10:40:15::SCWMssOS::tra"

TRACE::2022-06-04.10:40:15::SCWMssOS::"Compiling PWM..."

ERROR::2022-06-04.10:40:15::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2022-06-04.10:40:15::SCWSystem::Error in Processing the domain standalone_domain
LOG::2022-06-04.10:52:30::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-04.10:52:30::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.10:52:30::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-04.10:52:30::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-04.10:52:30::SCWSystem::Not a boot domain 
LOG::2022-06-04.10:52:30::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-04.10:52:30::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.10:52:30::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.10:52:30::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.10:52:30::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:52:30::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:52:30::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:52:30::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.10:52:30::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:52:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.10:52:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.10:52:30::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.10:52:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.10:52:30::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.10:52:30::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.10:52:30::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.10:52:30::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.10:52:30::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.10:52:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-04.10:52:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-04.10:52:30::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-06-04.10:52:30::SCWMssOS::doing bsp build ... 
TRACE::2022-06-04.10:52:30::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-06-04.10:52:30::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-04.10:52:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-04.10:52:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:52:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:52:30::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:52:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-04.10:52:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:52:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:52:30::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:52:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-04.10:52:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:52:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:52:30::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:52:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-04.10:52:30::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.10:52:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.10:52:30::SCWMssOS:: -Wextra"

TRACE::2022-06-04.10:52:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.10:52:30::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.10:52:30::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.10:52:30::SCWMssOS::all -Wextra"

TRACE::2022-06-04.10:52:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.10:52:30::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.10:52:30::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.10:52:30::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.10:52:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.10:52:30::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.10:52:30::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.10:52:30::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.10:52:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.10:52:30::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.10:52:30::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-04.10:52:30::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-04.10:52:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.10:52:30::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-04.10:52:30::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-04.10:52:30::SCWMssOS::Wextra"

TRACE::2022-06-04.10:52:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-04.10:52:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.10:52:30::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.10:52:30::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.10:52:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-04.10:52:30::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.10:52:30::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.10:52:30::SCWMssOS::l -Wextra"

TRACE::2022-06-04.10:52:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-04.10:52:30::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.10:52:30::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.10:52:30::SCWMssOS::l -Wextra"

TRACE::2022-06-04.10:52:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-04.10:52:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.10:52:30::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.10:52:30::SCWMssOS::all -Wextra"

TRACE::2022-06-04.10:52:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-04.10:52:30::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.10:52:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.10:52:30::SCWMssOS:: -Wextra"

TRACE::2022-06-04.10:52:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.10:52:30::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.10:52:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.10:52:30::SCWMssOS:: -Wextra"

TRACE::2022-06-04.10:52:31::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-04.10:52:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.10:52:31::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.10:52:31::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.10:52:31::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.10:52:31::SCWMssOS::"Compiling PmodENC544"

TRACE::2022-06-04.10:52:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.10:52:31::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:52:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:52:31::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:52:31::SCWMssOS::"Compiling PmodENC..."

TRACE::2022-06-04.10:52:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.10:52:31::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.10:52:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.10:52:31::SCWMssOS::all -Wextra"

TRACE::2022-06-04.10:52:31::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-06-04.10:52:32::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-06-04.10:52:32::SCWMssOS::tra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Compiling PWM..."

TRACE::2022-06-04.10:52:32::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-04.10:52:32::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:52:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:52:32::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:52:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:52:32::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.10:52:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.10:52:32::SCWMssOS::-Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.10:52:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.10:52:32::SCWMssOS:: -Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.10:52:32::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.10:52:32::SCWMssOS::all -Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.10:52:32::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.10:52:32::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.10:52:32::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.10:52:32::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.10:52:32::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-04.10:52:32::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-04.10:52:32::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-04.10:52:32::SCWMssOS::Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.10:52:32::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-04.10:52:32::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.10:52:32::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.10:52:32::SCWMssOS::l -Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.10:52:32::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.10:52:32::SCWMssOS::l -Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.10:52:32::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.10:52:32::SCWMssOS::all -Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.10:52:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.10:52:32::SCWMssOS:: -Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-04.10:52:32::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-04.10:52:32::SCWMssOS::xtra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-04.10:52:32::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-04.10:52:32::SCWMssOS::xtra"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-04.10:52:32::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-04.10:52:32::SCWMssOS::xtra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-04.10:52:32::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-04.10:52:32::SCWMssOS::extra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.10:52:32::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-04.10:52:32::SCWMssOS::ll -Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-04.10:52:32::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-04.10:52:32::SCWMssOS::Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-04.10:52:32::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-04.10:52:32::SCWMssOS::Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.10:52:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.10:52:32::SCWMssOS:: -Wextra"

TRACE::2022-06-04.10:52:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-04.10:52:32::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-04.10:52:32::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-04.10:52:32::SCWMssOS::extra"

TRACE::2022-06-04.10:52:33::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-04.10:52:33::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-04.10:52:33::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-04.10:52:33::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xwdttb_g.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o 
TRACE::2022-06-04.10:52:33::SCWMssOS::microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_
TRACE::2022-06-04.10:52:33::SCWMssOS::exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_rang
TRACE::2022-06-04.10:52:33::SCWMssOS::e.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xwdttb_config.o microblaz
TRACE::2022-06-04.10:52:33::SCWMssOS::e_0/lib/xbram_sinit.o microblaze_0/lib/xwdttb.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xsysmon_g.o microblaze
TRACE::2022-06-04.10:52:33::SCWMssOS::_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xuartli
TRACE::2022-06-04.10:52:33::SCWMssOS::te_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o micro
TRACE::2022-06-04.10:52:33::SCWMssOS::blaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o m
TRACE::2022-06-04.10:52:33::SCWMssOS::icroblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xsysmon_intr.o mic
TRACE::2022-06-04.10:52:33::SCWMssOS::roblaze_0/lib/xgpio_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_r
TRACE::2022-06-04.10:52:33::SCWMssOS::ange.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_pr
TRACE::2022-06-04.10:52:33::SCWMssOS::intf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o mic
TRACE::2022-06-04.10:52:33::SCWMssOS::roblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xsysmon_
TRACE::2022-06-04.10:52:33::SCWMssOS::selftest.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_
TRACE::2022-06-04.10:52:33::SCWMssOS::0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xsysmon_sinit.o mi
TRACE::2022-06-04.10:52:33::SCWMssOS::croblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib
TRACE::2022-06-04.10:52:33::SCWMssOS::/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o micro
TRACE::2022-06-04.10:52:33::SCWMssOS::blaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xwdttb_sinit.o microblaze_0/lib/xbram.o mi
TRACE::2022-06-04.10:52:33::SCWMssOS::croblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache
TRACE::2022-06-04.10:52:33::SCWMssOS::_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xintc_options.o microblaze_0
TRACE::2022-06-04.10:52:33::SCWMssOS::/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o m
TRACE::2022-06-04.10:52:33::SCWMssOS::icroblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/mi
TRACE::2022-06-04.10:52:33::SCWMssOS::croblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interr
TRACE::2022-06-04.10:52:33::SCWMssOS::upts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xtm
TRACE::2022-06-04.10:52:33::SCWMssOS::rctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xsysmon.o microbla
TRACE::2022-06-04.10:52:33::SCWMssOS::ze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-04.10:52:33::SCWMssOS::'Finished building libraries'

TRACE::2022-06-04.10:52:33::SCWMssOS::Copying to export directory.
TRACE::2022-06-04.10:52:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-04.10:52:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-04.10:52:33::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-04.10:52:33::SCWSystem::Completed Processing the sysconfig SolarMotorPlatform
LOG::2022-06-04.10:52:33::SCWPlatform::Completed generating the artifacts for system configuration SolarMotorPlatform
TRACE::2022-06-04.10:52:33::SCWPlatform::Started preparing the platform 
TRACE::2022-06-04.10:52:33::SCWSystem::Writing the bif file for system config SolarMotorPlatform
TRACE::2022-06-04.10:52:33::SCWSystem::dir created 
TRACE::2022-06-04.10:52:33::SCWSystem::Writing the bif 
TRACE::2022-06-04.10:52:33::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-04.10:52:33::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-04.10:52:33::SCWPlatform::Completed generating the platform
TRACE::2022-06-04.10:52:33::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.10:52:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.10:52:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.10:52:33::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.10:52:33::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:52:33::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:52:33::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:52:33::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.10:52:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:52:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.10:52:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.10:52:33::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.10:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.10:52:33::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.10:52:33::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.10:52:33::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.10:52:33::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"SolarMotorPlatform",
	"systems":	[{
			"systemName":	"SolarMotorPlatform",
			"systemDesc":	"SolarMotorPlatform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"SolarMotorPlatform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-04.10:52:33::SCWPlatform::updated the xpfm file.
TRACE::2022-06-04.10:52:33::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:52:33::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:52:33::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:52:33::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.10:52:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.10:52:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.10:52:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.10:52:33::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.10:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.10:52:33::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.10:52:33::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.10:52:33::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:27:58::SCWPlatform::Clearing the existing platform
TRACE::2022-06-04.11:27:58::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-04.11:27:58::SCWMssOS::Removing the swdes entry for  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:27:58::SCWSystem::Clearing the domains completed.
TRACE::2022-06-04.11:27:58::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform:: Platform location is D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.11:27:58::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.11:27:58::SCWPlatform::Removing the HwDB with name D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.11:27:58::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.11:27:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-04.11:27:58::SCWPlatform::Opened new HwDB with name nexysA7fpga_2
TRACE::2022-06-04.11:27:58::SCWReader::Active system found as  SolarMotorPlatform
TRACE::2022-06-04.11:27:58::SCWReader::Handling sysconfig SolarMotorPlatform
TRACE::2022-06-04.11:27:58::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-04.11:27:58::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.11:27:58::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.11:27:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-04.11:27:58::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-04.11:27:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.11:27:58::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.11:27:58::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.11:27:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-04.11:27:58::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-04.11:27:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.11:27:58::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.11:27:58::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.11:27:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-04.11:27:58::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-04.11:27:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.11:27:58::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.11:27:58::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.11:27:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-04.11:27:58::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-04.11:27:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.11:27:58::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:27:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-04.11:27:58::SCWMssOS::No sw design opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:27:58::SCWMssOS::mss exists loading the mss file  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:27:58::SCWMssOS::Opened the sw design from mss  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:27:58::SCWMssOS::Adding the swdes entry D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-04.11:27:58::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-04.11:27:58::SCWMssOS::Opened the sw design.  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:27:58::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:27:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.11:27:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.11:27:58::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.11:27:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-04.11:27:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-04.11:27:58::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.11:27:58::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:27:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.11:27:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-04.11:27:58::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-04.11:27:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.11:27:58::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:27:58::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.11:27:58::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:27:58::SCWReader::No isolation master present  
LOG::2022-06-04.11:38:00::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-04.11:38:00::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.11:38:00::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-04.11:38:00::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-04.11:38:00::SCWSystem::Not a boot domain 
LOG::2022-06-04.11:38:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-04.11:38:00::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.11:38:00::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.11:38:00::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.11:38:00::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:38:00::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:38:00::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:38:00::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.11:38:00::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:38:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.11:38:00::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-04.11:38:00::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-04.11:38:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.11:38:00::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:38:00::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.11:38:00::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:38:00::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.11:38:00::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:38:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-04.11:38:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-04.11:38:00::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-04.11:38:00::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-04.11:38:00::SCWMssOS::Copying to export directory.
TRACE::2022-06-04.11:38:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-04.11:38:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-04.11:38:01::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-04.11:38:01::SCWSystem::Completed Processing the sysconfig SolarMotorPlatform
LOG::2022-06-04.11:38:01::SCWPlatform::Completed generating the artifacts for system configuration SolarMotorPlatform
TRACE::2022-06-04.11:38:01::SCWPlatform::Started preparing the platform 
TRACE::2022-06-04.11:38:01::SCWSystem::Writing the bif file for system config SolarMotorPlatform
TRACE::2022-06-04.11:38:01::SCWSystem::dir created 
TRACE::2022-06-04.11:38:01::SCWSystem::Writing the bif 
TRACE::2022-06-04.11:38:01::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-04.11:38:01::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-04.11:38:01::SCWPlatform::Completed generating the platform
TRACE::2022-06-04.11:38:01::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:38:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.11:38:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.11:38:01::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.11:38:01::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:38:01::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:38:01::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:38:01::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.11:38:01::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:38:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.11:38:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-04.11:38:01::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-04.11:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.11:38:01::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:38:01::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.11:38:01::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:38:01::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"SolarMotorPlatform",
	"systems":	[{
			"systemName":	"SolarMotorPlatform",
			"systemDesc":	"SolarMotorPlatform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"SolarMotorPlatform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-04.11:38:01::SCWPlatform::updated the xpfm file.
TRACE::2022-06-04.11:38:01::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:38:01::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:38:01::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:38:01::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-04.11:38:01::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.11:38:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.11:38:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-04.11:38:01::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-04.11:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.11:38:01::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.11:38:01::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.11:38:01::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.11:44:24::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:24::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:24::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-05.11:44:26::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.11:44:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-05.11:44:26::SCWPlatform::Opened new HwDB with name nexysA7fpga
TRACE::2022-06-05.11:44:26::SCWReader::Active system found as  SolarMotorPlatform
TRACE::2022-06-05.11:44:26::SCWReader::Handling sysconfig SolarMotorPlatform
TRACE::2022-06-05.11:44:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-05.11:44:26::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-05.11:44:26::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.11:44:26::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-05.11:44:26::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-05.11:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.11:44:26::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-05.11:44:26::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.11:44:26::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-05.11:44:26::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-05.11:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.11:44:26::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-05.11:44:26::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.11:44:26::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-05.11:44:26::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-05.11:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.11:44:26::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-05.11:44:26::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.11:44:26::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-05.11:44:26::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-05.11:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.11:44:26::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.11:44:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-05.11:44:26::SCWMssOS::No sw design opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.11:44:26::SCWMssOS::mss exists loading the mss file  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.11:44:26::SCWMssOS::Opened the sw design from mss  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.11:44:26::SCWMssOS::Adding the swdes entry D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-05.11:44:26::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-05.11:44:26::SCWMssOS::Opened the sw design.  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.11:44:26::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.11:44:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.11:44:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.11:44:26::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.11:44:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-05.11:44:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-05.11:44:26::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-05.11:44:26::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.11:44:26::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-05.11:44:26::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-05.11:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.11:44:26::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.11:44:26::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.11:44:26::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.11:44:26::SCWReader::No isolation master present  
LOG::2022-06-05.11:44:49::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-05.11:44:49::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-05.11:44:49::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-05.11:44:49::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-05.11:44:49::SCWSystem::Not a boot domain 
LOG::2022-06-05.11:44:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-05.11:44:49::SCWDomain::Generating domain artifcats
TRACE::2022-06-05.11:44:49::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-05.11:44:49::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-05.11:44:49::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:49::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:49::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:49::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-05.11:44:49::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.11:44:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-05.11:44:49::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-05.11:44:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.11:44:49::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.11:44:49::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.11:44:49::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.11:44:49::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-05.11:44:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.11:44:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-05.11:44:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-05.11:44:49::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-05.11:44:49::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-05.11:44:49::SCWMssOS::Copying to export directory.
TRACE::2022-06-05.11:44:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-05.11:44:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-05.11:44:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-05.11:44:49::SCWSystem::Completed Processing the sysconfig SolarMotorPlatform
LOG::2022-06-05.11:44:49::SCWPlatform::Completed generating the artifacts for system configuration SolarMotorPlatform
TRACE::2022-06-05.11:44:49::SCWPlatform::Started preparing the platform 
TRACE::2022-06-05.11:44:49::SCWSystem::Writing the bif file for system config SolarMotorPlatform
TRACE::2022-06-05.11:44:49::SCWSystem::dir created 
TRACE::2022-06-05.11:44:49::SCWSystem::Writing the bif 
TRACE::2022-06-05.11:44:49::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-05.11:44:49::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-05.11:44:49::SCWPlatform::Completed generating the platform
TRACE::2022-06-05.11:44:49::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.11:44:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.11:44:49::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.11:44:49::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.11:44:49::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:49::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:49::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:49::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-05.11:44:49::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.11:44:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-05.11:44:49::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-05.11:44:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.11:44:49::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.11:44:49::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.11:44:49::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.11:44:49::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"SolarMotorPlatform",
	"systems":	[{
			"systemName":	"SolarMotorPlatform",
			"systemDesc":	"SolarMotorPlatform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"SolarMotorPlatform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-05.11:44:49::SCWPlatform::updated the xpfm file.
TRACE::2022-06-05.11:44:49::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:49::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:49::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:49::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw
TRACE::2022-06-05.11:44:49::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.11:44:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.11:44:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-05.11:44:49::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-05.11:44:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.11:44:49::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.11:44:49::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.11:44:49::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.06:29:31::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:31::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:31::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.06:29:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.06:29:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-08.06:29:33::SCWPlatform::Opened new HwDB with name nexysA7fpga
TRACE::2022-06-08.06:29:33::SCWReader::Active system found as  SolarMotorPlatform
TRACE::2022-06-08.06:29:33::SCWReader::Handling sysconfig SolarMotorPlatform
TRACE::2022-06-08.06:29:33::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-08.06:29:33::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.06:29:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.06:29:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.06:29:33::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.06:29:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.06:29:33::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.06:29:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.06:29:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.06:29:33::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.06:29:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.06:29:33::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.06:29:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.06:29:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.06:29:33::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.06:29:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.06:29:33::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.06:29:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.06:29:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.06:29:33::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.06:29:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.06:29:33::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.06:29:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-08.06:29:33::SCWMssOS::No sw design opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.06:29:33::SCWMssOS::mss exists loading the mss file  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.06:29:33::SCWMssOS::Opened the sw design from mss  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.06:29:33::SCWMssOS::Adding the swdes entry D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-08.06:29:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-08.06:29:33::SCWMssOS::Opened the sw design.  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.06:29:33::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.06:29:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-08.06:29:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-08.06:29:33::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.06:29:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-08.06:29:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-08.06:29:33::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.06:29:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.06:29:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.06:29:33::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.06:29:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.06:29:33::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.06:29:33::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.06:29:33::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.06:29:33::SCWReader::No isolation master present  
LOG::2022-06-08.06:29:33::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-08.06:29:33::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-08.06:29:33::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-08.06:29:33::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-08.06:29:33::SCWSystem::Not a boot domain 
LOG::2022-06-08.06:29:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-08.06:29:33::SCWDomain::Generating domain artifcats
TRACE::2022-06-08.06:29:33::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-08.06:29:33::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-08.06:29:33::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.06:29:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.06:29:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.06:29:33::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.06:29:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.06:29:33::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.06:29:33::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.06:29:33::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.06:29:33::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-08.06:29:33::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.06:29:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-08.06:29:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-08.06:29:33::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-06-08.06:29:33::SCWMssOS::doing bsp build ... 
TRACE::2022-06-08.06:29:33::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-06-08.06:29:33::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-08.06:29:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-08.06:29:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-08.06:29:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-08.06:29:36::SCWMssOS::-Wextra"

TRACE::2022-06-08.06:29:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-08.06:29:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-08.06:29:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-08.06:29:36::SCWMssOS::-Wextra"

TRACE::2022-06-08.06:29:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-08.06:29:36::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-08.06:29:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-08.06:29:36::SCWMssOS::-Wextra"

TRACE::2022-06-08.06:29:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-08.06:29:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-08.06:29:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-08.06:29:36::SCWMssOS:: -Wextra"

TRACE::2022-06-08.06:29:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-08.06:29:36::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-08.06:29:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-08.06:29:36::SCWMssOS::all -Wextra"

TRACE::2022-06-08.06:29:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-08.06:29:36::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-08.06:29:36::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-08.06:29:36::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-08.06:29:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-08.06:29:36::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-08.06:29:36::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-08.06:29:36::SCWMssOS::ll -Wextra"

TRACE::2022-06-08.06:29:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-08.06:29:36::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-08.06:29:36::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-08.06:29:36::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-08.06:29:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-08.06:29:36::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-08.06:29:36::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-08.06:29:36::SCWMssOS::Wextra"

TRACE::2022-06-08.06:29:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-08.06:29:36::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-08.06:29:36::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-08.06:29:36::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-08.06:29:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-08.06:29:36::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-08.06:29:36::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-08.06:29:36::SCWMssOS::l -Wextra"

TRACE::2022-06-08.06:29:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-08.06:29:36::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-08.06:29:36::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-08.06:29:36::SCWMssOS::l -Wextra"

TRACE::2022-06-08.06:29:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-08.06:29:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-08.06:29:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-08.06:29:36::SCWMssOS::all -Wextra"

TRACE::2022-06-08.06:29:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-08.06:29:37::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-08.06:29:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-08.06:29:37::SCWMssOS:: -Wextra"

TRACE::2022-06-08.06:29:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-08.06:29:37::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-08.06:29:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-08.06:29:37::SCWMssOS:: -Wextra"

TRACE::2022-06-08.06:29:37::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-08.06:29:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-08.06:29:38::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-08.06:29:38::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-08.06:29:38::SCWMssOS::ll -Wextra"

TRACE::2022-06-08.06:29:38::SCWMssOS::"Compiling PmodENC544"

TRACE::2022-06-08.06:29:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-08.06:29:39::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-08.06:29:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-08.06:29:39::SCWMssOS::-Wextra"

TRACE::2022-06-08.06:29:39::SCWMssOS::"Compiling PmodENC..."

TRACE::2022-06-08.06:29:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-08.06:29:39::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-08.06:29:39::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-08.06:29:39::SCWMssOS::all -Wextra"

TRACE::2022-06-08.06:29:39::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-08.06:29:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-08.06:29:39::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-06-08.06:29:39::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-06-08.06:29:39::SCWMssOS::tra"

TRACE::2022-06-08.06:29:39::SCWMssOS::"Compiling PWM..."

TRACE::2022-06-08.06:29:40::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-08.06:29:40::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-08.06:29:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-08.06:29:40::SCWMssOS::-Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-08.06:29:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-08.06:29:40::SCWMssOS::-Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-08.06:29:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-08.06:29:40::SCWMssOS::-Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-08.06:29:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-08.06:29:40::SCWMssOS:: -Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-08.06:29:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-08.06:29:40::SCWMssOS::all -Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-08.06:29:40::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-08.06:29:40::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-08.06:29:40::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-08.06:29:40::SCWMssOS::ll -Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-08.06:29:40::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-08.06:29:40::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-08.06:29:40::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-08.06:29:40::SCWMssOS::Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-08.06:29:40::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-08.06:29:40::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-08.06:29:40::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-08.06:29:40::SCWMssOS::l -Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-08.06:29:40::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-08.06:29:40::SCWMssOS::l -Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-08.06:29:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-08.06:29:40::SCWMssOS::all -Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-08.06:29:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-08.06:29:40::SCWMssOS:: -Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-08.06:29:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-08.06:29:40::SCWMssOS::xtra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-08.06:29:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-08.06:29:40::SCWMssOS::xtra"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-08.06:29:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-08.06:29:40::SCWMssOS::xtra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-08.06:29:40::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-08.06:29:40::SCWMssOS::extra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-08.06:29:40::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-08.06:29:40::SCWMssOS::ll -Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-08.06:29:40::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-08.06:29:40::SCWMssOS::Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-08.06:29:40::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-08.06:29:40::SCWMssOS::Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-08.06:29:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-08.06:29:40::SCWMssOS:: -Wextra"

TRACE::2022-06-08.06:29:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-08.06:29:40::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-08.06:29:40::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-08.06:29:40::SCWMssOS::extra"

TRACE::2022-06-08.06:29:40::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-08.06:29:40::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-08.06:29:40::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xwdttb_g.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o 
TRACE::2022-06-08.06:29:40::SCWMssOS::microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_
TRACE::2022-06-08.06:29:40::SCWMssOS::exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_rang
TRACE::2022-06-08.06:29:40::SCWMssOS::e.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xwdttb_config.o microblaz
TRACE::2022-06-08.06:29:40::SCWMssOS::e_0/lib/xbram_sinit.o microblaze_0/lib/xwdttb.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xsysmon_g.o microblaze
TRACE::2022-06-08.06:29:40::SCWMssOS::_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xuartli
TRACE::2022-06-08.06:29:40::SCWMssOS::te_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o micro
TRACE::2022-06-08.06:29:40::SCWMssOS::blaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o m
TRACE::2022-06-08.06:29:40::SCWMssOS::icroblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xsysmon_intr.o mic
TRACE::2022-06-08.06:29:40::SCWMssOS::roblaze_0/lib/xgpio_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_r
TRACE::2022-06-08.06:29:40::SCWMssOS::ange.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_pr
TRACE::2022-06-08.06:29:40::SCWMssOS::intf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o mic
TRACE::2022-06-08.06:29:40::SCWMssOS::roblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xsysmon_
TRACE::2022-06-08.06:29:40::SCWMssOS::selftest.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_
TRACE::2022-06-08.06:29:40::SCWMssOS::0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xsysmon_sinit.o mi
TRACE::2022-06-08.06:29:40::SCWMssOS::croblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib
TRACE::2022-06-08.06:29:40::SCWMssOS::/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o micro
TRACE::2022-06-08.06:29:40::SCWMssOS::blaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xwdttb_sinit.o microblaze_0/lib/xbram.o mi
TRACE::2022-06-08.06:29:40::SCWMssOS::croblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache
TRACE::2022-06-08.06:29:40::SCWMssOS::_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xintc_options.o microblaze_0
TRACE::2022-06-08.06:29:40::SCWMssOS::/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o m
TRACE::2022-06-08.06:29:40::SCWMssOS::icroblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/mi
TRACE::2022-06-08.06:29:40::SCWMssOS::croblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interr
TRACE::2022-06-08.06:29:40::SCWMssOS::upts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xtm
TRACE::2022-06-08.06:29:40::SCWMssOS::rctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xsysmon.o microbla
TRACE::2022-06-08.06:29:40::SCWMssOS::ze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-08.06:29:40::SCWMssOS::'Finished building libraries'

TRACE::2022-06-08.06:29:40::SCWMssOS::Copying to export directory.
TRACE::2022-06-08.06:29:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-08.06:29:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-08.06:29:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-08.06:29:40::SCWSystem::Completed Processing the sysconfig SolarMotorPlatform
LOG::2022-06-08.06:29:40::SCWPlatform::Completed generating the artifacts for system configuration SolarMotorPlatform
TRACE::2022-06-08.06:29:40::SCWPlatform::Started preparing the platform 
TRACE::2022-06-08.06:29:40::SCWSystem::Writing the bif file for system config SolarMotorPlatform
TRACE::2022-06-08.06:29:40::SCWSystem::dir created 
TRACE::2022-06-08.06:29:40::SCWSystem::Writing the bif 
TRACE::2022-06-08.06:29:40::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-08.06:29:40::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-08.06:29:40::SCWPlatform::Completed generating the platform
TRACE::2022-06-08.06:29:40::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.06:29:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-08.06:29:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-08.06:29:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.06:29:40::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:40::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:40::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:40::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.06:29:40::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.06:29:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.06:29:40::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.06:29:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.06:29:40::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.06:29:40::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.06:29:40::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.06:29:40::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"SolarMotorPlatform",
	"systems":	[{
			"systemName":	"SolarMotorPlatform",
			"systemDesc":	"SolarMotorPlatform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"SolarMotorPlatform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-08.06:29:40::SCWPlatform::updated the xpfm file.
TRACE::2022-06-08.06:29:40::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:40::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:40::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:40::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.06:29:40::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.06:29:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.06:29:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.06:29:40::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.06:29:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.06:29:40::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.06:29:40::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.06:29:40::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:03::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:03::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:03::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:18:05::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:18:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-08.13:18:05::SCWPlatform::Opened new HwDB with name nexysA7fpga
TRACE::2022-06-08.13:18:05::SCWReader::Active system found as  SolarMotorPlatform
TRACE::2022-06-08.13:18:05::SCWReader::Handling sysconfig SolarMotorPlatform
TRACE::2022-06-08.13:18:05::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-08.13:18:05::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:18:05::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:18:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.13:18:05::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.13:18:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:18:05::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:18:05::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:18:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.13:18:05::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.13:18:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:18:05::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:18:05::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:18:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.13:18:05::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.13:18:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:18:05::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:18:05::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:18:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.13:18:05::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.13:18:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:18:05::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-08.13:18:05::SCWMssOS::No sw design opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:05::SCWMssOS::mss exists loading the mss file  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:05::SCWMssOS::Opened the sw design from mss  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:05::SCWMssOS::Adding the swdes entry D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-08.13:18:05::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-08.13:18:05::SCWMssOS::Opened the sw design.  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:05::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-08.13:18:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-08.13:18:05::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.13:18:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-08.13:18:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-08.13:18:05::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:18:05::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:18:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.13:18:05::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.13:18:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:18:05::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:05::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.13:18:05::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:05::SCWReader::No isolation master present  
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform:: Platform location is D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa
TRACE::2022-06-08.13:18:11::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:18:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:18:11::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-08.13:18:11::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:18:11::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:18:11::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.13:18:11::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.13:18:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:18:11::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:18:11::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:18:11::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.13:18:11::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.13:18:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:18:11::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:11::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.13:18:11::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:11::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa
TRACE::2022-06-08.13:18:11::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:18:11::SCWPlatform::update - Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-08.13:18:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:18:11::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-08.13:18:11::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-08.13:18:11::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.13:18:11::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-08.13:18:11::SCWMssOS::Removing the swdes entry for  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:11::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:18:11::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:18:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-08.13:18:11::SCWPlatform::Opened new HwDB with name nexysA7fpga_1
TRACE::2022-06-08.13:18:11::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-08.13:18:11::SCWMssOS::Writing the mss file completed D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:11::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.13:18:11::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:18:11::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:18:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:18:11::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-08.13:18:11::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-08.13:18:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:18:11::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:11::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.13:18:11::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:18:11::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"SolarMotorPlatform",
	"systems":	[{
			"systemName":	"SolarMotorPlatform",
			"systemDesc":	"SolarMotorPlatform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"SolarMotorPlatform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-08.13:19:33::SCWPlatform::Clearing the existing platform
TRACE::2022-06-08.13:19:33::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-08.13:19:33::SCWMssOS::Removing the swdes entry for  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:19:33::SCWSystem::Clearing the domains completed.
TRACE::2022-06-08.13:19:33::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform:: Platform location is D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:19:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:19:33::SCWPlatform::Removing the HwDB with name D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:19:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:19:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-08.13:19:33::SCWPlatform::Opened new HwDB with name nexysA7fpga_2
TRACE::2022-06-08.13:19:33::SCWReader::Active system found as  SolarMotorPlatform
TRACE::2022-06-08.13:19:33::SCWReader::Handling sysconfig SolarMotorPlatform
TRACE::2022-06-08.13:19:33::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-08.13:19:33::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:19:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:19:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-08.13:19:33::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-08.13:19:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:19:33::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:19:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:19:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-08.13:19:33::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-08.13:19:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:19:33::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:19:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:19:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-08.13:19:33::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-08.13:19:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:19:33::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:19:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:19:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-08.13:19:33::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-08.13:19:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:19:33::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:19:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-08.13:19:33::SCWMssOS::No sw design opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:19:33::SCWMssOS::mss exists loading the mss file  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:19:33::SCWMssOS::Opened the sw design from mss  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:19:33::SCWMssOS::Adding the swdes entry D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-08.13:19:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-08.13:19:33::SCWMssOS::Opened the sw design.  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:19:33::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:19:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-08.13:19:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-08.13:19:33::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.13:19:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-08.13:19:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-08.13:19:33::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:19:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:19:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:19:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-08.13:19:33::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-08.13:19:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:19:33::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:19:33::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.13:19:33::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:19:33::SCWReader::No isolation master present  
TRACE::2022-06-08.13:20:21::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:21::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:21::SCWPlatform:: Platform location is D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa
TRACE::2022-06-08.13:20:21::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:20:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:20:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-08.13:20:22::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:20:22::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:20:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-08.13:20:22::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-08.13:20:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:20:22::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:20:22::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:20:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-08.13:20:22::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-08.13:20:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:20:22::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:20:22::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.13:20:22::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:20:22::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa
TRACE::2022-06-08.13:20:22::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:20:22::SCWPlatform::update - Opened existing hwdb nexysA7fpga_3
TRACE::2022-06-08.13:20:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:20:22::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:20:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-08.13:20:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-08.13:20:22::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.13:20:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-08.13:20:22::SCWMssOS::Removing the swdes entry for  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:20:22::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:20:22::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:20:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-08.13:20:22::SCWPlatform::Opened new HwDB with name nexysA7fpga_4
TRACE::2022-06-08.13:20:22::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:20:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-08.13:20:22::SCWMssOS::Writing the mss file completed D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:20:22::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.13:20:22::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:20:22::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:20:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-08.13:20:22::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-08.13:20:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:20:22::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:20:22::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.13:20:22::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:20:22::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_Motor_Vivado/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"SolarMotorPlatform",
	"systems":	[{
			"systemName":	"SolarMotorPlatform",
			"systemDesc":	"SolarMotorPlatform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"SolarMotorPlatform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-08.13:20:33::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-08.13:20:33::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-08.13:20:33::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-08.13:20:33::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-08.13:20:33::SCWSystem::Not a boot domain 
LOG::2022-06-08.13:20:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-08.13:20:33::SCWDomain::Generating domain artifcats
TRACE::2022-06-08.13:20:33::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-08.13:20:33::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-08.13:20:33::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:33::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:33::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:33::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:20:33::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:20:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-08.13:20:33::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-08.13:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:20:33::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:20:33::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.13:20:33::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:20:33::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-08.13:20:33::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:20:33::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-06-08.13:20:34::SCWMssOS::doing bsp build ... 
TRACE::2022-06-08.13:20:34::SCWMssOS::System Command Ran  D: & cd  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-06-08.13:20:34::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-08.13:20:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-08.13:20:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-08.13:20:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-08.13:20:34::SCWMssOS::-Wextra"

TRACE::2022-06-08.13:20:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-08.13:20:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-08.13:20:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-08.13:20:34::SCWMssOS::-Wextra"

TRACE::2022-06-08.13:20:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-08.13:20:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-08.13:20:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-08.13:20:34::SCWMssOS::-Wextra"

TRACE::2022-06-08.13:20:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-08.13:20:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-08.13:20:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-08.13:20:34::SCWMssOS:: -Wextra"

TRACE::2022-06-08.13:20:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-08.13:20:34::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-08.13:20:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-08.13:20:34::SCWMssOS::all -Wextra"

TRACE::2022-06-08.13:20:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-08.13:20:34::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-08.13:20:34::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-08.13:20:34::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-08.13:20:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-08.13:20:34::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-08.13:20:34::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-08.13:20:34::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-08.13:20:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-08.13:20:34::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-08.13:20:34::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-08.13:20:34::SCWMssOS::Wextra"

TRACE::2022-06-08.13:20:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-08.13:20:34::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-08.13:20:34::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-08.13:20:34::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-08.13:20:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-08.13:20:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-08.13:20:35::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-08.13:20:35::SCWMssOS::l -Wextra"

TRACE::2022-06-08.13:20:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-08.13:20:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-08.13:20:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-08.13:20:35::SCWMssOS::all -Wextra"

TRACE::2022-06-08.13:20:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-08.13:20:35::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-08.13:20:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-08.13:20:35::SCWMssOS:: -Wextra"

TRACE::2022-06-08.13:20:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-08.13:20:35::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-08.13:20:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-08.13:20:35::SCWMssOS:: -Wextra"

TRACE::2022-06-08.13:20:35::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-08.13:20:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-08.13:20:35::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-08.13:20:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-08.13:20:35::SCWMssOS::ll -Wextra"

TRACE::2022-06-08.13:20:35::SCWMssOS::"Compiling PmodENC544"

TRACE::2022-06-08.13:20:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-08.13:20:35::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-08.13:20:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-08.13:20:35::SCWMssOS::all -Wextra"

TRACE::2022-06-08.13:20:35::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-06-08.13:20:36::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-06-08.13:20:36::SCWMssOS::tra"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Compiling PWM..."

TRACE::2022-06-08.13:20:36::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-08.13:20:36::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-08.13:20:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-08.13:20:36::SCWMssOS::-Wextra"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-08.13:20:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-08.13:20:36::SCWMssOS::-Wextra"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-08.13:20:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-08.13:20:36::SCWMssOS::-Wextra"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-08.13:20:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-08.13:20:36::SCWMssOS:: -Wextra"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-08.13:20:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-08.13:20:36::SCWMssOS::all -Wextra"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-08.13:20:36::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-08.13:20:36::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-08.13:20:36::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-08.13:20:36::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-08.13:20:36::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-08.13:20:36::SCWMssOS::Wextra"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-08.13:20:36::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-08.13:20:36::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-08.13:20:36::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-08.13:20:36::SCWMssOS::l -Wextra"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-08.13:20:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-08.13:20:36::SCWMssOS::all -Wextra"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-08.13:20:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-08.13:20:36::SCWMssOS:: -Wextra"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-08.13:20:36::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-08.13:20:36::SCWMssOS::xtra"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-08.13:20:36::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-08.13:20:36::SCWMssOS::xtra"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-08.13:20:36::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-08.13:20:36::SCWMssOS::xtra"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-08.13:20:36::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-08.13:20:36::SCWMssOS::extra"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-08.13:20:36::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-08.13:20:36::SCWMssOS::ll -Wextra"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-08.13:20:36::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-08.13:20:36::SCWMssOS::Wextra"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-08.13:20:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-08.13:20:36::SCWMssOS:: -Wextra"

TRACE::2022-06-08.13:20:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-08.13:20:36::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-08.13:20:36::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-08.13:20:36::SCWMssOS::extra"

TRACE::2022-06-08.13:20:37::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-08.13:20:37::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-08.13:20:37::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-08.13:20:37::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xwdttb_g.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o 
TRACE::2022-06-08.13:20:37::SCWMssOS::microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_
TRACE::2022-06-08.13:20:37::SCWMssOS::exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_rang
TRACE::2022-06-08.13:20:37::SCWMssOS::e.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xwdttb_config.o microblaz
TRACE::2022-06-08.13:20:37::SCWMssOS::e_0/lib/xbram_sinit.o microblaze_0/lib/xwdttb.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze
TRACE::2022-06-08.13:20:37::SCWMssOS::_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/m
TRACE::2022-06-08.13:20:37::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invali
TRACE::2022-06-08.13:20:37::SCWMssOS::date_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_in
TRACE::2022-06-08.13:20:37::SCWMssOS::terrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze
TRACE::2022-06-08.13:20:37::SCWMssOS::_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sl
TRACE::2022-06-08.13:20:37::SCWMssOS::eepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xtmrctr_l.
TRACE::2022-06-08.13:20:37::SCWMssOS::o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_ex
TRACE::2022-06-08.13:20:37::SCWMssOS::ceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_inva
TRACE::2022-06-08.13:20:37::SCWMssOS::lidate_cache_ext.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o micro
TRACE::2022-06-08.13:20:37::SCWMssOS::blaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xi
TRACE::2022-06-08.13:20:37::SCWMssOS::l_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o microbla
TRACE::2022-06-08.13:20:37::SCWMssOS::ze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xwdttb_sinit.o microblaze_0/lib/xbram.o micro
TRACE::2022-06-08.13:20:37::SCWMssOS::blaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_ra
TRACE::2022-06-08.13:20:37::SCWMssOS::nge.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/
TRACE::2022-06-08.13:20:37::SCWMssOS::xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.
TRACE::2022-06-08.13:20:37::SCWMssOS::o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlit
TRACE::2022-06-08.13:20:37::SCWMssOS::e_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/
TRACE::2022-06-08.13:20:37::SCWMssOS::lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/
TRACE::2022-06-08.13:20:37::SCWMssOS::xintc.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit.o micro
TRACE::2022-06-08.13:20:37::SCWMssOS::blaze_0/lib/xwdttb_selftest.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-08.13:20:37::SCWMssOS::'Finished building libraries'

TRACE::2022-06-08.13:20:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-08.13:20:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-08.13:20:37::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-08.13:20:37::SCWSystem::Completed Processing the sysconfig SolarMotorPlatform
LOG::2022-06-08.13:20:37::SCWPlatform::Completed generating the artifacts for system configuration SolarMotorPlatform
TRACE::2022-06-08.13:20:37::SCWPlatform::Started preparing the platform 
TRACE::2022-06-08.13:20:37::SCWSystem::Writing the bif file for system config SolarMotorPlatform
TRACE::2022-06-08.13:20:37::SCWSystem::dir created 
TRACE::2022-06-08.13:20:37::SCWSystem::Writing the bif 
TRACE::2022-06-08.13:20:37::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-08.13:20:37::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-08.13:20:37::SCWPlatform::Completed generating the platform
TRACE::2022-06-08.13:20:37::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:20:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-08.13:20:37::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-06-08.13:20:37::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-06-08.13:20:37::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-06-08.13:20:37::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-08.13:20:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-08.13:20:37::SCWMssOS::Writing the mss file completed D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:20:37::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.13:20:37::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:37::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:37::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:37::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:20:37::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:20:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-08.13:20:37::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-08.13:20:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:20:37::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:20:37::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.13:20:37::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:20:37::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_Motor_Vivado/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"SolarMotorPlatform",
	"systems":	[{
			"systemName":	"SolarMotorPlatform",
			"systemDesc":	"SolarMotorPlatform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"SolarMotorPlatform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e3b26d23107514fb70fb4572100736fa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-08.13:20:37::SCWPlatform::updated the xpfm file.
TRACE::2022-06-08.13:20:37::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:37::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:37::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:37::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:20:37::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:20:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:20:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-08.13:20:37::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-08.13:20:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:20:37::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:20:37::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.13:20:37::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:24::SCWPlatform::Clearing the existing platform
TRACE::2022-06-08.13:21:24::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-08.13:21:24::SCWMssOS::Removing the swdes entry for  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:24::SCWSystem::Clearing the domains completed.
TRACE::2022-06-08.13:21:24::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform:: Platform location is D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:21:24::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:21:24::SCWPlatform::Removing the HwDB with name D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:21:24::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:21:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-08.13:21:24::SCWPlatform::Opened new HwDB with name nexysA7fpga_6
TRACE::2022-06-08.13:21:24::SCWReader::Active system found as  SolarMotorPlatform
TRACE::2022-06-08.13:21:24::SCWReader::Handling sysconfig SolarMotorPlatform
TRACE::2022-06-08.13:21:24::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-08.13:21:24::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:21:24::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:21:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-06-08.13:21:24::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-08.13:21:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:21:24::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:21:24::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:21:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-06-08.13:21:24::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-08.13:21:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:21:24::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:21:24::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:21:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-06-08.13:21:24::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-08.13:21:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:21:24::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:21:24::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:21:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-06-08.13:21:24::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-08.13:21:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:21:24::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-08.13:21:24::SCWMssOS::No sw design opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:24::SCWMssOS::mss exists loading the mss file  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:24::SCWMssOS::Opened the sw design from mss  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:24::SCWMssOS::Adding the swdes entry D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-08.13:21:24::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-08.13:21:25::SCWMssOS::Opened the sw design.  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:25::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-08.13:21:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-08.13:21:25::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.13:21:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-08.13:21:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-08.13:21:25::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:25::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:25::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:25::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:21:25::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:21:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-06-08.13:21:25::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-08.13:21:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:21:25::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:25::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.13:21:25::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:25::SCWReader::No isolation master present  
LOG::2022-06-08.13:21:32::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-08.13:21:32::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-08.13:21:32::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-08.13:21:32::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-08.13:21:32::SCWSystem::Not a boot domain 
LOG::2022-06-08.13:21:32::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-08.13:21:32::SCWDomain::Generating domain artifcats
TRACE::2022-06-08.13:21:32::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-08.13:21:32::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-08.13:21:32::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:32::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:32::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:32::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:21:32::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:21:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-06-08.13:21:32::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-08.13:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:21:32::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:32::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.13:21:32::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:32::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-08.13:21:32::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-08.13:21:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-08.13:21:32::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-08.13:21:32::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-08.13:21:32::SCWMssOS::Copying to export directory.
TRACE::2022-06-08.13:21:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-08.13:21:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-08.13:21:32::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-08.13:21:32::SCWSystem::Completed Processing the sysconfig SolarMotorPlatform
LOG::2022-06-08.13:21:32::SCWPlatform::Completed generating the artifacts for system configuration SolarMotorPlatform
TRACE::2022-06-08.13:21:32::SCWPlatform::Started preparing the platform 
TRACE::2022-06-08.13:21:32::SCWSystem::Writing the bif file for system config SolarMotorPlatform
TRACE::2022-06-08.13:21:32::SCWSystem::dir created 
TRACE::2022-06-08.13:21:32::SCWSystem::Writing the bif 
TRACE::2022-06-08.13:21:32::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-08.13:21:32::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-08.13:21:32::SCWPlatform::Completed generating the platform
TRACE::2022-06-08.13:21:32::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-08.13:21:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-08.13:21:32::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.13:21:32::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:32::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:32::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:32::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:21:32::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:21:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-06-08.13:21:32::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-08.13:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:21:32::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:32::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.13:21:32::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:32::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_Motor_Vivado/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"SolarMotorPlatform",
	"systems":	[{
			"systemName":	"SolarMotorPlatform",
			"systemDesc":	"SolarMotorPlatform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"SolarMotorPlatform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e3b26d23107514fb70fb4572100736fa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-08.13:21:32::SCWPlatform::updated the xpfm file.
TRACE::2022-06-08.13:21:32::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:32::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:32::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:32::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.13:21:32::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.13:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.13:21:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-06-08.13:21:32::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-08.13:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.13:21:32::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.13:21:32::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.13:21:32::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.19:35:57::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:57::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:57::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.19:35:59::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.19:35:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-08.19:35:59::SCWPlatform::Opened new HwDB with name nexysA7fpga
TRACE::2022-06-08.19:35:59::SCWReader::Active system found as  SolarMotorPlatform
TRACE::2022-06-08.19:35:59::SCWReader::Handling sysconfig SolarMotorPlatform
TRACE::2022-06-08.19:35:59::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-08.19:35:59::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.19:35:59::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.19:35:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.19:35:59::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.19:35:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.19:35:59::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.19:35:59::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.19:35:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.19:35:59::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.19:35:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.19:35:59::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.19:35:59::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.19:35:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.19:35:59::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.19:35:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.19:35:59::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.19:35:59::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.19:35:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.19:35:59::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.19:35:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.19:35:59::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.19:35:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-08.19:35:59::SCWMssOS::No sw design opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.19:35:59::SCWMssOS::mss exists loading the mss file  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.19:35:59::SCWMssOS::Opened the sw design from mss  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.19:35:59::SCWMssOS::Adding the swdes entry D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-08.19:35:59::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-08.19:35:59::SCWMssOS::Opened the sw design.  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.19:35:59::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.19:35:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-08.19:35:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-08.19:35:59::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.19:35:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-08.19:35:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-08.19:35:59::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.19:35:59::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:35:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.19:35:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.19:35:59::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.19:35:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.19:35:59::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.19:35:59::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.19:35:59::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.19:35:59::SCWReader::No isolation master present  
LOG::2022-06-08.19:51:28::SCWPlatform::Started generating the artifacts platform SolarMotorPlatform
TRACE::2022-06-08.19:51:28::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-08.19:51:28::SCWPlatform::Started generating the artifacts for system configuration SolarMotorPlatform
LOG::2022-06-08.19:51:28::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-08.19:51:28::SCWSystem::Not a boot domain 
LOG::2022-06-08.19:51:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-08.19:51:28::SCWDomain::Generating domain artifcats
TRACE::2022-06-08.19:51:28::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-08.19:51:28::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-08.19:51:28::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:51:28::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:51:28::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:51:28::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.19:51:28::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:51:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.19:51:28::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.19:51:28::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.19:51:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.19:51:28::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.19:51:28::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.19:51:28::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.19:51:28::SCWMssOS::Completed writing the mss file at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-08.19:51:28::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.19:51:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-08.19:51:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-08.19:51:28::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-08.19:51:28::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-08.19:51:28::SCWMssOS::Copying to export directory.
TRACE::2022-06-08.19:51:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-08.19:51:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-08.19:51:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-08.19:51:28::SCWSystem::Completed Processing the sysconfig SolarMotorPlatform
LOG::2022-06-08.19:51:28::SCWPlatform::Completed generating the artifacts for system configuration SolarMotorPlatform
TRACE::2022-06-08.19:51:28::SCWPlatform::Started preparing the platform 
TRACE::2022-06-08.19:51:28::SCWSystem::Writing the bif file for system config SolarMotorPlatform
TRACE::2022-06-08.19:51:28::SCWSystem::dir created 
TRACE::2022-06-08.19:51:28::SCWSystem::Writing the bif 
TRACE::2022-06-08.19:51:28::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-08.19:51:28::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-08.19:51:28::SCWPlatform::Completed generating the platform
TRACE::2022-06-08.19:51:28::SCWMssOS::Saving the mss changes D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.19:51:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-08.19:51:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-08.19:51:28::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.19:51:28::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:51:28::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:51:28::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:51:28::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.19:51:28::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:51:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.19:51:28::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.19:51:28::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.19:51:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.19:51:28::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.19:51:28::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.19:51:28::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.19:51:28::SCWWriter::formatted JSON is {
	"platformName":	"SolarMotorPlatform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"SolarMotorPlatform",
	"platHandOff":	"D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_Motor_Vivado/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"SolarMotorPlatform",
	"systems":	[{
			"systemName":	"SolarMotorPlatform",
			"systemDesc":	"SolarMotorPlatform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"SolarMotorPlatform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e3b26d23107514fb70fb4572100736fa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-08.19:51:28::SCWPlatform::updated the xpfm file.
TRACE::2022-06-08.19:51:28::SCWPlatform::Trying to open the hw design at D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:51:28::SCWPlatform::DSA given D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:51:28::SCWPlatform::DSA absoulate path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:51:28::SCWPlatform::DSA directory D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw
TRACE::2022-06-08.19:51:28::SCWPlatform:: Platform Path D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.19:51:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.19:51:28::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-08.19:51:28::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-08.19:51:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.19:51:28::SCWMssOS::Checking the sw design at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.19:51:28::SCWMssOS::DEBUG:  swdes dump  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.19:51:28::SCWMssOS::Sw design exists and opened at  D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Vitis_NK/SolarMotorPlatform/microblaze_0/standalone_domain/bsp/system.mss
