
---------- Begin Simulation Statistics ----------
simSeconds                                   7.159278                       # Number of seconds simulated (Second)
simTicks                                 7159278478500                       # Number of ticks simulated (Tick)
finalTick                                7159278478500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1498.67                       # Real time elapsed on the host (Second)
hostTickRate                               4777101426                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2723292                       # Number of bytes of host memory used (Byte)
simInsts                                     71438752                       # Number of instructions simulated (Count)
simOps                                       71578181                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    47668                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      47761                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus0.numCycles        28637113914                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus0.cpi               400.863269                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus0.ipc                 0.002495                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus0.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus0.branchPred.lookups       428072                       # Number of BP lookups (Count)
system.cpu_cluster.cpus0.branchPred.condPredicted       300115                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus0.branchPred.condIncorrect         2322                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus0.branchPred.BTBLookups       160746                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus0.branchPred.BTBUpdates         2035                       # Number of BTB updates (Count)
system.cpu_cluster.cpus0.branchPred.BTBHits       157539                       # Number of BTB hits (Count)
system.cpu_cluster.cpus0.branchPred.BTBHitRatio     0.980049                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus0.branchPred.RASUsed         2549                       # Number of times the RAS was used to get a target. (Count)
system.cpu_cluster.cpus0.branchPred.RASIncorrect           24                       # Number of incorrect RAS predictions. (Count)
system.cpu_cluster.cpus0.branchPred.indirectLookups           56                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus0.branchPred.indirectHits           23                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus0.branchPred.indirectMisses           33                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus0.branchPred.indirectMispredicted            7                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus0.commitStats0.numInsts     71438608                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus0.commitStats0.numOps     71578034                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus0.commitStats0.cpi   400.863269                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus0.commitStats0.ipc     0.002495                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.cpu_cluster.cpus0.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus0.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu_cluster.cpus0.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu_cluster.cpus0.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu_cluster.cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::No_OpClass          315      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::IntAlu     71157968     99.41%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::IntMult          201      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::IntDiv            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::FloatAdd            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::FloatCmp            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::FloatCvt            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::FloatMult            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::FloatDiv            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::FloatMisc            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::FloatSqrt            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdAdd            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdAlu            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdCmp            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdCvt            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdMisc            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdMult            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdShift            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdDiv            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdSqrt            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdAes            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdAesMix            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::Matrix            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::MatrixMov            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::MatrixOP            0      0.00%     99.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::MemRead       271569      0.38%     99.79% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::MemWrite       147981      0.21%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.commitStats0.committedInstType::total     71578034                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus0.dcache.demandHits::cpu_cluster.cpus0.data       329890                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus0.dcache.demandHits::total       329890                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus0.dcache.overallHits::cpu_cluster.cpus0.data       329891                       # number of overall hits (Count)
system.cpu_cluster.cpus0.dcache.overallHits::total       329891                       # number of overall hits (Count)
system.cpu_cluster.cpus0.dcache.demandMisses::cpu_cluster.cpus0.data       106200                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus0.dcache.demandMisses::total       106200                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus0.dcache.overallMisses::cpu_cluster.cpus0.data       106201                       # number of overall misses (Count)
system.cpu_cluster.cpus0.dcache.overallMisses::total       106201                       # number of overall misses (Count)
system.cpu_cluster.cpus0.dcache.demandMissLatency::cpu_cluster.cpus0.data   6652930250                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.demandMissLatency::total   6652930250                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.overallMissLatency::cpu_cluster.cpus0.data   6652930250                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.overallMissLatency::total   6652930250                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.demandAccesses::cpu_cluster.cpus0.data       436090                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus0.dcache.demandAccesses::total       436090                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus0.dcache.overallAccesses::cpu_cluster.cpus0.data       436092                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus0.dcache.overallAccesses::total       436092                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus0.dcache.demandMissRate::cpu_cluster.cpus0.data     0.243528                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus0.dcache.demandMissRate::total     0.243528                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus0.dcache.overallMissRate::cpu_cluster.cpus0.data     0.243529                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus0.dcache.overallMissRate::total     0.243529                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus0.dcache.demandAvgMissLatency::cpu_cluster.cpus0.data 62645.294256                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus0.dcache.demandAvgMissLatency::total 62645.294256                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus0.dcache.overallAvgMissLatency::cpu_cluster.cpus0.data 62644.704381                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.overallAvgMissLatency::total 62644.704381                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.blockedCycles::no_mshrs        77693                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus0.dcache.blockedCauses::no_mshrs          449                       # number of times access was blocked (Count)
system.cpu_cluster.cpus0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus0.dcache.avgBlocked::no_mshrs   173.035635                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus0.dcache.writebacks::writebacks        46129                       # number of writebacks (Count)
system.cpu_cluster.cpus0.dcache.writebacks::total        46129                       # number of writebacks (Count)
system.cpu_cluster.cpus0.dcache.demandMshrHits::cpu_cluster.cpus0.data        36756                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus0.dcache.demandMshrHits::total        36756                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus0.dcache.overallMshrHits::cpu_cluster.cpus0.data        36756                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus0.dcache.overallMshrHits::total        36756                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus0.dcache.demandMshrMisses::cpu_cluster.cpus0.data        69444                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.demandMshrMisses::total        69444                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.overallMshrMisses::cpu_cluster.cpus0.data        69445                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.overallMshrMisses::cpu_cluster.cpus0.dcache.prefetcher        26370                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.overallMshrMisses::total        95815                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.overallMshrUncacheable::cpu_cluster.cpus0.data           48                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus0.dcache.overallMshrUncacheable::total           48                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus0.dcache.demandMshrMissLatency::cpu_cluster.cpus0.data   4370829000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.demandMshrMissLatency::total   4370829000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.overallMshrMissLatency::cpu_cluster.cpus0.data   4370914000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.overallMshrMissLatency::cpu_cluster.cpus0.dcache.prefetcher   1700478661                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.overallMshrMissLatency::total   6071392661                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus0.data       710000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::total       710000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus0.dcache.demandMshrMissRate::cpu_cluster.cpus0.data     0.159242                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus0.dcache.demandMshrMissRate::total     0.159242                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus0.dcache.overallMshrMissRate::cpu_cluster.cpus0.data     0.159244                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus0.dcache.overallMshrMissRate::cpu_cluster.cpus0.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus0.dcache.overallMshrMissRate::total     0.219713                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 62940.340418                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::total 62940.340418                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 62940.658075                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus0.dcache.prefetcher 64485.349298                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::total 63365.784700                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 14791.666667                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::total 14791.666667                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.replacements        95299                       # number of replacements (Count)
system.cpu_cluster.cpus0.dcache.CleanInvalidReq.missLatency::cpu_cluster.cpus0.data        57250                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.CleanInvalidReq.missLatency::total        57250                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMissLatency::cpu_cluster.cpus0.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMisses::cpu_cluster.cpus0.data            8                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMisses::total            8                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus0.data       126750                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissLatency::total       126750                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus0.data 15843.750000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMshrMissLatency::total 15843.750000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.HardPFReq.mshrMisses::cpu_cluster.cpus0.dcache.prefetcher        26370                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.HardPFReq.mshrMisses::total        26370                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.HardPFReq.mshrMissLatency::cpu_cluster.cpus0.dcache.prefetcher   1700478661                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.HardPFReq.mshrMissLatency::total   1700478661                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.HardPFReq.mshrMissRate::cpu_cluster.cpus0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus0.dcache.prefetcher 64485.349298                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.HardPFReq.avgMshrMissLatency::total 64485.349298                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus0.data          321                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMisses::total          321                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus0.data      4574250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissLatency::total      4574250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus0.data        14250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.InvalidateReq.avgMshrMissLatency::total        14250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::cpu_cluster.cpus0.data            1                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::total            1                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::cpu_cluster.cpus0.data            1                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus0.data        84500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::total        84500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::cpu_cluster.cpus0.data            2                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::total            2                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::cpu_cluster.cpus0.data     0.500000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::total     0.500000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus0.data        84500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::total        84500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus0.data            1                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrHits::total            1                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus0.dcache.ReadReq.hits::cpu_cluster.cpus0.data       247524                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus0.dcache.ReadReq.hits::total       247524                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus0.dcache.ReadReq.misses::cpu_cluster.cpus0.data        40948                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus0.dcache.ReadReq.misses::total        40948                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus0.dcache.ReadReq.missLatency::cpu_cluster.cpus0.data   2613191750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.ReadReq.missLatency::total   2613191750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.ReadReq.accesses::cpu_cluster.cpus0.data       288472                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus0.dcache.ReadReq.accesses::total       288472                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus0.dcache.ReadReq.missRate::cpu_cluster.cpus0.data     0.141948                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.ReadReq.missRate::total     0.141948                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus0.data 63817.323190                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::total 63817.323190                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::cpu_cluster.cpus0.data            3                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::total            3                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::cpu_cluster.cpus0.data        40945                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::total        40945                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data           16                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::total           16                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.data   2602833500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::total   2602833500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data       710000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::total       710000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus0.data     0.141938                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::total     0.141938                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.data 63569.019416                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::total 63569.019416                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data        44375                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::total        44375                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.SoftPFExReq.hits::cpu_cluster.cpus0.data            1                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus0.dcache.SoftPFExReq.hits::total            1                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus0.dcache.SoftPFExReq.misses::cpu_cluster.cpus0.data            1                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus0.dcache.SoftPFExReq.misses::total            1                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus0.dcache.SoftPFExReq.accesses::cpu_cluster.cpus0.data            2                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus0.dcache.SoftPFExReq.accesses::total            2                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus0.dcache.SoftPFExReq.missRate::cpu_cluster.cpus0.data     0.500000                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.SoftPFExReq.missRate::total     0.500000                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus0.data            1                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMisses::total            1                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus0.data        85000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissLatency::total        85000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus0.data     0.500000                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissRate::total     0.500000                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus0.data        85000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.SoftPFExReq.avgMshrMissLatency::total        85000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.StoreCondReq.hits::cpu_cluster.cpus0.data            2                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus0.dcache.StoreCondReq.hits::total            2                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::cpu_cluster.cpus0.data            2                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::total            2                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus0.dcache.WriteLineReq.hits::cpu_cluster.cpus0.data            6                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus0.dcache.WriteLineReq.hits::total            6                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus0.dcache.WriteLineReq.misses::cpu_cluster.cpus0.data        17512                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus0.dcache.WriteLineReq.misses::total        17512                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::cpu_cluster.cpus0.data   1120935500                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::total   1120935500                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::cpu_cluster.cpus0.data        17518                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::total        17518                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::cpu_cluster.cpus0.data     0.999657                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::total     0.999657                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus0.data 64009.564870                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::total 64009.564870                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus0.data        17234                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus0.dcache.WriteLineReq.mshrHits::total        17234                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus0.data          278                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::total          278                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus0.data      4102500                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::total      4102500                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus0.data     0.015869                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::total     0.015869                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus0.data 14757.194245                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::total 14757.194245                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.WriteReq.hits::cpu_cluster.cpus0.data        82360                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus0.dcache.WriteReq.hits::total        82360                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus0.dcache.WriteReq.misses::cpu_cluster.cpus0.data        47740                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus0.dcache.WriteReq.misses::total        47740                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus0.dcache.WriteReq.missLatency::cpu_cluster.cpus0.data   2918803000                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.WriteReq.missLatency::total   2918803000                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.WriteReq.accesses::cpu_cluster.cpus0.data       130100                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus0.dcache.WriteReq.accesses::total       130100                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus0.dcache.WriteReq.missRate::cpu_cluster.cpus0.data     0.366949                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.WriteReq.missRate::total     0.366949                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus0.data 61139.568496                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::total 61139.568496                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::cpu_cluster.cpus0.data        19519                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::total        19519                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::cpu_cluster.cpus0.data        28221                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::total        28221                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data           32                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::total           32                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus0.data   1763893000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::total   1763893000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus0.data     0.216918                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::total     0.216918                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus0.data 62502.852486                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::total 62502.852486                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus0.dcache.prefetcher.demandMshrMisses        69444                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.pfIssued        27225                       # number of hwpf issued (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.pfUnused           91                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.pfUseful         8770                       # number of useful prefetch (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.accuracy     0.322130                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.coverage     0.112128                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.pfHitInCache          847                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.pfHitInMSHR            8                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.pfLate          855                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.pfIdentified        78209                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.pfBufferHit        33527                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.pfRemovedDemand           47                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.pfRemovedFull          309                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.pfSpanPage         6015                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.cpus0.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus0.dcache.tags.tagsInUse   508.996804                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus0.dcache.tags.totalRefs       425712                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus0.dcache.tags.sampledRefs        95811                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus0.dcache.tags.avgRefs     4.443248                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus0.dcache.tags.warmupTick     54275500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus0.dcache.tags.occupancies::cpu_cluster.cpus0.data    58.220384                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus0.dcache.tags.occupancies::cpu_cluster.cpus0.dcache.prefetcher   450.776420                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus0.dcache.tags.avgOccs::cpu_cluster.cpus0.data     0.113712                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus0.dcache.tags.avgOccs::cpu_cluster.cpus0.dcache.prefetcher     0.880423                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus0.dcache.tags.avgOccs::total     0.994134                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus0.dcache.tags.occupanciesTaskId::1022          451                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus0.dcache.tags.occupanciesTaskId::1024           58                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus0.dcache.tags.ageTaskId_1022::4          451                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::4           58                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus0.dcache.tags.ratioOccsTaskId::1022     0.880859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus0.dcache.tags.ratioOccsTaskId::1024     0.113281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus0.dcache.tags.tagAccesses      1841511                       # Number of tag accesses (Count)
system.cpu_cluster.cpus0.dcache.tags.dataAccesses      1841511                       # Number of data accesses (Count)
system.cpu_cluster.cpus0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.cpu_cluster.cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.cpu_cluster.cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus0.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu_cluster.cpus0.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus0.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu_cluster.cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus0.executeStats0.numDiscardedOps    350719302                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus0.fetch2.intInstructions       481647                       # Number of integer instructions successfully decoded (Count)
system.cpu_cluster.cpus0.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
system.cpu_cluster.cpus0.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu_cluster.cpus0.fetch2.loadInstructions       140544                       # Number of memory load instructions successfully decoded (Count)
system.cpu_cluster.cpus0.fetch2.storeInstructions       144852                       # Number of memory store instructions successfully decoded (Count)
system.cpu_cluster.cpus0.fetch2.amoInstructions            1                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu_cluster.cpus0.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus0.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus0.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus0.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus0.icache.demandHits::cpu_cluster.cpus0.inst       537459                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus0.icache.demandHits::total       537459                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus0.icache.overallHits::cpu_cluster.cpus0.inst       537459                       # number of overall hits (Count)
system.cpu_cluster.cpus0.icache.overallHits::total       537459                       # number of overall hits (Count)
system.cpu_cluster.cpus0.icache.demandMisses::cpu_cluster.cpus0.inst          380                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus0.icache.demandMisses::total          380                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus0.icache.overallMisses::cpu_cluster.cpus0.inst          380                       # number of overall misses (Count)
system.cpu_cluster.cpus0.icache.overallMisses::total          380                       # number of overall misses (Count)
system.cpu_cluster.cpus0.icache.demandMissLatency::cpu_cluster.cpus0.inst     22671750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus0.icache.demandMissLatency::total     22671750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus0.icache.overallMissLatency::cpu_cluster.cpus0.inst     22671750                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus0.icache.overallMissLatency::total     22671750                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus0.icache.demandAccesses::cpu_cluster.cpus0.inst       537839                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus0.icache.demandAccesses::total       537839                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus0.icache.overallAccesses::cpu_cluster.cpus0.inst       537839                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus0.icache.overallAccesses::total       537839                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus0.icache.demandMissRate::cpu_cluster.cpus0.inst     0.000707                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus0.icache.demandMissRate::total     0.000707                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus0.icache.overallMissRate::cpu_cluster.cpus0.inst     0.000707                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus0.icache.overallMissRate::total     0.000707                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus0.icache.demandAvgMissLatency::cpu_cluster.cpus0.inst 59662.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus0.icache.demandAvgMissLatency::total 59662.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus0.icache.overallAvgMissLatency::cpu_cluster.cpus0.inst 59662.500000                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus0.icache.overallAvgMissLatency::total 59662.500000                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus0.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus0.icache.demandMshrMisses::cpu_cluster.cpus0.inst          380                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus0.icache.demandMshrMisses::total          380                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus0.icache.overallMshrMisses::cpu_cluster.cpus0.inst          380                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus0.icache.overallMshrMisses::total          380                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus0.icache.overallMshrUncacheable::cpu_cluster.cpus0.inst    140285550                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus0.icache.overallMshrUncacheable::total    140285550                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus0.icache.demandMshrMissLatency::cpu_cluster.cpus0.inst     22576750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.icache.demandMshrMissLatency::total     22576750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.icache.overallMshrMissLatency::cpu_cluster.cpus0.inst     22576750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.icache.overallMshrMissLatency::total     22576750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.icache.overallMshrUncacheableLatency::cpu_cluster.cpus0.inst 7014287419000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus0.icache.overallMshrUncacheableLatency::total 7014287419000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus0.icache.demandMshrMissRate::cpu_cluster.cpus0.inst     0.000707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus0.icache.demandMshrMissRate::total     0.000707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus0.icache.overallMshrMissRate::cpu_cluster.cpus0.inst     0.000707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus0.icache.overallMshrMissRate::total     0.000707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 59412.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::total 59412.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 59412.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::total 59412.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.inst 50000.070706                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus0.icache.overallAvgMshrUncacheableLatency::total 50000.070706                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus0.icache.replacements           68                       # number of replacements (Count)
system.cpu_cluster.cpus0.icache.ReadReq.hits::cpu_cluster.cpus0.inst       537459                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus0.icache.ReadReq.hits::total       537459                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus0.icache.ReadReq.misses::cpu_cluster.cpus0.inst          380                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus0.icache.ReadReq.misses::total          380                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus0.icache.ReadReq.missLatency::cpu_cluster.cpus0.inst     22671750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus0.icache.ReadReq.missLatency::total     22671750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus0.icache.ReadReq.accesses::cpu_cluster.cpus0.inst       537839                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus0.icache.ReadReq.accesses::total       537839                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus0.icache.ReadReq.missRate::cpu_cluster.cpus0.inst     0.000707                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus0.icache.ReadReq.missRate::total     0.000707                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::cpu_cluster.cpus0.inst 59662.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::total 59662.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::cpu_cluster.cpus0.inst          380                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::total          380                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus0.inst    140285550                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheable::total    140285550                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.inst     22576750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::total     22576750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.inst 7014287419000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheableLatency::total 7014287419000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::cpu_cluster.cpus0.inst     0.000707                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::total     0.000707                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 59412.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::total 59412.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus0.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.inst 50000.070706                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus0.icache.ReadReq.avgMshrUncacheableLatency::total 50000.070706                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus0.icache.tags.tagsInUse   309.864874                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus0.icache.tags.totalRefs       537839                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus0.icache.tags.sampledRefs          380                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus0.icache.tags.avgRefs  1415.365789                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus0.icache.tags.warmupTick     53758500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus0.icache.tags.occupancies::cpu_cluster.cpus0.inst   309.864874                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus0.icache.tags.avgOccs::cpu_cluster.cpus0.inst     0.605205                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus0.icache.tags.avgOccs::total     0.605205                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus0.icache.tags.occupanciesTaskId::1024          310                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::4          310                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus0.icache.tags.ratioOccsTaskId::1024     0.605469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus0.icache.tags.tagAccesses      1076058                       # Number of tag accesses (Count)
system.cpu_cluster.cpus0.icache.tags.dataAccesses      1076058                       # Number of data accesses (Count)
system.cpu_cluster.cpus0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus0.mmu.alignFaults            0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus0.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus0.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus0.mmu.permsFaults            0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus0.mmu.dtb.readHits       288876                       # Read hits (Count)
system.cpu_cluster.cpus0.mmu.dtb.readMisses            8                       # Read misses (Count)
system.cpu_cluster.cpus0.mmu.dtb.writeHits       147956                       # Write hits (Count)
system.cpu_cluster.cpus0.mmu.dtb.writeMisses            9                       # Write misses (Count)
system.cpu_cluster.cpus0.mmu.dtb.inserts           13                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus0.mmu.dtb.flushTlb            2                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus0.mmu.dtb.flushedEntries            1                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus0.mmu.dtb.readAccesses       288884                       # Read accesses (Count)
system.cpu_cluster.cpus0.mmu.dtb.writeAccesses       147965                       # Write accesses (Count)
system.cpu_cluster.cpus0.mmu.dtb.hits          436832                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus0.mmu.dtb.misses            17                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus0.mmu.dtb.accesses       436849                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus0.mmu.dtb_walker.walks           17                       # Table walker walks requested (Count)
system.cpu_cluster.cpus0.mmu.dtb_walker.walksLongDescriptor           17                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           12                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3            1                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::samples           17                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::0           17    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::total           17                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::samples           13                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::mean 70826.923077                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::gmean 24056.003682                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::stdev 78320.414578                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::0-16383            7     53.85%     53.85% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::65536-81919            1      7.69%     61.54% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::114688-131071            1      7.69%     69.23% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::131072-147455            1      7.69%     76.92% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::163840-180223            2     15.38%     92.31% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::196608-212991            1      7.69%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::total           13                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::samples     54183500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::0     54183500    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::total     54183500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::4KiB            1      7.69%      7.69% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::2MiB           12     92.31%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::total           13                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Data           17                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::total           17                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Data           13                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::total           13                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin::total           30                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus0.mmu.itb.instHits       537840                       # Inst hits (Count)
system.cpu_cluster.cpus0.mmu.itb.instMisses            8                       # Inst misses (Count)
system.cpu_cluster.cpus0.mmu.itb.inserts            8                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus0.mmu.itb.flushTlb            2                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus0.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus0.mmu.itb.instAccesses       537848                       # Inst accesses (Count)
system.cpu_cluster.cpus0.mmu.itb.hits          537840                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus0.mmu.itb.misses             8                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus0.mmu.itb.accesses       537848                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus0.mmu.itb_walker.walks            8                       # Table walker walks requested (Count)
system.cpu_cluster.cpus0.mmu.itb_walker.walksLongDescriptor            8                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::samples            8                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::0            8    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::total            8                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::samples            8                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::mean 70718.750000                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::gmean 39495.458815                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::stdev 62142.755798                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::0-16383            3     37.50%     37.50% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::49152-65535            2     25.00%     62.50% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::114688-131071            1     12.50%     75.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::131072-147455            1     12.50%     87.50% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::147456-163839            1     12.50%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::total            8                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::samples     53579500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::0     53579500    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::total     53579500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::2MiB            8    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::total            8                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Inst            8                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::total            8                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Inst            8                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::total            8                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin::total           16                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus0.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus0.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus0.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus0.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus0.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus0.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus0.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus0.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus0.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus0.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::ON 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus0.thread_0.numInsts     71438608                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus0.thread_0.numOps     71578034                       # Number of Ops committed (Count)
system.cpu_cluster.cpus0.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus1.numCycles               7314                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus1.cpi               152.375000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus1.ipc                 0.006563                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus1.quiesceCycles             30                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus1.branchPred.lookups           28                       # Number of BP lookups (Count)
system.cpu_cluster.cpus1.branchPred.condPredicted           21                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus1.branchPred.condIncorrect            4                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus1.branchPred.BTBLookups            4                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus1.branchPred.BTBUpdates            4                       # Number of BTB updates (Count)
system.cpu_cluster.cpus1.branchPred.BTBHits            0                       # Number of BTB hits (Count)
system.cpu_cluster.cpus1.branchPred.BTBHitRatio     0.000000                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus1.branchPred.RASUsed            0                       # Number of times the RAS was used to get a target. (Count)
system.cpu_cluster.cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.cpu_cluster.cpus1.branchPred.indirectLookups            8                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus1.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus1.branchPred.indirectMisses            8                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus1.commitStats0.numInsts           48                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus1.commitStats0.numOps           49                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus1.commitStats0.cpi   152.375000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus1.commitStats0.ipc     0.006563                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.cpu_cluster.cpus1.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus1.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu_cluster.cpus1.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu_cluster.cpus1.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu_cluster.cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::IntAlu           39     79.59%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::IntMult            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::IntDiv            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::FloatAdd            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::FloatCmp            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::FloatCvt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::FloatMult            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::FloatDiv            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::FloatMisc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdAdd            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdAlu            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdCmp            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdCvt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdMisc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdMult            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdShift            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdDiv            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdAes            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::Matrix            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::MatrixMov            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::MatrixOP            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::MemRead            7     14.29%     93.88% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::MemWrite            3      6.12%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.commitStats0.committedInstType::total           49                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus1.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus1.dcache.overallMshrUncacheable::cpu_cluster.cpus1.data           10                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus1.dcache.overallMshrUncacheable::total           10                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus1.data       427250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::total       427250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data        42725                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::total        42725                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus1.dcache.replacements            0                       # number of replacements (Count)
system.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::total            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data       427250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::total       427250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 61035.714286                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::total 61035.714286                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::total            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus1.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.cpus1.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus1.dcache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus1.dcache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus1.dcache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus1.dcache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus1.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus1.dcache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu_cluster.cpus1.dcache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu_cluster.cpus1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.cpu_cluster.cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.cpu_cluster.cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus1.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu_cluster.cpus1.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus1.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu_cluster.cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus1.executeStats0.numDiscardedOps           39                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus1.fetch2.intInstructions          113                       # Number of integer instructions successfully decoded (Count)
system.cpu_cluster.cpus1.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
system.cpu_cluster.cpus1.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu_cluster.cpus1.fetch2.loadInstructions           40                       # Number of memory load instructions successfully decoded (Count)
system.cpu_cluster.cpus1.fetch2.storeInstructions           23                       # Number of memory store instructions successfully decoded (Count)
system.cpu_cluster.cpus1.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu_cluster.cpus1.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus1.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus1.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus1.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus1.fetchStats0.numFetchSuspends            2                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus1.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus1.icache.overallMshrUncacheable::cpu_cluster.cpus1.inst           31                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus1.icache.overallMshrUncacheable::total           31                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus1.icache.overallMshrUncacheableLatency::cpu_cluster.cpus1.inst      1745750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus1.icache.overallMshrUncacheableLatency::total      1745750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus1.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.inst 56314.516129                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus1.icache.overallAvgMshrUncacheableLatency::total 56314.516129                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus1.icache.replacements            0                       # number of replacements (Count)
system.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus1.inst           31                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheable::total           31                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.inst      1745750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheableLatency::total      1745750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus1.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.inst 56314.516129                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus1.icache.ReadReq.avgMshrUncacheableLatency::total 56314.516129                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus1.icache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus1.icache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus1.icache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus1.icache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus1.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus1.icache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu_cluster.cpus1.icache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu_cluster.cpus1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus1.mmu.alignFaults            0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus1.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus1.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus1.mmu.permsFaults            0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus1.mmu.dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus1.mmu.dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus1.mmu.dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus1.mmu.dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus1.mmu.dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus1.mmu.dtb.flushTlb            1                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus1.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus1.mmu.dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus1.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus1.mmu.dtb.hits               0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus1.mmu.dtb.misses             0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus1.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus1.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus1.mmu.itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus1.mmu.itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus1.mmu.itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus1.mmu.itb.flushTlb            1                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus1.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus1.mmu.itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus1.mmu.itb.hits               0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus1.mmu.itb.misses             0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus1.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus1.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus1.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus1.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus1.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus1.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus1.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus1.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus1.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus1.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus1.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus1.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus1.power_state.numTransitions            3                       # Number of power state transitions (Count)
system.cpu_cluster.cpus1.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus1.power_state.ticksClkGated::mean 3579638350000.500000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus1.power_state.ticksClkGated::stdev 5062373102606.586914                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus1.power_state.ticksClkGated::underflows            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus1.power_state.ticksClkGated::overflows            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus1.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus1.power_state.ticksClkGated::max_value 7159276699750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus1.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::ON      1778499                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 7159276700001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus1.thread_0.numInsts           48                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus1.thread_0.numOps           49                       # Number of Ops committed (Count)
system.cpu_cluster.cpus1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus2.numCycles               7338                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus2.cpi               152.875000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus2.ipc                 0.006541                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus2.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus2.quiesceCycles              6                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus2.branchPred.lookups           28                       # Number of BP lookups (Count)
system.cpu_cluster.cpus2.branchPred.condPredicted           21                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus2.branchPred.condIncorrect            4                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus2.branchPred.BTBLookups            4                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus2.branchPred.BTBUpdates            4                       # Number of BTB updates (Count)
system.cpu_cluster.cpus2.branchPred.BTBHits            0                       # Number of BTB hits (Count)
system.cpu_cluster.cpus2.branchPred.BTBHitRatio     0.000000                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus2.branchPred.RASUsed            0                       # Number of times the RAS was used to get a target. (Count)
system.cpu_cluster.cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.cpu_cluster.cpus2.branchPred.indirectLookups            8                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus2.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus2.branchPred.indirectMisses            8                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus2.commitStats0.numInsts           48                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus2.commitStats0.numOps           49                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus2.commitStats0.cpi   152.875000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus2.commitStats0.ipc     0.006541                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.cpu_cluster.cpus2.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus2.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu_cluster.cpus2.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu_cluster.cpus2.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu_cluster.cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::IntAlu           39     79.59%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::IntMult            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::IntDiv            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::FloatAdd            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::FloatCmp            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::FloatCvt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::FloatMult            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::FloatDiv            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::FloatMisc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdAdd            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdAlu            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdCmp            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdCvt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdMisc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdMult            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdShift            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdDiv            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdAes            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::Matrix            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::MatrixMov            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::MatrixOP            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::MemRead            7     14.29%     93.88% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::MemWrite            3      6.12%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.commitStats0.committedInstType::total           49                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus2.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus2.dcache.overallMshrUncacheable::cpu_cluster.cpus2.data           10                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus2.dcache.overallMshrUncacheable::total           10                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus2.data       533250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::total       533250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data        53325                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::total        53325                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus2.dcache.replacements            0                       # number of replacements (Count)
system.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::total            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data       533250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::total       533250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 76178.571429                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::total 76178.571429                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::total            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus2.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.cpus2.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus2.dcache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus2.dcache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus2.dcache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus2.dcache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus2.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus2.dcache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu_cluster.cpus2.dcache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu_cluster.cpus2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.cpu_cluster.cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.cpu_cluster.cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus2.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu_cluster.cpus2.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus2.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu_cluster.cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus2.executeStats0.numDiscardedOps           39                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus2.fetch2.intInstructions          113                       # Number of integer instructions successfully decoded (Count)
system.cpu_cluster.cpus2.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
system.cpu_cluster.cpus2.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu_cluster.cpus2.fetch2.loadInstructions           40                       # Number of memory load instructions successfully decoded (Count)
system.cpu_cluster.cpus2.fetch2.storeInstructions           23                       # Number of memory store instructions successfully decoded (Count)
system.cpu_cluster.cpus2.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu_cluster.cpus2.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus2.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus2.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus2.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus2.fetchStats0.numFetchSuspends            2                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus2.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus2.icache.overallMshrUncacheable::cpu_cluster.cpus2.inst           31                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus2.icache.overallMshrUncacheable::total           31                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus2.icache.overallMshrUncacheableLatency::cpu_cluster.cpus2.inst      1768750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus2.icache.overallMshrUncacheableLatency::total      1768750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus2.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.inst 57056.451613                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus2.icache.overallAvgMshrUncacheableLatency::total 57056.451613                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus2.icache.replacements            0                       # number of replacements (Count)
system.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus2.inst           31                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheable::total           31                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.inst      1768750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheableLatency::total      1768750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus2.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.inst 57056.451613                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus2.icache.ReadReq.avgMshrUncacheableLatency::total 57056.451613                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus2.icache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus2.icache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus2.icache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus2.icache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus2.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus2.icache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu_cluster.cpus2.icache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu_cluster.cpus2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus2.mmu.alignFaults            0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus2.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus2.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus2.mmu.permsFaults            0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus2.mmu.dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus2.mmu.dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus2.mmu.dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus2.mmu.dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus2.mmu.dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus2.mmu.dtb.flushTlb            1                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus2.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus2.mmu.dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus2.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus2.mmu.dtb.hits               0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus2.mmu.dtb.misses             0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus2.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus2.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus2.mmu.itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus2.mmu.itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus2.mmu.itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus2.mmu.itb.flushTlb            1                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus2.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus2.mmu.itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus2.mmu.itb.hits               0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus2.mmu.itb.misses             0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus2.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus2.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus2.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus2.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus2.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus2.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus2.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus2.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus2.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus2.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus2.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus2.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus2.power_state.numTransitions            3                       # Number of power state transitions (Count)
system.cpu_cluster.cpus2.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus2.power_state.ticksClkGated::mean 3579638347000.500000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus2.power_state.ticksClkGated::stdev 5062373098363.946289                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus2.power_state.ticksClkGated::underflows            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus2.power_state.ticksClkGated::overflows            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus2.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus2.power_state.ticksClkGated::max_value 7159276693750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus2.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::ON      1784499                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 7159276694001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus2.thread_0.numInsts           48                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus2.thread_0.numOps           49                       # Number of Ops committed (Count)
system.cpu_cluster.cpus2.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus3.numCycles               7454                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus3.cpi               155.291667                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus3.ipc                 0.006439                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus3.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus3.quiesceCycles             30                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus3.branchPred.lookups           28                       # Number of BP lookups (Count)
system.cpu_cluster.cpus3.branchPred.condPredicted           21                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus3.branchPred.condIncorrect            4                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus3.branchPred.BTBLookups            4                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus3.branchPred.BTBUpdates            4                       # Number of BTB updates (Count)
system.cpu_cluster.cpus3.branchPred.BTBHits            0                       # Number of BTB hits (Count)
system.cpu_cluster.cpus3.branchPred.BTBHitRatio     0.000000                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus3.branchPred.RASUsed            0                       # Number of times the RAS was used to get a target. (Count)
system.cpu_cluster.cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.cpu_cluster.cpus3.branchPred.indirectLookups            8                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus3.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus3.branchPred.indirectMisses            8                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus3.commitStats0.numInsts           48                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus3.commitStats0.numOps           49                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus3.commitStats0.cpi   155.291667                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus3.commitStats0.ipc     0.006439                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.cpu_cluster.cpus3.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus3.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu_cluster.cpus3.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu_cluster.cpus3.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu_cluster.cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::IntAlu           39     79.59%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::IntMult            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::IntDiv            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::FloatAdd            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::FloatCmp            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::FloatCvt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::FloatMult            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::FloatDiv            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::FloatMisc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdAdd            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdAlu            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdCmp            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdCvt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdMisc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdMult            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdShift            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdDiv            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdAes            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::Matrix            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::MatrixMov            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::MatrixOP            0      0.00%     79.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::MemRead            7     14.29%     93.88% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::MemWrite            3      6.12%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.commitStats0.committedInstType::total           49                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus3.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus3.dcache.overallMshrUncacheable::cpu_cluster.cpus3.data           10                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus3.dcache.overallMshrUncacheable::total           10                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus3.data       545250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::total       545250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data        54525                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::total        54525                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus3.dcache.replacements            0                       # number of replacements (Count)
system.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::total            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data       545250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::total       545250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 77892.857143                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::total 77892.857143                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::total            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus3.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.cpus3.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus3.dcache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus3.dcache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus3.dcache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus3.dcache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus3.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus3.dcache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu_cluster.cpus3.dcache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu_cluster.cpus3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.cpu_cluster.cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.cpu_cluster.cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus3.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu_cluster.cpus3.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus3.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu_cluster.cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus3.executeStats0.numDiscardedOps           39                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus3.fetch2.intInstructions          113                       # Number of integer instructions successfully decoded (Count)
system.cpu_cluster.cpus3.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
system.cpu_cluster.cpus3.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu_cluster.cpus3.fetch2.loadInstructions           40                       # Number of memory load instructions successfully decoded (Count)
system.cpu_cluster.cpus3.fetch2.storeInstructions           23                       # Number of memory store instructions successfully decoded (Count)
system.cpu_cluster.cpus3.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu_cluster.cpus3.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus3.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus3.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus3.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus3.fetchStats0.numFetchSuspends            2                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus3.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus3.icache.overallMshrUncacheable::cpu_cluster.cpus3.inst           31                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus3.icache.overallMshrUncacheable::total           31                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus3.icache.overallMshrUncacheableLatency::cpu_cluster.cpus3.inst      1791750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus3.icache.overallMshrUncacheableLatency::total      1791750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus3.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.inst 57798.387097                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus3.icache.overallAvgMshrUncacheableLatency::total 57798.387097                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus3.icache.replacements            0                       # number of replacements (Count)
system.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus3.inst           31                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheable::total           31                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.inst      1791750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheableLatency::total      1791750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus3.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.inst 57798.387097                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus3.icache.ReadReq.avgMshrUncacheableLatency::total 57798.387097                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus3.icache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus3.icache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus3.icache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus3.icache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus3.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus3.icache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu_cluster.cpus3.icache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu_cluster.cpus3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus3.mmu.alignFaults            0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus3.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus3.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus3.mmu.permsFaults            0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus3.mmu.dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus3.mmu.dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus3.mmu.dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus3.mmu.dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus3.mmu.dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus3.mmu.dtb.flushTlb            1                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus3.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus3.mmu.dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus3.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus3.mmu.dtb.hits               0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus3.mmu.dtb.misses             0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus3.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus3.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus3.mmu.itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus3.mmu.itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus3.mmu.itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus3.mmu.itb.flushTlb            1                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus3.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus3.mmu.itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus3.mmu.itb.hits               0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus3.mmu.itb.misses             0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus3.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus3.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus3.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus3.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus3.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus3.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus3.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus3.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus3.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus3.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus3.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus3.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus3.power_state.numTransitions            3                       # Number of power state transitions (Count)
system.cpu_cluster.cpus3.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus3.power_state.ticksClkGated::mean 3579638332500.500000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus3.power_state.ticksClkGated::stdev 5062373077857.849609                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus3.power_state.ticksClkGated::underflows            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus3.power_state.ticksClkGated::overflows            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus3.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus3.power_state.ticksClkGated::max_value 7159276664750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus3.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::ON      1813499                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 7159276665001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus3.thread_0.numInsts           48                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus3.thread_0.numOps           49                       # Number of Ops committed (Count)
system.cpu_cluster.cpus3.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.dtb_walker           12                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.itb_walker            8                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.inst           44                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.data            1                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total            65                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.dtb_walker           12                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.itb_walker            8                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.inst           44                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.data            1                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total           65                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker           11                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.itb_walker            8                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.inst          334                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.data        69162                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.dcache.prefetcher        26370                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total        95885                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker           11                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.itb_walker            8                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.inst          334                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.data        69162                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.dcache.prefetcher        26370                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total        95885                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker       870989                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker       529742                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.inst     22226000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.data   4331581999                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.dcache.prefetcher   1693305785                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total   6048514515                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker       870989                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker       529742                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.inst     22226000                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.data   4331581999                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.dcache.prefetcher   1693305785                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total   6048514515                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker           23                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker           16                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.inst          378                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.data        69163                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.dcache.prefetcher        26370                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total        95950                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker           23                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker           16                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.inst          378                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.data        69163                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.dcache.prefetcher        26370                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total        95950                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.478261                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.500000                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.inst     0.883598                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.data     0.999986                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.dcache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.999323                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.478261                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.500000                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.inst     0.883598                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.data     0.999986                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.dcache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.999323                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 79180.818182                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 66217.750000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.inst 66544.910180                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.data 62629.507519                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.dcache.prefetcher 64213.340349                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 63080.925223                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 79180.818182                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 66217.750000                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.inst 66544.910180                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.data 62629.507519                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.dcache.prefetcher 64213.340349                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 63080.925223                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs        79574                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs          544                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs   146.275735                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks        30474                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total         30474                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker            8                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.inst          334                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.data        69162                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.dcache.prefetcher        26370                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total        95885                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker           11                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker            8                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.inst          334                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.data        69162                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.dcache.prefetcher        26370                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total        95885                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus0.inst    140285550                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus0.data           48                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus1.inst           31                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus1.data           10                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus2.inst           31                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus2.data           10                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus3.inst           31                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus3.data           10                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total    140285721                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker       857239                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker       519742                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.inst     21808500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.data   4245129499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.dcache.prefetcher   1660343285                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total   5928658265                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker       857239                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker       519742                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.inst     21808500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.data   4245129499                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.dcache.prefetcher   1660343285                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total   5928658265                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus0.inst 6207645355995                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus0.data       590498                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus1.inst      1384995                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus1.data       314993                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus2.inst      1386239                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus2.data       296993                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus3.inst      1381989                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus3.data       301244                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total 6207651012946                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.478261                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.500000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.inst     0.883598                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.data     0.999986                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.dcache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.999323                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.478261                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.500000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.inst     0.883598                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.data     0.999986                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.dcache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.999323                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 77930.818182                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 64967.750000                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 65294.910180                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 61379.507519                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.dcache.prefetcher 62963.340349                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 61830.925223                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 77930.818182                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 64967.750000                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 65294.910180                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 61379.507519                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.dcache.prefetcher 62963.340349                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 61830.925223                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.inst 44250.069633                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 12302.041667                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.inst 44677.258065                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 31499.300000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.inst 44717.387097                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 29699.300000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.inst 44580.290323                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 30124.400000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 44250.056019                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements              79772                       # number of replacements (Count)
system.cpu_cluster.l2.CleanEvict.mshrMisses::writebacks           11                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.l2.CleanEvict.mshrMisses::total           11                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.l2.CleanInvalidReq.missLatency::cpu_cluster.cpus0.data        55000                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu_cluster.l2.CleanInvalidReq.missLatency::total        55000                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu_cluster.l2.CleanInvalidReq.avgMissLatency::cpu_cluster.cpus0.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu_cluster.l2.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu_cluster.l2.CleanInvalidReq.mshrMisses::cpu_cluster.cpus0.data            8                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu_cluster.l2.CleanInvalidReq.mshrMisses::total            8                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus0.data       112750                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::total       112750                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus0.data 14093.750000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::total 14093.750000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus0.data          278                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total          278                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus0.data          278                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total          278                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus0.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus0.data          599                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total          599                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus0.data      7628500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total      7628500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus0.data     2.154676                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     2.154676                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus0.data 12735.392321                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 12735.392321                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus0.data        28218                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total        28218                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus0.data   1749831000                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total   1749831000                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus0.data        28218                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total        28218                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus0.data 62011.163087                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 62011.163087                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus0.data        28218                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total        28218                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus0.data   1714558500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total   1714558500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus0.data 60761.163087                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 60761.163087                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus0.mmu.dtb_walker           12                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus0.mmu.itb_walker            8                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total           20                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus0.mmu.dtb_walker           11                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus0.mmu.itb_walker            8                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total           19                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker       870989                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker       529742                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total      1400731                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker           23                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus0.mmu.itb_walker           16                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total           39                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.478261                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.500000                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.487179                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 79180.818182                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 66217.750000                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 73722.684211                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker           11                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker            8                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total           19                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus0.inst    140285550                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data           16                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus1.inst           31                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus2.inst           31                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus3.inst           31                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total    140285680                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker       857239                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker       519742                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total      1376981                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.inst 6207645355995                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data       590498                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.inst      1384995                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data       314993                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.inst      1386239                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data       296993                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.inst      1381989                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data       301244                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total 6207651012946                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.478261                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.500000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.487179                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 77930.818182                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 64967.750000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 72472.684211                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.inst 44250.069633                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 36906.125000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.inst 44677.258065                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data        44999                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.inst 44717.387097                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 42427.571429                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.inst 44580.290323                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 43034.857143                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 44250.068952                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus0.inst           44                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus0.data            1                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total           45                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus0.inst          334                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus0.data        40944                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus0.dcache.prefetcher        26370                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total        67648                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus0.inst     22226000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus0.data   2581750999                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus0.dcache.prefetcher   1693305785                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total   4297282784                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus0.inst          378                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus0.data        40945                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus0.dcache.prefetcher        26370                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total        67693                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus0.inst     0.883598                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus0.data     0.999976                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus0.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.999335                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus0.inst 66544.910180                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus0.data 63055.661367                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus0.dcache.prefetcher 64213.340349                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 63524.166036                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus0.inst          334                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus0.data        40944                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus0.dcache.prefetcher        26370                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total        67648                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus0.inst     21808500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus0.data   2530570999                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus0.dcache.prefetcher   1660343285                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total   4212722784                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus0.inst     0.883598                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus0.data     0.999976                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus0.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.999335                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 65294.910180                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.data 61805.661367                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.dcache.prefetcher 62963.340349                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 62274.166036                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus0.data            4                       # number of UpgradeReq hits (Count)
system.cpu_cluster.l2.UpgradeReq.hits::total            4                       # number of UpgradeReq hits (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus0.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.WriteClean.hits::writebacks            3                       # number of WriteClean hits (Count)
system.cpu_cluster.l2.WriteClean.hits::total            3                       # number of WriteClean hits (Count)
system.cpu_cluster.l2.WriteClean.accesses::writebacks            3                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WriteClean.accesses::total            3                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data           32                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total           41                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks        46129                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total        46129                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks        46129                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total        46129                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16380.026395                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs           191315                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs          96156                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.989631                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick        53647000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks   251.844340                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus0.mmu.dtb_walker     0.001244                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus0.mmu.itb_walker     1.999170                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus0.inst   221.864723                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus0.data    59.032239                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus0.dcache.prefetcher 15845.284677                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.015371                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus0.mmu.dtb_walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus0.mmu.itb_walker     0.000122                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus0.inst     0.013542                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus0.data     0.003603                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus0.dcache.prefetcher     0.967119                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.999757                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022        15854                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023            2                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024          525                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::4        15854                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4          525                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.967651                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.000122                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.032043                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses        3167036                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses       3167036                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq    140285728                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp    140353422                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq           41                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp           41                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty        76603                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteClean            3                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict        98536                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq            4                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp            4                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq        28218                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp        28218                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq        67695                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanInvalidReq            8                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanInvalidResp            8                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq          599                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp          599                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus0.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port    280571925                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus0.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       287686                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus0.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port           32                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus0.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port           55                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus1.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port           62                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus1.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port           20                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus2.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port           62                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus2.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port           20                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus3.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port           62                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus3.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port           20                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total    280859944                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus0.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port   8978299328                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus0.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      9066896                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus0.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus0.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port          184                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus1.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port         1984                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus1.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port           64                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus2.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port         1984                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus2.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port           64                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus3.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port         1984                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus3.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port           64                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total   8987372680                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops               79783                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic       1950536                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples    140462126                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000001                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.000955                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0    140461998    100.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1          128      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::5            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::6            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::7            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::8            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total    140462126                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  35137077475                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy  70142964500                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy     47935250                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer12.occupancy        15500                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer12.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer13.occupancy         4250                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer13.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer18.occupancy        15500                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer18.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer19.occupancy         4250                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer19.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy         8000                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy        16009                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer6.occupancy        15500                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer7.occupancy         4250                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer7.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests       192102                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests        95582                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          113                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          113                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::WriteReq                    4                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                   4                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                        8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                        16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy                4999                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy                 4750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     30477.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.dtb_walker::samples        11.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.itb_walker::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus0.inst::samples      1177.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus0.data::samples     69166.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus0.dcache.prefetcher::samples     26370.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus1.data::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus2.data::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus3.data::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001342663000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1902                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1902                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2059002                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              28585                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       96737                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      30499                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     96737                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    30499                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                    18                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      27.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     9                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 96728                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                   22                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                30477                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   71734                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   22333                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2300                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     364                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1351                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1891                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   1925                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   1966                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   1925                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   1925                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   1933                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   1923                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   1929                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   1990                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   1928                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2059                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   1962                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   1916                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   1927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   1902                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1902                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      50.836488                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     33.457305                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    349.541687                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511          1898     99.79%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.11%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.05%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.05%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1902                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1902                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.011567                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.011078                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.129226                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1885     99.11%     99.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               12      0.63%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                5      0.26%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1902                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6190664                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1950704                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              864705.01442166                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              272472.15007185                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    4758094251                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      37395.82                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.dtb_walker          704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.itb_walker          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.inst        75328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.data      4426368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.dcache.prefetcher      1687680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.data            8                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.data            8                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.data            8                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1948800                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus0.data           32                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.dtb_walker 98.333931570644                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.itb_walker 71.515586596832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.inst 10521.730678058859                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.data 618270.125026258989                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.dcache.prefetcher 235733.252319806372                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.data 1.117431040575                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.data 1.117431040575                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.data 1.117431040575                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 272206.201484190533                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::cpu_cluster.cpus0.data 4.469724162302                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.dtb_walker           11                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.itb_walker            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.inst         1177                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.data        69168                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.dcache.prefetcher        26370                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.data            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.data            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.data            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        30477                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus0.data           22                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.dtb_walker       461750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.itb_walker       232500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.inst     28044000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.data   1859603529                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.dcache.prefetcher    717898906                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.data        32500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.data        18750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.data        18750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  99847823045                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus0.data   2671362000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.dtb_walker     41977.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.itb_walker     29062.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.inst     23826.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.data     26885.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.dcache.prefetcher     27224.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.data     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.data     18750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.data     18750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3276169.67                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus0.data 121425545.45                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.dtb_walker          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.itb_walker          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.inst        75328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.data      4426416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.dcache.prefetcher      1687680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.data            8                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.data            8                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.data            8                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6190664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus0.inst        75328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        75328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1950528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus0.data          176                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1950704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.dtb_walker           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.itb_walker            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus0.inst         1177                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus0.data        69168                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus0.dcache.prefetcher        26370                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus1.data            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus2.data            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus3.data            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           96737                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        30477                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu_cluster.cpus0.data           22                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          30499                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.dtb_walker           98                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.itb_walker           72                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.inst        10522                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.data       618277                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.dcache.prefetcher       235733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.data            1                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.data            1                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.data            1                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total            864705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus0.inst        10522                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         10522                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       272448                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu_cluster.cpus0.data           25                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           272472                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       272448                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.dtb_walker           98                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.itb_walker           72                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.inst        10522                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.data       618301                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.dcache.prefetcher       235733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.data            1                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.data            1                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.data            1                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total          1137177                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                96731                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               30454                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         6159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         6184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         6102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         6106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         6158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         5882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         6099                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         6496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5796                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         5760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5987                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1797                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2061                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2057                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         2017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         2021                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         2071                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         2017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         2037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1799                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1692                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1633                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1727                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1747                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1898                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               792604435                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             483655000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2606310685                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8193.90                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26943.90                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               86217                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              25954                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.13                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.22                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        15014                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   542.149993                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   342.894535                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   403.288966                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3090     20.58%     20.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2378     15.84%     36.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1159      7.72%     44.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          901      6.00%     50.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          794      5.29%     55.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          646      4.30%     59.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          558      3.72%     63.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          551      3.67%     67.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4937     32.88%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        15014                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               6190784                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1949056                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                0.864722                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                0.272242                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.20                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        54613860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        29027955                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      348089280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      83525220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 565147343280.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 105030047370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 2660716580160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  3331409227125                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   465.327510                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 6916275771254                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 239064020000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3938687246                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        52586100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        27950175                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      342570060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      75444660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 565147343280.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 105033302070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2660713839360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  3331393035705                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   465.325248                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 6916270937001                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF 239064020000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3943521499                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq            140285679                       # Transaction distribution (Count)
system.membus.transDist::ReadResp           140353346                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                  41                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                 41                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         30474                       # Transaction distribution (Count)
system.membus.transDist::WriteClean                 3                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             49197                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              28218                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             28218                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          67667                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq            8                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            599                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port       273799                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.bootmem.port    280569646                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total    280843491                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               280843491                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port      8141368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.bootmem.port   8978227324                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio           76                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total   8986368784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               8986368784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          140382225                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                140382225    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            140382225                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           375572577                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy                8251                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy              36834                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer2.occupancy        245498408626                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       701932474219                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         176163                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        79675                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.bytesRead::cpu_cluster.cpus0.inst   8978221184                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu_cluster.cpus0.data           68                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu_cluster.cpus1.inst         1984                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu_cluster.cpus1.data           40                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu_cluster.cpus2.inst         1984                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu_cluster.cpus2.data           40                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu_cluster.cpus3.inst         1984                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu_cluster.cpus3.data           40                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::total   8978227324                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::cpu_cluster.cpus0.inst   8978221184                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::cpu_cluster.cpus1.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::cpu_cluster.cpus2.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::cpu_cluster.cpus3.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::total   8978227136                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.numReads::cpu_cluster.cpus0.inst    140284706                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu_cluster.cpus0.data            9                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu_cluster.cpus1.inst           31                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu_cluster.cpus1.data            5                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu_cluster.cpus2.inst           31                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu_cluster.cpus2.data            5                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu_cluster.cpus3.inst           31                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu_cluster.cpus3.data            5                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::total     140284823                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.bwRead::cpu_cluster.cpus0.inst   1254067880                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu_cluster.cpus0.data            9                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu_cluster.cpus1.inst          277                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu_cluster.cpus1.data            6                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu_cluster.cpus2.inst          277                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu_cluster.cpus2.data            6                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu_cluster.cpus3.inst          277                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu_cluster.cpus3.data            6                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::total      1254068738                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::cpu_cluster.cpus0.inst   1254067880                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::cpu_cluster.cpus1.inst          277                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::cpu_cluster.cpus2.inst          277                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::cpu_cluster.cpus3.inst          277                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::total   1254068711                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu_cluster.cpus0.inst   1254067880                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu_cluster.cpus0.data            9                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu_cluster.cpus1.inst          277                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu_cluster.cpus1.data            6                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu_cluster.cpus2.inst          277                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu_cluster.cpus2.data            6                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu_cluster.cpus3.inst          277                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu_cluster.cpus3.data            6                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::total     1254068738                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7159278478500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        6                       # number of quiesce instructions executed (Count)
system.cpu_cluster.cpus0.idleCycles       27723639109                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu_cluster.cpus0.tickCycles         913474805                       # Number of cycles that the object actually ticked (Unspecified)
system.cpu_cluster.cpus1.idleCycles              7043                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu_cluster.cpus1.tickCycles               271                       # Number of cycles that the object actually ticked (Unspecified)
system.cpu_cluster.cpus2.idleCycles              7070                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu_cluster.cpus2.tickCycles               268                       # Number of cycles that the object actually ticked (Unspecified)
system.cpu_cluster.cpus3.idleCycles              7183                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu_cluster.cpus3.tickCycles               271                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
