#[doc = "Register `SSIFCR` reader"]
pub type R = crate::R<SsifcrSpec>;
#[doc = "Register `SSIFCR` writer"]
pub type W = crate::W<SsifcrSpec>;
#[doc = "Receive FIFO Data Register Reset\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Rfrst {
    #[doc = "0: Clears a receive data FIFO reset condition"]
    _0 = 0,
    #[doc = "1: Sets a receive data FIFO reset condition."]
    _1 = 1,
}
impl From<Rfrst> for bool {
    #[inline(always)]
    fn from(variant: Rfrst) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `RFRST` reader - Receive FIFO Data Register Reset"]
pub type RfrstR = crate::BitReader<Rfrst>;
impl RfrstR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Rfrst {
        match self.bits {
            false => Rfrst::_0,
            true => Rfrst::_1,
        }
    }
    #[doc = "Clears a receive data FIFO reset condition"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Rfrst::_0
    }
    #[doc = "Sets a receive data FIFO reset condition."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Rfrst::_1
    }
}
#[doc = "Field `RFRST` writer - Receive FIFO Data Register Reset"]
pub type RfrstW<'a, REG> = crate::BitWriter<'a, REG, Rfrst>;
impl<'a, REG> RfrstW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Clears a receive data FIFO reset condition"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Rfrst::_0)
    }
    #[doc = "Sets a receive data FIFO reset condition."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Rfrst::_1)
    }
}
#[doc = "Transmit FIFO Data Register Reset\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Tfrst {
    #[doc = "0: Clears a transmit data FIFO reset condition"]
    _0 = 0,
    #[doc = "1: Sets a transmit data FIFO reset condition."]
    _1 = 1,
}
impl From<Tfrst> for bool {
    #[inline(always)]
    fn from(variant: Tfrst) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `TFRST` reader - Transmit FIFO Data Register Reset"]
pub type TfrstR = crate::BitReader<Tfrst>;
impl TfrstR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Tfrst {
        match self.bits {
            false => Tfrst::_0,
            true => Tfrst::_1,
        }
    }
    #[doc = "Clears a transmit data FIFO reset condition"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Tfrst::_0
    }
    #[doc = "Sets a transmit data FIFO reset condition."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Tfrst::_1
    }
}
#[doc = "Field `TFRST` writer - Transmit FIFO Data Register Reset"]
pub type TfrstW<'a, REG> = crate::BitWriter<'a, REG, Tfrst>;
impl<'a, REG> TfrstW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Clears a transmit data FIFO reset condition"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Tfrst::_0)
    }
    #[doc = "Sets a transmit data FIFO reset condition."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Tfrst::_1)
    }
}
#[doc = "Receive Data Full Interrupt Output Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Rie {
    #[doc = "0: Disables receive data full interrupts"]
    _0 = 0,
    #[doc = "1: Enables receive data full interrupts."]
    _1 = 1,
}
impl From<Rie> for bool {
    #[inline(always)]
    fn from(variant: Rie) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `RIE` reader - Receive Data Full Interrupt Output Enable"]
pub type RieR = crate::BitReader<Rie>;
impl RieR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Rie {
        match self.bits {
            false => Rie::_0,
            true => Rie::_1,
        }
    }
    #[doc = "Disables receive data full interrupts"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Rie::_0
    }
    #[doc = "Enables receive data full interrupts."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Rie::_1
    }
}
#[doc = "Field `RIE` writer - Receive Data Full Interrupt Output Enable"]
pub type RieW<'a, REG> = crate::BitWriter<'a, REG, Rie>;
impl<'a, REG> RieW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Disables receive data full interrupts"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Rie::_0)
    }
    #[doc = "Enables receive data full interrupts."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Rie::_1)
    }
}
#[doc = "Transmit Data Empty Interrupt Output Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Tie {
    #[doc = "0: Disables transmit data empty interrupts"]
    _0 = 0,
    #[doc = "1: Enables transmit data empty interrupts."]
    _1 = 1,
}
impl From<Tie> for bool {
    #[inline(always)]
    fn from(variant: Tie) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `TIE` reader - Transmit Data Empty Interrupt Output Enable"]
pub type TieR = crate::BitReader<Tie>;
impl TieR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Tie {
        match self.bits {
            false => Tie::_0,
            true => Tie::_1,
        }
    }
    #[doc = "Disables transmit data empty interrupts"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Tie::_0
    }
    #[doc = "Enables transmit data empty interrupts."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Tie::_1
    }
}
#[doc = "Field `TIE` writer - Transmit Data Empty Interrupt Output Enable"]
pub type TieW<'a, REG> = crate::BitWriter<'a, REG, Tie>;
impl<'a, REG> TieW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Disables transmit data empty interrupts"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Tie::_0)
    }
    #[doc = "Enables transmit data empty interrupts."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Tie::_1)
    }
}
#[doc = "Byte Swap Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Bsw {
    #[doc = "0: Disables byte swap"]
    _0 = 0,
    #[doc = "1: Enables byte swap"]
    _1 = 1,
}
impl From<Bsw> for bool {
    #[inline(always)]
    fn from(variant: Bsw) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `BSW` reader - Byte Swap Enable"]
pub type BswR = crate::BitReader<Bsw>;
impl BswR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Bsw {
        match self.bits {
            false => Bsw::_0,
            true => Bsw::_1,
        }
    }
    #[doc = "Disables byte swap"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Bsw::_0
    }
    #[doc = "Enables byte swap"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Bsw::_1
    }
}
#[doc = "Field `BSW` writer - Byte Swap Enable"]
pub type BswW<'a, REG> = crate::BitWriter<'a, REG, Bsw>;
impl<'a, REG> BswW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Disables byte swap"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Bsw::_0)
    }
    #[doc = "Enables byte swap"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Bsw::_1)
    }
}
#[doc = "Software Reset\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Ssirst {
    #[doc = "0: Clears a software reset condition"]
    _0 = 0,
    #[doc = "1: Sets a software reset condition."]
    _1 = 1,
}
impl From<Ssirst> for bool {
    #[inline(always)]
    fn from(variant: Ssirst) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `SSIRST` reader - Software Reset"]
pub type SsirstR = crate::BitReader<Ssirst>;
impl SsirstR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Ssirst {
        match self.bits {
            false => Ssirst::_0,
            true => Ssirst::_1,
        }
    }
    #[doc = "Clears a software reset condition"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Ssirst::_0
    }
    #[doc = "Sets a software reset condition."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Ssirst::_1
    }
}
#[doc = "Field `SSIRST` writer - Software Reset"]
pub type SsirstW<'a, REG> = crate::BitWriter<'a, REG, Ssirst>;
impl<'a, REG> SsirstW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Clears a software reset condition"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Ssirst::_0)
    }
    #[doc = "Sets a software reset condition."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Ssirst::_1)
    }
}
#[doc = "AUDIO_MCK Enable in Mastermode Communication\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Aucke {
    #[doc = "0: Disables supply of AUDIO_MCK"]
    _0 = 0,
    #[doc = "1: Enables supply of AUDIO_MCK."]
    _1 = 1,
}
impl From<Aucke> for bool {
    #[inline(always)]
    fn from(variant: Aucke) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `AUCKE` reader - AUDIO_MCK Enable in Mastermode Communication"]
pub type AuckeR = crate::BitReader<Aucke>;
impl AuckeR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Aucke {
        match self.bits {
            false => Aucke::_0,
            true => Aucke::_1,
        }
    }
    #[doc = "Disables supply of AUDIO_MCK"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Aucke::_0
    }
    #[doc = "Enables supply of AUDIO_MCK."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Aucke::_1
    }
}
#[doc = "Field `AUCKE` writer - AUDIO_MCK Enable in Mastermode Communication"]
pub type AuckeW<'a, REG> = crate::BitWriter<'a, REG, Aucke>;
impl<'a, REG> AuckeW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Disables supply of AUDIO_MCK"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Aucke::_0)
    }
    #[doc = "Enables supply of AUDIO_MCK."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Aucke::_1)
    }
}
impl R {
    #[doc = "Bit 0 - Receive FIFO Data Register Reset"]
    #[inline(always)]
    pub fn rfrst(&self) -> RfrstR {
        RfrstR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Transmit FIFO Data Register Reset"]
    #[inline(always)]
    pub fn tfrst(&self) -> TfrstR {
        TfrstR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Receive Data Full Interrupt Output Enable"]
    #[inline(always)]
    pub fn rie(&self) -> RieR {
        RieR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Transmit Data Empty Interrupt Output Enable"]
    #[inline(always)]
    pub fn tie(&self) -> TieR {
        TieR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 11 - Byte Swap Enable"]
    #[inline(always)]
    pub fn bsw(&self) -> BswR {
        BswR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 16 - Software Reset"]
    #[inline(always)]
    pub fn ssirst(&self) -> SsirstR {
        SsirstR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 31 - AUDIO_MCK Enable in Mastermode Communication"]
    #[inline(always)]
    pub fn aucke(&self) -> AuckeR {
        AuckeR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Receive FIFO Data Register Reset"]
    #[inline(always)]
    pub fn rfrst(&mut self) -> RfrstW<'_, SsifcrSpec> {
        RfrstW::new(self, 0)
    }
    #[doc = "Bit 1 - Transmit FIFO Data Register Reset"]
    #[inline(always)]
    pub fn tfrst(&mut self) -> TfrstW<'_, SsifcrSpec> {
        TfrstW::new(self, 1)
    }
    #[doc = "Bit 2 - Receive Data Full Interrupt Output Enable"]
    #[inline(always)]
    pub fn rie(&mut self) -> RieW<'_, SsifcrSpec> {
        RieW::new(self, 2)
    }
    #[doc = "Bit 3 - Transmit Data Empty Interrupt Output Enable"]
    #[inline(always)]
    pub fn tie(&mut self) -> TieW<'_, SsifcrSpec> {
        TieW::new(self, 3)
    }
    #[doc = "Bit 11 - Byte Swap Enable"]
    #[inline(always)]
    pub fn bsw(&mut self) -> BswW<'_, SsifcrSpec> {
        BswW::new(self, 11)
    }
    #[doc = "Bit 16 - Software Reset"]
    #[inline(always)]
    pub fn ssirst(&mut self) -> SsirstW<'_, SsifcrSpec> {
        SsirstW::new(self, 16)
    }
    #[doc = "Bit 31 - AUDIO_MCK Enable in Mastermode Communication"]
    #[inline(always)]
    pub fn aucke(&mut self) -> AuckeW<'_, SsifcrSpec> {
        AuckeW::new(self, 31)
    }
}
#[doc = "FIFO Control Register\n\nYou can [`read`](crate::Reg::read) this register and get [`ssifcr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ssifcr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SsifcrSpec;
impl crate::RegisterSpec for SsifcrSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`ssifcr::R`](R) reader structure"]
impl crate::Readable for SsifcrSpec {}
#[doc = "`write(|w| ..)` method takes [`ssifcr::W`](W) writer structure"]
impl crate::Writable for SsifcrSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets SSIFCR to value 0"]
impl crate::Resettable for SsifcrSpec {}
