// Seed: 1872568512
module module_0 (
    input wand  module_0,
    input wire  id_1,
    input tri   id_2,
    input uwire id_3,
    input uwire id_4
);
  bit id_6;
  assign id_6 = 1'b0;
  always
    while (-1'b0) begin : LABEL_0
      if (1) id_6 <= id_1;
      else id_6 <= 1;
    end
  assign id_6 = 1;
  assign id_6 = id_6;
  integer [1 : -1] id_7;
  integer [-1 : 1  >>  1] id_8;
  ;
  logic id_9;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    input supply0 id_6,
    output logic id_7,
    output supply1 id_8
);
  logic [7:0]["" : -1 'b0] id_10;
  assign id_8 = 1;
  always @(-1 or posedge 1) begin : LABEL_0
    id_10[1] <= "";
  end
  always @(*) begin : LABEL_1
    id_7 <= -1;
  end
  module_0 modCall_1 (
      id_6,
      id_2,
      id_4,
      id_1,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
