{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577424165578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577424165578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 27 13:22:45 2019 " "Processing started: Fri Dec 27 13:22:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577424165578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577424165578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off End -c End " "Command: quartus_map --read_settings_files=on --write_settings_files=off End -c End" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577424165578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1577424166274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "end.v 3 3 " "Found 3 design units, including 3 entities, in source file end.v" { { "Info" "ISGN_ENTITY_NAME" "1 Roles " "Found entity 1: Roles" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577424166350 ""} { "Info" "ISGN_ENTITY_NAME" "2 Cactus " "Found entity 2: Cactus" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577424166350 ""} { "Info" "ISGN_ENTITY_NAME" "3 End " "Found entity 3: End" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577424166350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577424166350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC_N End.v(34) " "Verilog HDL Implicit Net warning at End.v(34): created implicit net for \"VGA_SYNC_N\"" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577424166350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "End " "Elaborating entity \"End\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577424166390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_SYNC_N End.v(34) " "Verilog HDL or VHDL warning at End.v(34): object \"VGA_SYNC_N\" assigned a value but never read" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1577424166390 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 End.v(59) " "Verilog HDL assignment warning at End.v(59): truncated value with size 32 to match size of target (13)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577424166406 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 End.v(81) " "Verilog HDL assignment warning at End.v(81): truncated value with size 32 to match size of target (13)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577424166406 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 End.v(133) " "Verilog HDL assignment warning at End.v(133): truncated value with size 32 to match size of target (25)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577424166406 "|End"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Roles Roles:roles_ " "Elaborating entity \"Roles\" for hierarchy \"Roles:roles_\"" {  } { { "End.v" "roles_" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577424166475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Roles.v(19) " "Verilog HDL assignment warning at Roles.v(19): truncated value with size 32 to match size of target (10)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Roles:roles_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Roles.v(25) " "Verilog HDL assignment warning at Roles.v(25): truncated value with size 32 to match size of target (8)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Roles:roles_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Roles.v(28) " "Verilog HDL assignment warning at Roles.v(28): truncated value with size 32 to match size of target (10)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Roles:roles_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Roles.v(29) " "Verilog HDL assignment warning at Roles.v(29): truncated value with size 32 to match size of target (8)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Roles:roles_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Point_X Roles.v(16) " "Verilog HDL Always Construct warning at Roles.v(16): inferring latch(es) for variable \"Point_X\", which holds its previous value in one or more paths through the always construct" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[0\] Roles.v(16) " "Inferred latch for \"Point_X\[0\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[1\] Roles.v(16) " "Inferred latch for \"Point_X\[1\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[2\] Roles.v(16) " "Inferred latch for \"Point_X\[2\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[3\] Roles.v(16) " "Inferred latch for \"Point_X\[3\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[4\] Roles.v(16) " "Inferred latch for \"Point_X\[4\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[5\] Roles.v(16) " "Inferred latch for \"Point_X\[5\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[6\] Roles.v(16) " "Inferred latch for \"Point_X\[6\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[7\] Roles.v(16) " "Inferred latch for \"Point_X\[7\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[8\] Roles.v(16) " "Inferred latch for \"Point_X\[8\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[9\] Roles.v(16) " "Inferred latch for \"Point_X\[9\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Roles:roles_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cactus Cactus:Cactus_ " "Elaborating entity \"Cactus\" for hierarchy \"Cactus:Cactus_\"" {  } { { "End.v" "Cactus_" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577424166475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Cactus.v(17) " "Verilog HDL assignment warning at Cactus.v(17): truncated value with size 32 to match size of target (10)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Cactus:Cactus_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Cactus.v(20) " "Verilog HDL assignment warning at Cactus.v(20): truncated value with size 32 to match size of target (10)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Cactus:Cactus_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Point_Y Cactus.v(14) " "Verilog HDL Always Construct warning at Cactus.v(14): inferring latch(es) for variable \"Point_Y\", which holds its previous value in one or more paths through the always construct" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[0\] Cactus.v(14) " "Inferred latch for \"Point_Y\[0\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[1\] Cactus.v(14) " "Inferred latch for \"Point_Y\[1\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[2\] Cactus.v(14) " "Inferred latch for \"Point_Y\[2\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[3\] Cactus.v(14) " "Inferred latch for \"Point_Y\[3\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[4\] Cactus.v(14) " "Inferred latch for \"Point_Y\[4\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[5\] Cactus.v(14) " "Inferred latch for \"Point_Y\[5\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[6\] Cactus.v(14) " "Inferred latch for \"Point_Y\[6\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[7\] Cactus.v(14) " "Inferred latch for \"Point_Y\[7\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[8\] Cactus.v(14) " "Inferred latch for \"Point_Y\[8\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[9\] Cactus.v(14) " "Inferred latch for \"Point_Y\[9\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577424166475 "|End|Cactus:Cactus_"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1577424167054 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1577424167054 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577424167255 "|End|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577424167255 "|End|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577424167255 "|End|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577424167255 "|End|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577424167255 "|End|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577424167255 "|End|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577424167255 "|End|VGA_R[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1577424167255 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1577424167398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1577424168278 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577424168278 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "433 " "Implemented 433 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1577424168363 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1577424168363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "401 " "Implemented 401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1577424168363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1577424168363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577424168401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 27 13:22:48 2019 " "Processing ended: Fri Dec 27 13:22:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577424168401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577424168401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577424168401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577424168401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577424170585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577424170585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 27 13:22:49 2019 " "Processing started: Fri Dec 27 13:22:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577424170585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1577424170585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off End -c End " "Command: quartus_fit --read_settings_files=off --write_settings_files=off End -c End" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1577424170585 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1577424170785 ""}
{ "Info" "0" "" "Project  = End" {  } {  } 0 0 "Project  = End" 0 0 "Fitter" 0 0 1577424170785 ""}
{ "Info" "0" "" "Revision = End" {  } {  } 0 0 "Revision = End" 0 0 "Fitter" 0 0 1577424170785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1577424170901 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "End EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"End\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1577424170908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577424170970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577424170970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577424170970 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1577424171108 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1577424171124 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577424171757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577424171757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577424171757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577424171757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577424171757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577424171757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577424171757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577424171757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577424171757 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1577424171757 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 832 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577424171757 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 834 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577424171757 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 836 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577424171757 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 838 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577424171757 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 840 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577424171757 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1577424171757 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1577424171772 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "End.sdc " "Synopsys Design Constraints File file not found: 'End.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1577424173345 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1577424173345 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1577424173345 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1577424173345 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1577424173345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577424173371 ""}  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 827 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577424173371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk25M  " "Automatically promoted node clk25M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577424173371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk25M~0 " "Destination node clk25M~0" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk25M~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 787 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577424173371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLOCK~output " "Destination node VGA_CLOCK~output" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_CLOCK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 825 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577424173371 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1577424173371 ""}  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk25M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577424173371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk00_5s  " "Automatically promoted node clk00_5s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577424173371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk00_5s~0 " "Destination node clk00_5s~0" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 123 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk00_5s~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 716 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577424173371 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1577424173371 ""}  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 123 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk00_5s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577424173371 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1577424173734 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577424173750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577424173750 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577424173750 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577424173750 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1577424173750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1577424173750 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1577424173750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1577424173788 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1577424173788 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1577424173788 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577424173834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1577424176233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577424176581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1577424176596 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1577424180328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577424180328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1577424180706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X81_Y49 X91_Y60 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60" {  } { { "loc" "" { Generic "D:/Code/school/Sophomore/verilog2/End/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60"} 81 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1577424183630 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1577424183630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577424185466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1577424185472 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1577424185472 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.97 " "Total time spent on timing analysis during the Fitter is 0.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1577424185488 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577424185551 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577424185906 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577424185953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577424186253 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577424186692 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/school/Sophomore/verilog2/End/output_files/End.fit.smsg " "Generated suppressed messages file D:/Code/school/Sophomore/verilog2/End/output_files/End.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1577424187732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5613 " "Peak virtual memory: 5613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577424188086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 27 13:23:08 2019 " "Processing ended: Fri Dec 27 13:23:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577424188086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577424188086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577424188086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1577424188086 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1577424189695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577424189695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 27 13:23:09 2019 " "Processing started: Fri Dec 27 13:23:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577424189695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1577424189695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off End -c End " "Command: quartus_asm --read_settings_files=off --write_settings_files=off End -c End" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1577424189695 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1577424193193 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1577424193297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577424194797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 27 13:23:14 2019 " "Processing ended: Fri Dec 27 13:23:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577424194797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577424194797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577424194797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1577424194797 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1577424195441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1577424196951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577424196951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 27 13:23:16 2019 " "Processing started: Fri Dec 27 13:23:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577424196951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577424196951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta End -c End " "Command: quartus_sta End -c End" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577424196951 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1577424197145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1577424197484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1577424197484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1577424197537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1577424197537 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "End.sdc " "Synopsys Design Constraints File file not found: 'End.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1577424197822 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1577424197822 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk25M clk25M " "create_clock -period 1.000 -name clk25M clk25M" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577424197822 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577424197822 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk00_5s clk00_5s " "create_clock -period 1.000 -name clk00_5s clk00_5s" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577424197822 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk0_1s clk0_1s " "create_clock -period 1.000 -name clk0_1s clk0_1s" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577424197822 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577424197822 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1577424198199 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198199 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1577424198199 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1577424198209 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1577424198243 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1577424198243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.026 " "Worst-case setup slack is -6.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.026            -218.759 clk25M  " "   -6.026            -218.759 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.208             -73.034 clk00_5s  " "   -5.208             -73.034 clk00_5s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.617             -73.992 clk  " "   -3.617             -73.992 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.398              -3.398 clk0_1s  " "   -3.398              -3.398 clk0_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577424198243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.512 " "Worst-case hold slack is -0.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512              -0.512 clk00_5s  " "   -0.512              -0.512 clk00_5s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140              -0.263 clk  " "   -0.140              -0.263 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 clk25M  " "    0.040               0.000 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 clk0_1s  " "    0.445               0.000 clk0_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577424198258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577424198258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577424198274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.980 clk  " "   -3.000             -38.980 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -80.955 clk25M  " "   -1.285             -80.955 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -38.550 clk00_5s  " "   -1.285             -38.550 clk00_5s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 clk0_1s  " "   -1.285              -1.285 clk0_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577424198274 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1577424198428 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1577424198444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1577424198882 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198929 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1577424198960 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1577424198960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.359 " "Worst-case setup slack is -5.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.359            -192.841 clk25M  " "   -5.359            -192.841 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.592             -64.040 clk00_5s  " "   -4.592             -64.040 clk00_5s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.188             -66.280 clk  " "   -3.188             -66.280 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.008              -3.008 clk0_1s  " "   -3.008              -3.008 clk0_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577424198960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.419 " "Worst-case hold slack is -0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -0.419 clk00_5s  " "   -0.419              -0.419 clk00_5s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128              -0.174 clk  " "   -0.128              -0.174 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 clk25M  " "    0.086               0.000 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 clk0_1s  " "    0.398               0.000 clk0_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577424198960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577424198982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577424198982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.980 clk  " "   -3.000             -38.980 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -80.955 clk25M  " "   -1.285             -80.955 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -38.550 clk00_5s  " "   -1.285             -38.550 clk00_5s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 clk0_1s  " "   -1.285              -1.285 clk0_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424198982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577424198982 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1577424199160 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199314 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1577424199314 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1577424199314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.431 " "Worst-case setup slack is -2.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.431             -73.962 clk25M  " "   -2.431             -73.962 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.006             -20.105 clk00_5s  " "   -2.006             -20.105 clk00_5s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.234              -1.234 clk0_1s  " "   -1.234              -1.234 clk0_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213             -22.550 clk  " "   -1.213             -22.550 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577424199314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.282 " "Worst-case hold slack is -0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.282              -0.282 clk00_5s  " "   -0.282              -0.282 clk00_5s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.235              -0.434 clk  " "   -0.235              -0.434 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -0.229 clk25M  " "   -0.150              -0.229 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 clk0_1s  " "    0.208               0.000 clk0_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577424199330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577424199345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577424199345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.122 clk  " "   -3.000             -33.122 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -63.000 clk25M  " "   -1.000             -63.000 clk25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -30.000 clk00_5s  " "   -1.000             -30.000 clk00_5s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 clk0_1s  " "   -1.000              -1.000 clk0_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577424199361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577424199361 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1577424199916 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1577424199916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577424200047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 27 13:23:20 2019 " "Processing ended: Fri Dec 27 13:23:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577424200047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577424200047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577424200047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577424200047 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577424201749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577424201749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 27 13:23:21 2019 " "Processing started: Fri Dec 27 13:23:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577424201749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577424201749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off End -c End " "Command: quartus_eda --read_settings_files=off --write_settings_files=off End -c End" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577424201749 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_7_1200mv_85c_slow.vo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_7_1200mv_85c_slow.vo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577424202452 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_7_1200mv_0c_slow.vo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_7_1200mv_0c_slow.vo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577424202521 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_min_1200mv_0c_fast.vo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_min_1200mv_0c_fast.vo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577424202606 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End.vo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End.vo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577424202684 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_7_1200mv_85c_v_slow.sdo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_7_1200mv_85c_v_slow.sdo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577424202753 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_7_1200mv_0c_v_slow.sdo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_7_1200mv_0c_v_slow.sdo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577424202806 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_min_1200mv_0c_v_fast.sdo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_min_1200mv_0c_v_fast.sdo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577424202906 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_v.sdo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_v.sdo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577424202969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577424203069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 27 13:23:23 2019 " "Processing ended: Fri Dec 27 13:23:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577424203069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577424203069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577424203069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577424203069 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577424203708 ""}
