Instructions

If your verilog is rusty revise it from [here](http://pages.hmc.edu/harris/cmosvlsi/4e/cmosvlsidesign_4e_App.pdf)

1. You can create a skeleton project using the following command
```
sh create_rtl_project.sh <project name>
```
