{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560232857949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560232857955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 15:00:57 2019 " "Processing started: Tue Jun 11 15:00:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560232857955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232857955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_term -c soc_term " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_term -c soc_term" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232857955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560232859460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560232859460 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "SYSTEM.qsys " "Elaborating Platform Designer system entity \"SYSTEM.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232869854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:14 Progress: Loading QSYS/SYSTEM.qsys " "2019.06.11.15:01:14 Progress: Loading QSYS/SYSTEM.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232874325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:14 Progress: Reading input file " "2019.06.11.15:01:14 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232874988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:15 Progress: Adding bufferram_out \[altera_avalon_onchip_memory2 18.0\] " "2019.06.11.15:01:15 Progress: Adding bufferram_out \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232875085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:15 Progress: Parameterizing module bufferram_out " "2019.06.11.15:01:15 Progress: Parameterizing module bufferram_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232875252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:15 Progress: Adding clk_0 \[clock_source 18.0\] " "2019.06.11.15:01:15 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232875258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:16 Progress: Parameterizing module clk_0 " "2019.06.11.15:01:16 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232876163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:16 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\] " "2019.06.11.15:01:16 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232876164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:16 Progress: Parameterizing module jtag_uart_0 " "2019.06.11.15:01:16 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232876195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:16 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\] " "2019.06.11.15:01:16 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232876196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:16 Progress: Parameterizing module nios2_gen2_0 " "2019.06.11.15:01:16 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232876450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:16 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\] " "2019.06.11.15:01:16 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232876455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:16 Progress: Parameterizing module sdram " "2019.06.11.15:01:16 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232876489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:16 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\] " "2019.06.11.15:01:16 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232876492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:16 Progress: Parameterizing module sysid_qsys_0 " "2019.06.11.15:01:16 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232876899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:16 Progress: Adding timer_0 \[altera_avalon_timer 18.0\] " "2019.06.11.15:01:16 Progress: Adding timer_0 \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232876900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:16 Progress: Parameterizing module timer_0 " "2019.06.11.15:01:16 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232876966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:16 Progress: Building connections " "2019.06.11.15:01:16 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232876967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:17 Progress: Parameterizing connections " "2019.06.11.15:01:17 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232877019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:17 Progress: Validating " "2019.06.11.15:01:17 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232877021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.15:01:17 Progress: Done reading input file " "2019.06.11.15:01:17 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232877951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYSTEM.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "SYSTEM.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232879059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYSTEM.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "SYSTEM.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232879060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYSTEM.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "SYSTEM.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232879060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYSTEM.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "SYSTEM.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232879060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYSTEM: Generating SYSTEM \"SYSTEM\" for QUARTUS_SYNTH " "SYSTEM: Generating SYSTEM \"SYSTEM\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232879910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bufferram_out: Starting RTL generation for module 'SYSTEM_bufferram_out' " "Bufferram_out: Starting RTL generation for module 'SYSTEM_bufferram_out'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232885400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bufferram_out:   Generation command is \[exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SYSTEM_bufferram_out --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0002_bufferram_out_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0002_bufferram_out_gen//SYSTEM_bufferram_out_component_configuration.pl  --do_build_sim=0  \] " "Bufferram_out:   Generation command is \[exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SYSTEM_bufferram_out --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0002_bufferram_out_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0002_bufferram_out_gen//SYSTEM_bufferram_out_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232885400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bufferram_out: Done RTL generation for module 'SYSTEM_bufferram_out' " "Bufferram_out: Done RTL generation for module 'SYSTEM_bufferram_out'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232885724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bufferram_out: \"SYSTEM\" instantiated altera_avalon_onchip_memory2 \"bufferram_out\" " "Bufferram_out: \"SYSTEM\" instantiated altera_avalon_onchip_memory2 \"bufferram_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232885728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'SYSTEM_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'SYSTEM_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232885739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SYSTEM_jtag_uart_0 --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0003_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0003_jtag_uart_0_gen//SYSTEM_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SYSTEM_jtag_uart_0 --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0003_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0003_jtag_uart_0_gen//SYSTEM_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232885740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'SYSTEM_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'SYSTEM_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232886160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"SYSTEM\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"SYSTEM\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232886164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"SYSTEM\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"SYSTEM\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232886833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'SYSTEM_sdram' " "Sdram: Starting RTL generation for module 'SYSTEM_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232886845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SYSTEM_sdram --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0004_sdram_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0004_sdram_gen//SYSTEM_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SYSTEM_sdram --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0004_sdram_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0004_sdram_gen//SYSTEM_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232886845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'SYSTEM_sdram' " "Sdram: Done RTL generation for module 'SYSTEM_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232887294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"SYSTEM\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"SYSTEM\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232887296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"SYSTEM\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"SYSTEM\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232887308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'SYSTEM_timer_0' " "Timer_0: Starting RTL generation for module 'SYSTEM_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232887318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec D:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SYSTEM_timer_0 --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0006_timer_0_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0006_timer_0_gen//SYSTEM_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec D:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SYSTEM_timer_0 --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0006_timer_0_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0006_timer_0_gen//SYSTEM_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232887319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'SYSTEM_timer_0' " "Timer_0: Done RTL generation for module 'SYSTEM_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232887642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"SYSTEM\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"SYSTEM\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232887645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232891213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232891563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232891940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232892326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232892709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232893098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"SYSTEM\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"SYSTEM\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232895569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"SYSTEM\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"SYSTEM\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232895599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"SYSTEM\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"SYSTEM\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232895610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'SYSTEM_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'SYSTEM_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232895643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SYSTEM_nios2_gen2_0_cpu --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0009_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0009_cpu_gen//SYSTEM_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SYSTEM_nios2_gen2_0_cpu --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0009_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_751638437916187459.dir/0009_cpu_gen//SYSTEM_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232895644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:36 (*) Starting Nios II generation " "Cpu: # 2019.06.11 15:01:36 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:36 (*)   Checking for plaintext license. " "Cpu: # 2019.06.11 15:01:36 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:37 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2019.06.11 15:01:37 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.06.11 15:01:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:37 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.06.11 15:01:37 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:37 (*)   Plaintext license not found. " "Cpu: # 2019.06.11 15:01:37 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:37 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.06.11 15:01:37 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:38 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2019.06.11 15:01:38 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.06.11 15:01:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:38 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.06.11 15:01:38 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:38 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.06.11 15:01:38 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:38 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.06.11 15:01:38 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:38 (*)   Creating all objects for CPU " "Cpu: # 2019.06.11 15:01:38 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:38 (*)     Testbench " "Cpu: # 2019.06.11 15:01:38 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:38 (*)     Instruction decoding " "Cpu: # 2019.06.11 15:01:38 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:38 (*)       Instruction fields " "Cpu: # 2019.06.11 15:01:38 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:38 (*)       Instruction decodes " "Cpu: # 2019.06.11 15:01:38 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:38 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.06.11 15:01:38 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:39 (*)       Instruction controls " "Cpu: # 2019.06.11 15:01:39 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:39 (*)     Pipeline frontend " "Cpu: # 2019.06.11 15:01:39 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:39 (*)     Pipeline backend " "Cpu: # 2019.06.11 15:01:39 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:41 (*)   Generating RTL from CPU objects " "Cpu: # 2019.06.11 15:01:41 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:43 (*)   Creating encrypted RTL " "Cpu: # 2019.06.11 15:01:43 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 15:01:43 (*) Done Nios II generation " "Cpu: # 2019.06.11 15:01:43 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'SYSTEM_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'SYSTEM_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bufferram_out_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"bufferram_out_s1_burst_adapter\" " "Bufferram_out_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"bufferram_out_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bufferram_out_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"bufferram_out_s1_rsp_width_adapter\" " "Bufferram_out_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"bufferram_out_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232904427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232905051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232905665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232905672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232905679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYSTEM: Done \"SYSTEM\" with 36 modules, 63 files " "SYSTEM: Done \"SYSTEM\" with 36 modules, 63 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232905684 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "SYSTEM.qsys " "Finished elaborating Platform Designer system entity \"SYSTEM.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232906643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resource/hdl/lcd/lcd_con.v 2 2 " "Found 2 design units, including 2 entities, in source file resource/hdl/lcd/lcd_con.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_CON " "Found entity 1: LCD_CON" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907288 ""} { "Info" "ISGN_ENTITY_NAME" "2 TFT_DRIVE_CON_testbench " "Found entity 2: TFT_DRIVE_CON_testbench" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resource/hdl/lcd/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file resource/hdl/lcd/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "resource/HDL/LCD/LCD.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907305 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "TOP TOP.v(21) " "Verilog Module Declaration warning at TOP.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"TOP\"" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232907318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resource/top.v 1 1 " "Found 1 design units, including 1 entities, in source file resource/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resource/generated/buffer_tft.v 1 1 " "Found 1 design units, including 1 entities, in source file resource/generated/buffer_tft.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER_TFT " "Found entity 1: BUFFER_TFT" {  } { { "resource/GENERATED/BUFFER_TFT.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/GENERATED/BUFFER_TFT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resource/generated/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file resource/generated/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_PLL " "Found entity 1: SDRAM_PLL" {  } { { "resource/GENERATED/SDRAM_PLL.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/GENERATED/SDRAM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM " "Found entity 1: SYSTEM" {  } { { "db/ip/system/system.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_bufferram_out.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_bufferram_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_bufferram_out " "Found entity 1: SYSTEM_bufferram_out" {  } { { "db/ip/system/submodules/system_bufferram_out.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_bufferram_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_irq_mapper " "Found entity 1: SYSTEM_irq_mapper" {  } { { "db/ip/system/submodules/system_irq_mapper.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_jtag_uart_0_sim_scfifo_w " "Found entity 1: SYSTEM_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907429 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYSTEM_jtag_uart_0_scfifo_w " "Found entity 2: SYSTEM_jtag_uart_0_scfifo_w" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907429 ""} { "Info" "ISGN_ENTITY_NAME" "3 SYSTEM_jtag_uart_0_sim_scfifo_r " "Found entity 3: SYSTEM_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907429 ""} { "Info" "ISGN_ENTITY_NAME" "4 SYSTEM_jtag_uart_0_scfifo_r " "Found entity 4: SYSTEM_jtag_uart_0_scfifo_r" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907429 ""} { "Info" "ISGN_ENTITY_NAME" "5 SYSTEM_jtag_uart_0 " "Found entity 5: SYSTEM_jtag_uart_0" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0 " "Found entity 1: SYSTEM_mm_interconnect_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SYSTEM_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: SYSTEM_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: SYSTEM_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SYSTEM_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_cmd_demux " "Found entity 1: SYSTEM_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SYSTEM_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_cmd_mux " "Found entity 1: SYSTEM_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_cmd_mux_001 " "Found entity 1: SYSTEM_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232907530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232907531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_router_default_decode " "Found entity 1: SYSTEM_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907538 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYSTEM_mm_interconnect_0_router " "Found entity 2: SYSTEM_mm_interconnect_0_router" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232907542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232907544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_router_001_default_decode " "Found entity 1: SYSTEM_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907551 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYSTEM_mm_interconnect_0_router_001 " "Found entity 2: SYSTEM_mm_interconnect_0_router_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232907555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232907556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_router_002_default_decode " "Found entity 1: SYSTEM_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907564 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYSTEM_mm_interconnect_0_router_002 " "Found entity 2: SYSTEM_mm_interconnect_0_router_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232907569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232907570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_router_003_default_decode " "Found entity 1: SYSTEM_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907578 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYSTEM_mm_interconnect_0_router_003 " "Found entity 2: SYSTEM_mm_interconnect_0_router_003" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232907584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232907585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_router_006_default_decode " "Found entity 1: SYSTEM_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907592 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYSTEM_mm_interconnect_0_router_006 " "Found entity 2: SYSTEM_mm_interconnect_0_router_006" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_rsp_demux " "Found entity 1: SYSTEM_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_rsp_demux_001 " "Found entity 1: SYSTEM_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_rsp_mux " "Found entity 1: SYSTEM_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SYSTEM_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_nios2_gen2_0 " "Found entity 1: SYSTEM_nios2_gen2_0" {  } { { "db/ip/system/submodules/system_nios2_gen2_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232907649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232907649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: SYSTEM_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYSTEM_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: SYSTEM_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "3 SYSTEM_nios2_gen2_0_cpu_bht_module " "Found entity 3: SYSTEM_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "4 SYSTEM_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: SYSTEM_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "5 SYSTEM_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: SYSTEM_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "6 SYSTEM_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: SYSTEM_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "7 SYSTEM_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: SYSTEM_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "8 SYSTEM_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: SYSTEM_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "9 SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "10 SYSTEM_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: SYSTEM_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "11 SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "12 SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "13 SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "14 SYSTEM_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: SYSTEM_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "15 SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "16 SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "17 SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "18 SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "19 SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "20 SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "21 SYSTEM_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: SYSTEM_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "22 SYSTEM_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: SYSTEM_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "23 SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "24 SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "25 SYSTEM_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: SYSTEM_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "26 SYSTEM_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: SYSTEM_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""} { "Info" "ISGN_ENTITY_NAME" "27 SYSTEM_nios2_gen2_0_cpu " "Found entity 27: SYSTEM_nios2_gen2_0_cpu" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: SYSTEM_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_nios2_gen2_0_cpu_mult_cell " "Found entity 1: SYSTEM_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_nios2_gen2_0_cpu_test_bench " "Found entity 1: SYSTEM_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_sdram_input_efifo_module " "Found entity 1: SYSTEM_sdram_input_efifo_module" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908662 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYSTEM_sdram " "Found entity 2: SYSTEM_sdram" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_sysid_qsys_0 " "Found entity 1: SYSTEM_sysid_qsys_0" {  } { { "db/ip/system/submodules/system_sysid_qsys_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_timer_0 " "Found entity 1: SYSTEM_timer_0" {  } { { "db/ip/system/submodules/system_timer_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/system/submodules/altera_default_burst_converter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/system/submodules/altera_incr_burst_converter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/system/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908782 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908831 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908831 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908831 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908831 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232908840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system/submodules/altera_merlin_master_translator.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908943 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232908989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232908989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232909008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232909008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232909022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232909022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232909036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232909036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232909043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232909053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232909053 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TOP.v(104) " "Verilog HDL Instantiation warning at TOP.v(104): instance has no name" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1560232909055 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram.v(318) " "Verilog HDL or VHDL warning at system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1560232909089 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram.v(328) " "Verilog HDL or VHDL warning at system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1560232909089 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram.v(338) " "Verilog HDL or VHDL warning at system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1560232909089 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram.v(682) " "Verilog HDL or VHDL warning at system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1560232909090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560232909913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 TOP.v(73) " "Verilog HDL assignment warning at TOP.v(73): truncated value with size 32 to match size of target (17)" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560232909914 "|TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDCON\[2..0\] TOP.v(27) " "Output port \"LCDCON\[2..0\]\" at TOP.v(27) has no driver" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560232909919 "|TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM SYSTEM:SYSTEM_inst " "Elaborating entity \"SYSTEM\" for hierarchy \"SYSTEM:SYSTEM_inst\"" {  } { { "resource/TOP.v" "SYSTEM_inst" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232909942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_bufferram_out SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out " "Elaborating entity \"SYSTEM_bufferram_out\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\"" {  } { { "db/ip/system/system.v" "bufferram_out" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232909983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_bufferram_out.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_bufferram_out.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232910279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_bufferram_out.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_bufferram_out.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232910307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram " "Instantiated megafunction \"SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 96000 " "Parameter \"maximum_depth\" = \"96000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 96000 " "Parameter \"numwords_a\" = \"96000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 96000 " "Parameter \"numwords_b\" = \"96000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232910307 ""}  } { { "db/ip/system/submodules/system_bufferram_out.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_bufferram_out.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560232910307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_npv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_npv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_npv1 " "Found entity 1: altsyncram_npv1" {  } { { "db/altsyncram_npv1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_npv1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232910482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232910482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_npv1 SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated " "Elaborating entity \"altsyncram_npv1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232910492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7ua " "Found entity 1: decode_7ua" {  } { { "db/decode_7ua.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/decode_7ua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232910680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232910680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7ua SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\|decode_7ua:decode2 " "Elaborating entity \"decode_7ua\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\|decode_7ua:decode2\"" {  } { { "db/altsyncram_npv1.tdf" "decode2" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_npv1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232910693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6qb " "Found entity 1: mux_6qb" {  } { { "db/mux_6qb.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/mux_6qb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232910822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232910822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6qb SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\|mux_6qb:mux4 " "Elaborating entity \"mux_6qb\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\|mux_6qb:mux4\"" {  } { { "db/altsyncram_npv1.tdf" "mux4" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_npv1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232910836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_jtag_uart_0 SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"SYSTEM_jtag_uart_0\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/system/system.v" "jtag_uart_0" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232910942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_jtag_uart_0_scfifo_w SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w " "Elaborating entity \"SYSTEM_jtag_uart_0_scfifo_w\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "the_SYSTEM_jtag_uart_0_scfifo_w" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232910967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "wfifo" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232911380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232911413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232911413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232911413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232911413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232911413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232911413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232911413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232911413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232911413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232911413 ""}  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560232911413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232911544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232911544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232911556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232911644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232911644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232911659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232911754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232911754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232911776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232911880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232911880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232911912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232912036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232912036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232912059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232912165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232912165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232912187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_jtag_uart_0_scfifo_r SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_r:the_SYSTEM_jtag_uart_0_scfifo_r " "Elaborating entity \"SYSTEM_jtag_uart_0_scfifo_r\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_r:the_SYSTEM_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "the_SYSTEM_jtag_uart_0_scfifo_r" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232912290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "SYSTEM_jtag_uart_0_alt_jtag_atlantic" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232912934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232913055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232913055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232913055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232913055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232913055 ""}  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560232913055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232913784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232914039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"SYSTEM_nios2_gen2_0\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/system/system.v" "nios2_gen2_0" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232914140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0.v" "cpu" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232914208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_test_bench SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_test_bench:the_SYSTEM_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_test_bench\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_test_bench:the_SYSTEM_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_test_bench" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232914921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_ic_data_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_data_module:SYSTEM_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_data_module:SYSTEM_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_ic_data" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232914995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_data_module:SYSTEM_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_data_module:SYSTEM_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232915046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232915202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232915202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_data_module:SYSTEM_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_data_module:SYSTEM_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232915215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_ic_tag_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_tag_module:SYSTEM_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_tag_module:SYSTEM_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_ic_tag" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232915343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_tag_module:SYSTEM_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_tag_module:SYSTEM_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232915395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ead1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ead1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ead1 " "Found entity 1: altsyncram_ead1" {  } { { "db/altsyncram_ead1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_ead1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232915558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232915558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ead1 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_tag_module:SYSTEM_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ead1:auto_generated " "Elaborating entity \"altsyncram_ead1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_tag_module:SYSTEM_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ead1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232915572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_bht_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_bht_module:SYSTEM_nios2_gen2_0_cpu_bht " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_bht_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_bht_module:SYSTEM_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_bht" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232915687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_bht_module:SYSTEM_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_bht_module:SYSTEM_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232915735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232915884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232915884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_bht_module:SYSTEM_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_bht_module:SYSTEM_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232915897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_register_bank_a_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_register_bank_a_module:SYSTEM_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_register_bank_a_module:SYSTEM_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_register_bank_a" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232916065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_register_bank_a_module:SYSTEM_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_register_bank_a_module:SYSTEM_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232916124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232916275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232916275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_register_bank_a_module:SYSTEM_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_register_bank_a_module:SYSTEM_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232916288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_register_bank_b_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_register_bank_b_module:SYSTEM_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_register_bank_b_module:SYSTEM_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_register_bank_b" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232916400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_mult_cell SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_mult_cell" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232916524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232916644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232916776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232916776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232916792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232917120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232917229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232917331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232917396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232917604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232918225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232918296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232918500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232918708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232918778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232918852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232919101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232920703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232921132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232921211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232921374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232921446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232921677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232921877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_dc_tag_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_tag_module:SYSTEM_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_tag_module:SYSTEM_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_dc_tag" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232930488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_tag_module:SYSTEM_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_tag_module:SYSTEM_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232930535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mic1 " "Found entity 1: altsyncram_mic1" {  } { { "db/altsyncram_mic1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_mic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232930700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232930700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mic1 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_tag_module:SYSTEM_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_mic1:auto_generated " "Elaborating entity \"altsyncram_mic1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_tag_module:SYSTEM_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_mic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232930712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_dc_data_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_data_module:SYSTEM_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_data_module:SYSTEM_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_dc_data" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232930825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_data_module:SYSTEM_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_data_module:SYSTEM_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232930869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232931023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232931023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_data_module:SYSTEM_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_data_module:SYSTEM_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232931037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_dc_victim_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_victim_module:SYSTEM_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_victim_module:SYSTEM_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_dc_victim" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232931155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_victim_module:SYSTEM_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_victim_module:SYSTEM_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232931199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232931356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232931356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_victim_module:SYSTEM_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_victim_module:SYSTEM_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232931368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232931481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232931561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232931682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_break SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_break:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_break:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232931750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232931853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232931909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232931966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232932024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_td_mode SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_td_mode:SYSTEM_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_td_mode:SYSTEM_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232932124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232932179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232932261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232932347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232932403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232932462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_im SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_im:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_im:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232932519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg:the_SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg:the_SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232932582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_ocimem SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_ocimem:the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_ocimem:the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232932648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_ocimem:the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem\|SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module:SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_ocimem:the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem\|SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module:SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232932744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_ocimem:the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem\|SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module:SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_ocimem:the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem\|SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module:SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232932793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232932945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232932945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_ocimem:the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem\|SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module:SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_ocimem:the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem\|SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module:SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232932958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232933040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_debug_slave_tck SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|SYSTEM_nios2_gen2_0_cpu_debug_slave_tck:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|SYSTEM_nios2_gen2_0_cpu_debug_slave_tck:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_SYSTEM_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232933068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232933172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SYSTEM_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SYSTEM_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "SYSTEM_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232933381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SYSTEM_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SYSTEM_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232933421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SYSTEM_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SYSTEM_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232933470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SYSTEM_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SYSTEM_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232933521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_sdram SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram " "Elaborating entity \"SYSTEM_sdram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram\"" {  } { { "db/ip/system/system.v" "sdram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232933584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_sdram_input_efifo_module SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram\|SYSTEM_sdram_input_efifo_module:the_SYSTEM_sdram_input_efifo_module " "Elaborating entity \"SYSTEM_sdram_input_efifo_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram\|SYSTEM_sdram_input_efifo_module:the_SYSTEM_sdram_input_efifo_module\"" {  } { { "db/ip/system/submodules/system_sdram.v" "the_SYSTEM_sdram_input_efifo_module" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232933803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_sysid_qsys_0 SYSTEM:SYSTEM_inst\|SYSTEM_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"SYSTEM_sysid_qsys_0\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/system/system.v" "sysid_qsys_0" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232933842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_timer_0 SYSTEM:SYSTEM_inst\|SYSTEM_timer_0:timer_0 " "Elaborating entity \"SYSTEM_timer_0\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_timer_0:timer_0\"" {  } { { "db/ip/system/system.v" "timer_0" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232933873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SYSTEM_mm_interconnect_0\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system/system.v" "mm_interconnect_0" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232933929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bufferram_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bufferram_out_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bufferram_out_s1_translator" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bufferram_out_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bufferram_out_s1_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bufferram_out_s1_agent" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bufferram_out_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bufferram_out_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bufferram_out_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bufferram_out_s1_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bufferram_out_s1_agent_rsp_fifo" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232934992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router:router " "Elaborating entity \"SYSTEM_mm_interconnect_0_router\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router:router\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_default_decode SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router:router\|SYSTEM_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_default_decode\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router:router\|SYSTEM_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_001 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_001\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_001" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_001_default_decode SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_001:router_001\|SYSTEM_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_001:router_001\|SYSTEM_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_002 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_002\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_002" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_002_default_decode SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_002:router_002\|SYSTEM_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_002:router_002\|SYSTEM_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_003 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_003\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_003" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_003_default_decode SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_003:router_003\|SYSTEM_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_003_default_decode\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_003:router_003\|SYSTEM_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_006 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_006\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_006" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_006_default_decode SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_006:router_006\|SYSTEM_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_006_default_decode\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_006:router_006\|SYSTEM_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bufferram_out_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bufferram_out_s1_burst_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bufferram_out_s1_burst_adapter" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bufferram_out_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bufferram_out_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_cmd_demux SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SYSTEM_mm_interconnect_0_cmd_demux\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_cmd_demux_001 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SYSTEM_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_cmd_mux SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SYSTEM_mm_interconnect_0_cmd_mux\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_cmd_mux_001 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"SYSTEM_mm_interconnect_0_cmd_mux_001\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_rsp_demux SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SYSTEM_mm_interconnect_0_rsp_demux\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_rsp_demux_001 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"SYSTEM_mm_interconnect_0_rsp_demux_001\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_rsp_mux SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SYSTEM_mm_interconnect_0_rsp_mux\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232935998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_rsp_mux_001 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SYSTEM_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bufferram_out_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bufferram_out_s1_rsp_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bufferram_out_s1_rsp_width_adapter" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936163 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560232936172 "|TOP|SYSTEM:SYSTEM_inst|SYSTEM_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bufferram_out_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560232936173 "|TOP|SYSTEM:SYSTEM_inst|SYSTEM_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bufferram_out_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560232936173 "|TOP|SYSTEM:SYSTEM_inst|SYSTEM_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bufferram_out_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bufferram_out_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bufferram_out_s1_cmd_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bufferram_out_s1_cmd_width_adapter" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_avalon_st_adapter SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SYSTEM_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SYSTEM_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SYSTEM_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SYSTEM_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_avalon_st_adapter_004 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"SYSTEM_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|SYSTEM_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"SYSTEM_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|SYSTEM_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_irq_mapper SYSTEM:SYSTEM_inst\|SYSTEM_irq_mapper:irq_mapper " "Elaborating entity \"SYSTEM_irq_mapper\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_irq_mapper:irq_mapper\"" {  } { { "db/ip/system/system.v" "irq_mapper" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SYSTEM:SYSTEM_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SYSTEM:SYSTEM_inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system/system.v" "rst_controller" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SYSTEM:SYSTEM_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SYSTEM:SYSTEM_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SYSTEM:SYSTEM_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SYSTEM:SYSTEM_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_PLL SDRAM_PLL:comb_10 " "Elaborating entity \"SDRAM_PLL\" for hierarchy \"SDRAM_PLL:comb_10\"" {  } { { "resource/TOP.v" "comb_10" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SDRAM_PLL:comb_10\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SDRAM_PLL:comb_10\|altpll:altpll_component\"" {  } { { "resource/GENERATED/SDRAM_PLL.v" "altpll_component" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/GENERATED/SDRAM_PLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_PLL:comb_10\|altpll:altpll_component " "Elaborated megafunction instantiation \"SDRAM_PLL:comb_10\|altpll:altpll_component\"" {  } { { "resource/GENERATED/SDRAM_PLL.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/GENERATED/SDRAM_PLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232936856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_PLL:comb_10\|altpll:altpll_component " "Instantiated megafunction \"SDRAM_PLL:comb_10\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -3000 " "Parameter \"clk0_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=SDRAM_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=SDRAM_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232936856 ""}  } { { "resource/GENERATED/SDRAM_PLL.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/GENERATED/SDRAM_PLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560232936856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_PLL_altpll " "Found entity 1: SDRAM_PLL_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/sdram_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232937009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232937009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_PLL_altpll SDRAM_PLL:comb_10\|altpll:altpll_component\|SDRAM_PLL_altpll:auto_generated " "Elaborating entity \"SDRAM_PLL_altpll\" for hierarchy \"SDRAM_PLL:comb_10\|altpll:altpll_component\|SDRAM_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232937022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:LCD_inst " "Elaborating entity \"LCD\" for hierarchy \"LCD:LCD_inst\"" {  } { { "resource/TOP.v" "LCD_inst" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232937100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD.v(64) " "Verilog HDL assignment warning at LCD.v(64): truncated value with size 32 to match size of target (6)" {  } { { "resource/HDL/LCD/LCD.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560232937100 "|TOP|LCD:LCD_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CON LCD:LCD_inst\|LCD_CON:LCD_CON_inst " "Elaborating entity \"LCD_CON\" for hierarchy \"LCD:LCD_inst\|LCD_CON:LCD_CON_inst\"" {  } { { "resource/HDL/LCD/LCD.v" "LCD_CON_inst" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232937123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_CON.v(41) " "Verilog HDL assignment warning at LCD_CON.v(41): truncated value with size 32 to match size of target (6)" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560232937124 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LCD_CON.v(103) " "Verilog HDL assignment warning at LCD_CON.v(103): truncated value with size 32 to match size of target (10)" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560232937127 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LCD_CON.v(110) " "Verilog HDL assignment warning at LCD_CON.v(110): truncated value with size 32 to match size of target (10)" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560232937127 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LCD_CON.v(115) " "Verilog HDL assignment warning at LCD_CON.v(115): truncated value with size 32 to match size of target (10)" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560232937127 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LCD_CON.v(116) " "Verilog HDL assignment warning at LCD_CON.v(116): truncated value with size 32 to match size of target (9)" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560232937128 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 LCD_CON.v(117) " "Verilog HDL assignment warning at LCD_CON.v(117): truncated value with size 32 to match size of target (20)" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560232937128 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1560232938349 "|TOP|SYSTEM:SYSTEM_inst|SYSTEM_nios2_gen2_0:nios2_gen2_0|SYSTEM_nios2_gen2_0_cpu:cpu|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci|SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1560232939502 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.06.11.15:02:23 Progress: Loading sld6d07277b/alt_sld_fab_wrapper_hw.tcl " "2019.06.11.15:02:23 Progress: Loading sld6d07277b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232943943 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232947078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232947296 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232950475 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232950663 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232950840 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232951037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232951046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232951048 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1560232951741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d07277b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d07277b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6d07277b/alt_sld_fab.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/sld6d07277b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232952082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232952082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232952219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232952219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232952255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232952255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232952354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232952354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232952487 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232952487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232952487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232952601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232952601 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "resource/TOP.v" "Mult0" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560232959992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560232959992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560232959992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560232959992 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560232959992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232960293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232960293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232960293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232960293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232960293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232960293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232960293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232960293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232960293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232960293 ""}  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560232960293 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232960772 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232961041 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232961399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232961550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232961550 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232961721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232961813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232961813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232961813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232961813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232961813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232961813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232961813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232961813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232961813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232961813 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560232961813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232961953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232961953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232962136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232962136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232962136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232962136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232962136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232962136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232962136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232962136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232962136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232962136 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560232962136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232962286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232962286 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1560232964153 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1560232964153 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1560232964220 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1560232964220 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1560232964220 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1560232964221 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1560232964221 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1560232964239 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 356 -1 0 } } { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 352 -1 0 } } { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 7651 -1 0 } } { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 398 -1 0 } } { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 5903 -1 0 } } { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 7660 -1 0 } } { "db/ip/system/submodules/system_timer_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_timer_0.v" 181 -1 0 } } { "db/ip/system/submodules/system_timer_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_timer_0.v" 190 -1 0 } } { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 5822 -1 0 } } { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560232964517 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560232964517 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[0\] GND " "Pin \"LCDCON\[0\]\" is stuck at GND" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232966903 "|TOP|LCDCON[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[1\] GND " "Pin \"LCDCON\[1\]\" is stuck at GND" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232966903 "|TOP|LCDCON[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[2\] GND " "Pin \"LCDCON\[2\]\" is stuck at GND" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232966903 "|TOP|LCDCON[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[4\] GND " "Pin \"LCDCON\[4\]\" is stuck at GND" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232966903 "|TOP|LCDCON[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[5\] VCC " "Pin \"LCDCON\[5\]\" is stuck at VCC" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232966903 "|TOP|LCDCON[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[7\] VCC " "Pin \"LCDCON\[7\]\" is stuck at VCC" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232966903 "|TOP|LCDCON[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[8\] VCC " "Pin \"LCDCON\[8\]\" is stuck at VCC" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232966903 "|TOP|LCDCON[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[10\] GND " "Pin \"LCDCON\[10\]\" is stuck at GND" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232966903 "|TOP|LCDCON[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[11\] VCC " "Pin \"LCDCON\[11\]\" is stuck at VCC" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232966903 "|TOP|LCDCON[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232966903 "|TOP|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560232966903 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232967297 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "125 " "125 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560232971343 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232971757 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/output_files/soc_term.map.smsg " "Generated suppressed messages file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/output_files/soc_term.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232973187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560232978024 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232978024 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PB\[1\] " "No output dependent on input pin \"PB\[1\]\"" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560232978857 "|TOP|PB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PB\[2\] " "No output dependent on input pin \"PB\[2\]\"" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560232978857 "|TOP|PB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PB\[3\] " "No output dependent on input pin \"PB\[3\]\"" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560232978857 "|TOP|PB[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560232978857 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6222 " "Implemented 6222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560232978858 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560232978858 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1560232978858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5663 " "Implemented 5663 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560232978858 ""} { "Info" "ICUT_CUT_TM_RAMS" "447 " "Implemented 447 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1560232978858 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1560232978858 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1560232978858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560232978858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560232978987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 15:02:58 2019 " "Processing ended: Tue Jun 11 15:02:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560232978987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:01 " "Elapsed time: 00:02:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560232978987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:51 " "Total CPU time (on all processors): 00:02:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560232978987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232978987 ""}
