%Warning-WIDTHTRUNC: verilog/rp2040_interface.v:118:52: Value too large for 4 bit number: 16
  118 |                     end else if (spi_bit_counter < 4'd16) begin
      |                                                    ^~~~~
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.042
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: verilog/rp2040_interface.v:120:52: Value too large for 4 bit number: 24
  120 |                     end else if (spi_bit_counter < 4'd24) begin
      |                                                    ^~~~~
%Warning-WIDTHTRUNC: verilog/rp2040_interface.v:175:61: Value too large for 4 bit number: 31
  175 |             if (spi_state == SPI_DATA && spi_bit_counter == 4'd31) begin
      |                                                             ^~~~~
%Warning-WIDTHTRUNC: verilog/rp2040_interface.v:191:54: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's SEL generates 8 bits.
                                                      : ... note: In instance 'rp2040_interface_tb.dut'
  191 |                     REG_THERMAL_SCALE: freq_band_reg <= spi_data_in[7:0];     
      |                                                      ^~
%Warning-UNSIGNED: verilog/rp2040_interface.v:118:50: Comparison is constant due to unsigned arithmetic
                                                    : ... note: In instance 'rp2040_interface_tb.dut'
  118 |                     end else if (spi_bit_counter < 4'd16) begin
      |                                                  ^
                   ... For warning description see https://verilator.org/warn/UNSIGNED?v=5.042
                   ... Use "/* verilator lint_off UNSIGNED */" and lint_on around source to disable this message.
%Warning-CASEINCOMPLETE: verilog/rp2040_interface.v:177:17: Case values incompletely covered (example pattern 0x6)
  177 |                 case (spi_addr)
      |                 ^~~~
                         ... For warning description see https://verilator.org/warn/CASEINCOMPLETE?v=5.042
                         ... Use "/* verilator lint_off CASEINCOMPLETE */" and lint_on around source to disable this message.
%Error: Exiting due to 6 warning(s)
