// Seed: 464797971
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  initial id_4 = 1;
  assign id_8 = 1;
endmodule
module module_1 #(
    parameter id_21 = 32'd84,
    parameter id_22 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wand id_16;
  wire id_17;
  wire id_18;
  wire id_19;
  assign id_19 = (id_16 - 1'b0);
  if (id_10) begin : id_20
    defparam id_21.id_22 = 1 == 1;
    assign id_12 = 1'b0;
  end
  assign id_9 = 1;
  module_0(
      id_4,
      id_19,
      id_10,
      id_5,
      id_3,
      id_3,
      id_18,
      id_12,
      id_16,
      id_3,
      id_15,
      id_18,
      id_19,
      id_11,
      id_12,
      id_11,
      id_17,
      id_7,
      id_12,
      id_8,
      id_15,
      id_17,
      id_5,
      id_5,
      id_4,
      id_16,
      id_14
  );
endmodule
