
---------- Begin Simulation Statistics ----------
final_tick                               1317182225500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 517611                       # Simulator instruction rate (inst/s)
host_mem_usage                                 766624                       # Number of bytes of host memory used
host_op_rate                                   786108                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4057.10                       # Real time elapsed on the host
host_tick_rate                               62465829                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000004                       # Number of instructions simulated
sim_ops                                    3189316234                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.253430                       # Number of seconds simulated
sim_ticks                                253429944000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       406106                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        812488                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       270709                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     49837819                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     32692816                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     32790193                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        97377                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      50485584                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        333770                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        17338                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1607261046                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      799603381                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       270723                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         48265798                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    123620313                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts     13540652                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1514133691                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    504875895                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.999022                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.237951                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    150180540     29.75%     29.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    131836419     26.11%     55.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      7275367      1.44%     57.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     46411054      9.19%     66.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     23370597      4.63%     71.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1336077      0.26%     71.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      6530597      1.29%     72.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     14314931      2.84%     75.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    123620313     24.49%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    504875895                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          3936615                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       255234                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1511127745                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           429254078                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       202802      0.01%      0.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    928367339     61.31%     61.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       406096      0.03%     61.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       154891      0.01%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       354440      0.02%     61.39% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.39% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       303968      0.02%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       610076      0.04%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       518017      0.03%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp          155      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       774502      0.05%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       101679      0.01%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        52575      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    428429030     28.30%     89.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    153030300     10.11%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       825048      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2773      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1514133691                       # Class of committed instruction
system.switch_cpus_1.commit.refs            582287151                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1514133691                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.506860                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.506860                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    286775138                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1532359580                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       27718301                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       134948322                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       283938                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     57132770                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         431275433                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                4881                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         153274794                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               46178                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          50485584                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        78297489                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           506441016                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           95                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1015037591                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          105                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        567876                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.099605                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles       133280                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     33026586                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.002600                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    506858482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.038538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.520720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      256634563     50.63%     50.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       19534834      3.85%     54.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        6051081      1.19%     55.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       20523467      4.05%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       34754962      6.86%     66.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        5723919      1.13%     67.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        4732633      0.93%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       20357958      4.02%     72.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      138545065     27.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    506858482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         8208756                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        4175045                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  1406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       337734                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       48635193                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.003857                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          584678681                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        153274655                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       1801870                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431773638                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         8930                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    153637214                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1527674427                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    431404026                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       608139                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1522534706                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        38209                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     15047225                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       283938                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     15097039                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        42119                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     27748028                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          911                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14163                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      2519543                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       604133                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14163                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       220907                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       116827                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2561064164                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1521964536                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.500112                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1280819812                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.002732                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1522173530                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3092460633                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1315719429                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.972932                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.972932                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       233464      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    933939196     61.32%     61.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       414263      0.03%     61.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       200173      0.01%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          150      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       425636      0.03%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       319736      0.02%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       646379      0.04%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       816866      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp          294      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       934571      0.06%     61.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       133895      0.01%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        62434      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    430466947     28.26%     89.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    153302963     10.06%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      1241458      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4426      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1523142851                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       5090655                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     10146211                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      4971189                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      7279125                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           8680616                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005699                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        680771      7.84%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          735      0.01%      7.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      7.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt         7352      0.08%      7.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            5      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         1458      0.02%      7.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      7.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        25460      0.29%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7952396     91.61%     99.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        11017      0.13%     99.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead         1419      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1526499348                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3551952864                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1516993347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1533949953                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1527674415                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1523142851                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     13540670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       274281                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     21467547                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    506858482                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.005065                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.363232                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    137661402     27.16%     27.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     19672513      3.88%     31.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     51497182     10.16%     41.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     74961298     14.79%     55.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     70814245     13.97%     69.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     71772456     14.16%     84.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     42490165      8.38%     92.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     25381938      5.01%     97.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     12607283      2.49%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    506858482                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.005057                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          78297506                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  35                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     25558025                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     39338540                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431773638                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    153637214                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     682825217                       # number of misc regfile reads
system.switch_cpus_1.numCycles              506859888                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      23739659                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2109567968                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      3731965                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       48903318                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     88806258                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      9162705                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5419069980                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1530531343                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2131114797                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       169985802                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    149248331                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       283938                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    263945753                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       21546716                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      9776406                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3105891394                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       296545690                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1908929912                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3057339077                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          135                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6452850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        27141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12902123                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          27141                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      3024179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        47279                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      6048149                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          47279                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               8184                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       398661                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7436                       # Transaction distribution
system.membus.trans_dist::ReadExReq            398207                       # Transaction distribution
system.membus.trans_dist::ReadExResp           398207                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8184                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1218879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1218879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1218879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     51523328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     51523328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                51523328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            406391                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  406391    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              406391                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2476294000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2201032500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1317182225500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1317182225500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3557992                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8346190                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           75                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1182726                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3578                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3578                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2891280                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2891280                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            75                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3557918                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19354748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19354973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    760595456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              760605056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3079719                       # Total snoops (count)
system.tol2bus.snoopTraffic                 186309312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9532570                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002861                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053415                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9505294     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  27276      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9532570                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11886243500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9675584500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            112500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      3425166                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3425168                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            2                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      3425166                       # number of overall hits
system.l2.overall_hits::total                 3425168                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           73                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3024032                       # number of demand (read+write) misses
system.l2.demand_misses::total                3024105                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           73                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3024032                       # number of overall misses
system.l2.overall_misses::total               3024105                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      8351000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  96487138500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      96495489500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      8351000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  96487138500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     96495489500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           75                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      6449198                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6449273                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           75                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      6449198                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6449273                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.973333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.468900                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.468906                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.973333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.468900                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.468906                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 114397.260274                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 31906.784882                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 31908.776150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 114397.260274                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 31906.784882                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 31908.776150                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2911083                       # number of writebacks
system.l2.writebacks::total                   2911083                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3024032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3024105                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3024032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3024105                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      7986000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  81366978500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  81374964500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      7986000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  81366978500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  81374964500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.973333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.468900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.468906                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.973333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.468900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.468906                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 109397.260274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 26906.784882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 26908.776150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 109397.260274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 26906.784882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 26908.776150                       # average overall mshr miss latency
system.l2.replacements                        3032440                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5435107                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5435107                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5435107                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5435107                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           75                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               75                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           75                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           75                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           55                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            55                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         3578                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3578                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3578                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3578                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data        22971                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22971                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2868309                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2868309                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  92503722000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   92503722000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2891280                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2891280                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.992055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 32250.263831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 32250.263831                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2868309                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2868309                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  78162177000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  78162177000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.992055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 27250.263831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 27250.263831                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           73                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               73                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      8351000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      8351000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.973333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 114397.260274                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 114397.260274                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           73                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           73                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      7986000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      7986000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.973333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 109397.260274                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 109397.260274                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      3402195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3402195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       155723                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          155723                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   3983416500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3983416500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      3557918                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3557918                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.043768                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043768                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 25580.142304                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 25580.142304                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       155723                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       155723                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   3204801500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3204801500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.043768                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043768                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 20580.142304                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 20580.142304                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    13850130                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3036536                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.561161                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     154.867099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        14.002785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    11.122300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.068102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3915.939714                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.037809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.002715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.956040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          799                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2608                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          168                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 106248344                       # Number of tag accesses
system.l2.tags.data_accesses                106248344                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                  12901933                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           3032440                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                       12901988                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      2617713                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2617714                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      2617713                       # number of overall hits
system.l3.overall_hits::total                 2617714                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           72                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       406319                       # number of demand (read+write) misses
system.l3.demand_misses::total                 406391                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           72                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       406319                       # number of overall misses
system.l3.overall_misses::total                406391                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      7531500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  35727610000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      35735141500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      7531500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  35727610000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     35735141500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           73                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3024032                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3024105                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           73                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3024032                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3024105                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.986301                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.134363                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.134384                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.986301                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.134363                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.134384                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 104604.166667                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 87929.951590                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 87932.905748                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 104604.166667                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 87929.951590                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 87932.905748                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              398661                       # number of writebacks
system.l3.writebacks::total                    398661                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           72                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       406319                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            406391                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           72                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       406319                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           406391                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      6811500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  31664420000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  31671231500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      6811500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  31664420000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  31671231500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.986301                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.134363                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.134384                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.986301                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.134363                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.134384                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 94604.166667                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77929.951590                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 77932.905748                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 94604.166667                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77929.951590                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 77932.905748                       # average overall mshr miss latency
system.l3.replacements                         449744                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      2911083                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          2911083                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      2911083                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      2911083                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         3632                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          3632                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_hits::.switch_cpus_1.data      2470102                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total               2470102                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       398207                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              398207                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  35009419000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   35009419000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      2868309                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2868309                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.138830                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.138830                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 87917.638314                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 87917.638314                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       398207                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         398207                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  31027349000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  31027349000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.138830                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.138830                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 77917.638314                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 77917.638314                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst            1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data       147611                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            147612                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           72                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data         8112                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            8184                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      7531500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data    718191000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    725722500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           73                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data       155723                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        155796                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.986301                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.052092                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.052530                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 104604.166667                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 88534.393491                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 88675.769795                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           72                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data         8112                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         8184                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst      6811500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data    637071000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    643882500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.986301                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.052092                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.052530                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 94604.166667                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 78534.393491                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 78675.769795                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     7525754                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    482512                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     15.597030                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2082.517265                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      5796.555407                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1831.216790                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     1.732164                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 23055.978373                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.063553                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.176897                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.055884                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000053                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.703613                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          512                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         6023                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        12272                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        13912                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  97220128                       # Number of tag accesses
system.l3.tags.data_accesses                 97220128                       # Number of data accesses
system.l3.tags.cache_friendly                 5956838                       # Number of cache friendly accesses
system.l3.tags.cache_averse                     87679                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims          378704                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims             71040                       # Number of cache averse victims
system.l3.tags.OPT_hits                       5754582                       # Number of OPT hits
system.l3.tags.OPT_misses                      105940                       # Number of OPT misses
system.l3.tags.OPT_nan                         187627                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            155796                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3309744                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          164044                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2868309                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2868309                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       155796                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      9072254                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    379852032                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          449744                       # Total snoops (count)
system.tol3bus.snoopTraffic                  25514304                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3473849                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.013610                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.115865                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3426570     98.64%     98.64% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  47279      1.36%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3473849                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5935157500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        4536157500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     26004416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26009024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25514304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25514304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       406319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              406391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       398661                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             398661                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        18183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    102609879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             102628062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        18183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      100675964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            100675964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      100675964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        18183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    102609879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            203304026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    398661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        72.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    397375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016919584500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23453                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23454                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1238533                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             375916                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      406391                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     398661                       # Number of write requests accepted
system.mem_ctrls.readBursts                    406391                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   398661                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8944                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             26130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             21672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             23633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             31550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             21864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24665                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7613203000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1987235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15065334250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19155.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37905.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   216548                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  259091                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                406391                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               398661                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  396032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       320449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    158.994511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.246712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   157.963195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       179234     55.93%     55.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        69796     21.78%     77.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35414     11.05%     88.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        20181      6.30%     95.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7340      2.29%     97.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3999      1.25%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2351      0.73%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1223      0.38%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          911      0.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       320449                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.945809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.930233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1             292      1.24%      1.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2-3              49      0.21%      1.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-5              32      0.14%      1.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6-7              41      0.17%      1.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9             168      0.72%      2.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11           545      2.32%      4.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13          1180      5.03%      9.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15          2162      9.22%     19.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          8734     37.24%     56.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          7467     31.84%     88.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          1187      5.06%     93.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23           612      2.61%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25           383      1.63%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27           275      1.17%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29           116      0.49%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31            69      0.29%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33            41      0.17%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35            30      0.13%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37            17      0.07%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39            15      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41            14      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             9      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45             3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::46-47             2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49             2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::50-51             1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-53             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::54-55             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::58-59             2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-61             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23454                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.996887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.963896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.065139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12030     51.29%     51.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              607      2.59%     53.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9828     41.91%     95.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              849      3.62%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              127      0.54%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23453                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25436608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  572416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25513152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26009024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25514304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       100.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       100.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    102.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  259730845000                       # Total gap between requests
system.mem_ctrls.avgGap                     322626.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     25432000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25513152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 18182.539629176572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 100351203.960333898664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 100671418.686025515199                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           72                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       406319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       398661                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      3845750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  15061488500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5940130444250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     53413.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     37068.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14900204.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1174679940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            624349605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1383796260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1019330280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20005302720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34784631900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      68024776800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       127016867505                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.191238                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 175580557000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8462480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  69386907000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1113333060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            591746760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1453975320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1061580960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20005302720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37335963870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65876286720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       127438189410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        502.853717                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 170115018000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8462480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  74852446000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383174457                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    138347952                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     78297391                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1599819800                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383174457                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    138347952                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     78297391                       # number of overall hits
system.cpu.icache.overall_hits::total      1599819800                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2133                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           97                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2230                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2133                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           97                       # number of overall misses
system.cpu.icache.overall_misses::total          2230                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     10443500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10443500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     10443500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10443500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1383176590                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    138347952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     78297488                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1599822030                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1383176590                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    138347952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     78297488                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1599822030                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 107664.948454                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4683.183857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 107664.948454                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4683.183857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          601                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   150.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1696                       # number of writebacks
system.cpu.icache.writebacks::total              1696                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           75                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           75                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      8451500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8451500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      8451500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8451500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 112686.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 112686.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 112686.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 112686.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                   1696                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383174457                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    138347952                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     78297391                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1599819800                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2133                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           97                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2230                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     10443500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10443500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1383176590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    138347952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     78297488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1599822030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 107664.948454                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4683.183857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           75                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      8451500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8451500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 112686.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 112686.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.989871                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1599822008                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2208                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          724557.068841                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.860838                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    10.129032                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980197                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.019783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6399290328                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6399290328                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1599822008                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims         2208                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1599822030                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    573015017                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     57610602                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    549144509                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1179770128                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    573018915                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     57610602                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    549144509                       # number of overall hits
system.cpu.dcache.overall_hits::total      1179774026                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6553277                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       639320                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      7414265                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14606862                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6554735                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       639320                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      7414265                       # number of overall misses
system.cpu.dcache.overall_misses::total      14608320                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12268090000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 131793646199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 144061736199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12268090000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 131793646199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 144061736199                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    579568294                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     58249922                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    556558774                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1194376990                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    579573650                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     58249922                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    556558774                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1194382346                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011307                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.013322                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012230                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.013322                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012231                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19189.279234                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 17775.685951                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9862.606780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19189.279234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 17775.685951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9861.622432                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       369866                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           89                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             53333                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.935031                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    44.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     12085580                       # number of writebacks
system.cpu.dcache.writebacks::total          12085580                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       961493                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       961493                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       961493                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       961493                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       639320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      6452772                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7092092                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       639320                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      6452772                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7092092                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11948430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 122857349473                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134805779473                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11948430000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 122857349473                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134805779473                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.011594                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005938                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010975                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.011594                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005938                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18689.279234                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 19039.468537                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19007.900556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18689.279234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 19039.468537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19007.900556                       # average overall mshr miss latency
system.cpu.dcache.replacements               13642486                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    422800783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     42592000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    399011008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       864403791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3686913                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       349627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      4514698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8551238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2744590000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  34239556500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  36984146500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426487696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     42941627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    403525706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    872955029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008645                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.008142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.011188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009796                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  7850.051626                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data  7584.019241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4325.004929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       956779                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       956779                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       349627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3557919                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3907546                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2569776500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  26778602000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29348378500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.008817                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  7350.051626                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data  7526.478821                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7510.693028                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    150214234                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     15018602                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    150133501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      315366337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2866364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       289693                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2899567                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6055624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9523500000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  97554089699                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 107077589699                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    153080598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     15308295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    153033068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    321421961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018725                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.018924                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018947                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018840                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 32874.456752                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 33644.364727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17682.337889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4714                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4714                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       289693                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2894853                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3184546                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9378653500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  96078747473                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 105457400973                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.018924                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018917                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 32374.456752                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 33189.508232                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33115.364317                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3898                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3898                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1458                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1458                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5356                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5356                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.272218                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.272218                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995239                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1193421116                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13642998                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.474990                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   370.871730                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    42.635529                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    98.487980                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.724359                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.083273                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.192359                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4791172382                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4791172382                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse        1193421116                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims     13642998                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan             1194382346                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1317182225500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 953490921500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 363691304000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
