// Seed: 1008462492
module module_0 (
    output supply1 id_0,
    input  supply0 id_1,
    input  supply0 id_2
);
  always_comb #id_4 if (1) id_0 = 1;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6,
    output wire id_7
);
  always @(posedge 1'h0, posedge 1) begin : LABEL_0
    id_0 <= 1'h0;
  end
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5
  );
endmodule
