<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h' l='454' ll='465'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h' l='499' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<size>120</size>
<mbr r='llvm::InstructionSelector::MatcherState::Renderers' o='0' t='std::vector&lt;ComplexRendererFns::value_type&gt;'/>
<mbr r='llvm::InstructionSelector::MatcherState::MIs' o='192' t='llvm::InstructionSelector::RecordedMIVector'/>
<mbr r='llvm::InstructionSelector::MatcherState::TempRegisters' o='576' t='DenseMap&lt;unsigned int, unsigned int&gt;'/>
<mbr r='llvm::InstructionSelector::MatcherState::RecordedOperands' o='768' t='std::array&lt;const MachineOperand *, 3&gt;'/>
<fun r='_ZN4llvm19InstructionSelector12MatcherStateC1Ej'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='50' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='15'/>
<size>120</size>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='15'/>
<size>120</size>
<use f='llvm/build/lib/Target/ARM/ARMGenGlobalISel.inc' l='15'/>
<size>120</size>
<use f='llvm/build/lib/Target/Mips/MipsGenGlobalISel.inc' l='15'/>
<size>120</size>
<use f='llvm/build/lib/Target/PowerPC/PPCGenGlobalISel.inc' l='15'/>
<size>120</size>
<use f='llvm/build/lib/Target/RISCV/RISCVGenGlobalISel.inc' l='15'/>
<size>120</size>
<use f='llvm/build/lib/Target/X86/X86GenGlobalISel.inc' l='15'/>
<size>120</size>
