#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar  2 14:09:59 2021
# Process ID: 33108
# Current directory: D:/CELab2/ARM-Pipeline-Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22836 D:\CELab2\ARM-Pipeline-Processor\ARM-Pipeline-Processor.xpr
# Log file: D:/CELab2/ARM-Pipeline-Processor/vivado.log
# Journal file: D:/CELab2/ARM-Pipeline-Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.xpr
update_compile_order -fileset sources_1
close [ open D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/im.v w ]
add_files D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/im.v
close [ open D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/dm.v w ]
add_files D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/dm.v
update_compile_order -fileset sources_1
close [ open D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/PC.v w ]
add_files D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/PC.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source testbench.tcl
close [ open D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/SignExtend.v w ]
add_files D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/SignExtend.v
update_compile_order -fileset sources_1
close [ open D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/ShiftLeftTwo.v w ]
add_files D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/ShiftLeftTwo.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source testbench.tcl
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
set_property xsim.view D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
relaunch_sim
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
relaunch_sim
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
relaunch_sim
relaunch_sim
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
relaunch_sim
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
close_sim
