

================================================================
== Vitis HLS Report for 'read_markers_1_Pipeline_VITIS_LOOP_1031_2'
================================================================
* Date:           Tue Jun 18 12:24:22 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.776 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      129|  10.000 ns|  0.645 us|    2|  129|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_1031_2  |        0|      127|         1|          1|          1|  0 ~ 127|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      28|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      50|    -|
|Register             |        -|     -|       10|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       10|      78|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1031_fu_79_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln1031_fu_73_p2  |      icmp|   0|  0|  14|           7|           7|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  28|          14|           8|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_57_p4  |  14|          3|    1|          3|
    |ap_return                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_ci_load       |   9|          2|    7|         14|
    |ci_fu_38                       |   9|          2|    7|         14|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  50|         11|   17|         35|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |ap_return_preg  |  1|   0|    1|          0|
    |ci_fu_38        |  7|   0|    7|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 10|   0|   10|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1031_2|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1031_2|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1031_2|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1031_2|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1031_2|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1031_2|  return value|
|ap_return                    |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1031_2|  return value|
|p_jinfo_num_components_load  |   in|    7|     ap_none|                p_jinfo_num_components_load|        scalar|
|cmp13_i                      |   in|    1|     ap_none|                                    cmp13_i|        scalar|
+-----------------------------+-----+-----+------------+-------------------------------------------+--------------+

