#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d4538c1370 .scope module, "CPU_tb" "CPU_tb" 2 2;
 .timescale 0 0;
v000001d453920280_0 .net "ALUout", 63 0, v000001d4538b9fd0_0;  1 drivers
v000001d453921540_0 .var "clock", 0 0;
v000001d453921ea0_0 .net "counter", 63 0, v000001d45391b8c0_0;  1 drivers
v000001d453921e00_0 .net "instruction", 31 0, v000001d45391aa60_0;  1 drivers
v000001d4539215e0_0 .net "memdata", 63 0, v000001d45391bf00_0;  1 drivers
v000001d453920320_0 .net "read1", 63 0, v000001d45391df10_0;  1 drivers
v000001d4539203c0_0 .net "read2", 63 0, v000001d45391dab0_0;  1 drivers
S_000001d4538bf150 .scope module, "cpu" "cpu" 2 13, 3 18 0, S_000001d4538c1370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 64 "counter";
    .port_info 2 /OUTPUT 32 "instruction";
    .port_info 3 /OUTPUT 64 "read1";
    .port_info 4 /OUTPUT 64 "read2";
    .port_info 5 /OUTPUT 64 "ALU_out";
    .port_info 6 /OUTPUT 64 "mem_data";
L_000001d4538c21d0 .functor AND 1, v000001d4538ba250_0, v000001d4538fe520_0, C4<1>, C4<1>;
L_000001d4538c2320 .functor OR 1, L_000001d4538c21d0, v000001d4538ba2f0_0, C4<0>, C4<0>;
v000001d45391da10_0 .net "ALUCtrl", 3 0, v000001d45391b780_0;  1 drivers
v000001d45391de70_0 .net "ALUSrc", 0 0, v000001d45391a4c0_0;  1 drivers
v000001d45391c890_0 .net "ALUSrc_id_ex", 0 0, v000001d4538fd120_0;  1 drivers
v000001d45391ca70_0 .net "ALU_out", 63 0, v000001d4538b9fd0_0;  alias, 1 drivers
v000001d45391d790_0 .net "ALU_out_ex_mem", 63 0, v000001d4538b9ad0_0;  1 drivers
v000001d45391c9d0_0 .net "ALU_out_mem_wb", 63 0, v000001d45391baa0_0;  1 drivers
v000001d45391d830_0 .net "AluOP_id_ex", 1 0, v000001d4538fd260_0;  1 drivers
v000001d45391c930_0 .net "AluOp", 1 0, v000001d45391a560_0;  1 drivers
v000001d45391ce30_0 .net "Branch", 0 0, v000001d45391be60_0;  1 drivers
v000001d45391cb10_0 .net "Branch_ex_mem", 0 0, v000001d4538ba250_0;  1 drivers
v000001d45391c2f0_0 .net "Branch_id_ex", 0 0, v000001d4538fe2a0_0;  1 drivers
v000001d45391ced0_0 .net "Counter_id_ex", 63 0, v000001d4538fe3e0_0;  1 drivers
v000001d45391d290_0 .net "Counter_if_id", 63 0, v000001d4538fd800_0;  1 drivers
v000001d45391c070_0 .net "Instruction_if_id", 31 0, v000001d4538fe980_0;  1 drivers
v000001d45391d330_0 .net "RegWrite", 0 0, v000001d45391aba0_0;  1 drivers
v000001d45391c250_0 .net "RegWrite_ex_mem", 0 0, v000001d4538b9df0_0;  1 drivers
v000001d45391c750_0 .net "RegWrite_id_ex", 0 0, v000001d4538fe160_0;  1 drivers
v000001d45391c7f0_0 .net "RegWrite_mem_wb", 0 0, v000001d45391bdc0_0;  1 drivers
v000001d45391cf70_0 .net "UncBranch", 0 0, v000001d45391ace0_0;  1 drivers
v000001d45391d5b0_0 .net "UncBranch_ex_mem", 0 0, v000001d4538ba2f0_0;  1 drivers
v000001d45391d010_0 .net "UncBranch_id_ex", 0 0, v000001d4538fe700_0;  1 drivers
v000001d45391d3d0_0 .net "Zero", 0 0, v000001d4538b9990_0;  1 drivers
v000001d45391c4d0_0 .net "Zero_ex_mem", 0 0, v000001d4538fe520_0;  1 drivers
v000001d45391d470_0 .net *"_ivl_17", 0 0, L_000001d4538c21d0;  1 drivers
v000001d45391c110_0 .net "alu_ctrl_data", 10 0, v000001d4538fe200_0;  1 drivers
v000001d45391db50_0 .net "clock", 0 0, v000001d453921540_0;  1 drivers
v000001d45391d6f0_0 .net "counter", 63 0, v000001d45391b8c0_0;  alias, 1 drivers
v000001d45391d8d0_0 .net "en_jump", 0 0, L_000001d4538c2320;  1 drivers
v000001d45391d970_0 .net "instruction", 31 0, v000001d45391aa60_0;  alias, 1 drivers
v000001d45391dc90_0 .net "jump_address", 63 0, v000001d45391a060_0;  1 drivers
v000001d45391dd30_0 .net "jump_address_ex_mem", 63 0, v000001d4538b9e90_0;  1 drivers
v000001d45391ddd0_0 .net "mem_data", 63 0, v000001d45391bf00_0;  alias, 1 drivers
v000001d45391c1b0_0 .net "mem_data_mem_wb", 63 0, v000001d45391a100_0;  1 drivers
v000001d45391c430_0 .net "memtoreg", 0 0, v000001d45391b0a0_0;  1 drivers
v000001d453921900_0 .net "memtoreg_ex_mem", 0 0, v000001d4538b9b70_0;  1 drivers
v000001d4539205a0_0 .net "memtoreg_id_ex", 0 0, v000001d4538fdc60_0;  1 drivers
v000001d4539208c0_0 .net "memtoreg_mem_wb", 0 0, v000001d45391b140_0;  1 drivers
v000001d453920a00_0 .net "out_ALUSrc", 63 0, v000001d45391b3c0_0;  1 drivers
v000001d4539206e0_0 .net "out_reg2loc", 4 0, v000001d45391c6b0_0;  1 drivers
v000001d453920960_0 .net "read1", 63 0, v000001d45391df10_0;  alias, 1 drivers
v000001d453920dc0_0 .net "read1_id_ex", 63 0, v000001d4538fd9e0_0;  1 drivers
v000001d453921860_0 .net "read2", 63 0, v000001d45391dab0_0;  alias, 1 drivers
v000001d453921220_0 .net "read2_ex_mem", 63 0, v000001d4538b9d50_0;  1 drivers
v000001d4539212c0_0 .net "read2_id_ex", 63 0, v000001d4538fd940_0;  1 drivers
v000001d453921360_0 .net "readmem_en", 0 0, v000001d45391a740_0;  1 drivers
v000001d4539201e0_0 .net "readmem_en_ex_mem", 0 0, v000001d4538ba390_0;  1 drivers
v000001d453920b40_0 .net "readmem_en_id_ex", 0 0, v000001d4538fe0c0_0;  1 drivers
v000001d453921a40_0 .net "reg2loc", 0 0, v000001d45391a7e0_0;  1 drivers
v000001d453921400_0 .net "sign_extended_address", 63 0, v000001d45391c390_0;  1 drivers
v000001d4539214a0_0 .net "sign_extended_address_id_ex", 63 0, v000001d4538fe480_0;  1 drivers
v000001d453920aa0_0 .net "write_data", 63 0, v000001d45391bb40_0;  1 drivers
v000001d453920be0_0 .net "write_reg_ex_mem", 4 0, v000001d4538fcc20_0;  1 drivers
v000001d4539217c0_0 .net "write_reg_id_ex", 4 0, v000001d4538fcfe0_0;  1 drivers
v000001d453920c80_0 .net "write_reg_mem_wb", 4 0, v000001d45391ac40_0;  1 drivers
v000001d4539219a0_0 .net "writemem_en", 0 0, v000001d45391b5a0_0;  1 drivers
v000001d453920780_0 .net "writemem_en_ex_mem", 0 0, v000001d4538ba430_0;  1 drivers
v000001d453921ae0_0 .net "writemem_en_id_ex", 0 0, v000001d4538fe660_0;  1 drivers
L_000001d453921c20 .part v000001d4538fe980_0, 16, 5;
L_000001d453920e60 .part v000001d4538fe980_0, 0, 5;
L_000001d453921b80 .part v000001d4538fe980_0, 28, 1;
L_000001d453921cc0 .part v000001d4538fe980_0, 5, 5;
L_000001d453921680 .part v000001d4538fe980_0, 21, 11;
S_000001d453870e00 .scope module, "ALU" "alu" 3 135, 4 2 0, S_000001d4538bf150;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctr";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /OUTPUT 64 "Out";
    .port_info 4 /OUTPUT 1 "Zero";
v000001d4538b98f0_0 .net "A", 63 0, v000001d4538fd9e0_0;  alias, 1 drivers
v000001d4538b9c10_0 .net "ALUctr", 3 0, v000001d45391b780_0;  alias, 1 drivers
v000001d4538ba1b0_0 .net "B", 63 0, v000001d45391b3c0_0;  alias, 1 drivers
v000001d4538b9fd0_0 .var "Out", 63 0;
v000001d4538b9990_0 .var "Zero", 0 0;
E_000001d4538a9ac0 .event anyedge, v000001d4538b9c10_0, v000001d4538b98f0_0, v000001d4538ba1b0_0, v000001d4538b9fd0_0;
S_000001d453870f90 .scope module, "EX_MEM" "ex_mem" 3 155, 5 1 0, S_000001d4538bf150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "add_result";
    .port_info 2 /INPUT 64 "alu_result";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 64 "read2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "uncBranch";
    .port_info 8 /INPUT 1 "memread";
    .port_info 9 /INPUT 1 "memwrite";
    .port_info 10 /INPUT 1 "regWrite";
    .port_info 11 /INPUT 1 "memtoReg";
    .port_info 12 /OUTPUT 64 "Add_result";
    .port_info 13 /OUTPUT 64 "Alu_result";
    .port_info 14 /OUTPUT 1 "Zero";
    .port_info 15 /OUTPUT 64 "Read2";
    .port_info 16 /OUTPUT 5 "Write_reg";
    .port_info 17 /OUTPUT 1 "Branch";
    .port_info 18 /OUTPUT 1 "UncBranch";
    .port_info 19 /OUTPUT 1 "Memread";
    .port_info 20 /OUTPUT 1 "Memwrite";
    .port_info 21 /OUTPUT 1 "RegWrite";
    .port_info 22 /OUTPUT 1 "MemtoReg";
v000001d4538b9e90_0 .var "Add_result", 63 0;
v000001d4538b9ad0_0 .var "Alu_result", 63 0;
v000001d4538ba250_0 .var "Branch", 0 0;
v000001d4538ba390_0 .var "Memread", 0 0;
v000001d4538b9b70_0 .var "MemtoReg", 0 0;
v000001d4538ba430_0 .var "Memwrite", 0 0;
v000001d4538b9d50_0 .var "Read2", 63 0;
v000001d4538b9df0_0 .var "RegWrite", 0 0;
v000001d4538ba2f0_0 .var "UncBranch", 0 0;
v000001d4538fcc20_0 .var "Write_reg", 4 0;
v000001d4538fe520_0 .var "Zero", 0 0;
v000001d4538fccc0_0 .net "add_result", 63 0, v000001d45391a060_0;  alias, 1 drivers
v000001d4538fe8e0_0 .net "alu_result", 63 0, v000001d4538b9fd0_0;  alias, 1 drivers
v000001d4538fd300_0 .net "branch", 0 0, v000001d4538fe2a0_0;  alias, 1 drivers
v000001d4538fe340_0 .net "clock", 0 0, v000001d453921540_0;  alias, 1 drivers
v000001d4538fe020_0 .net "memread", 0 0, v000001d4538fe0c0_0;  alias, 1 drivers
v000001d4538fdb20_0 .net "memtoReg", 0 0, v000001d4538fdc60_0;  alias, 1 drivers
v000001d4538fcae0_0 .net "memwrite", 0 0, v000001d4538fe660_0;  alias, 1 drivers
v000001d4538fd440_0 .net "read2", 63 0, v000001d4538fd940_0;  alias, 1 drivers
v000001d4538fd1c0_0 .net "regWrite", 0 0, v000001d4538fe160_0;  alias, 1 drivers
v000001d4538fe5c0_0 .net "uncBranch", 0 0, v000001d4538fe700_0;  alias, 1 drivers
v000001d4538fd760_0 .net "write_reg", 4 0, v000001d4538fcfe0_0;  alias, 1 drivers
v000001d4538fd620_0 .net "zero", 0 0, v000001d4538b9990_0;  alias, 1 drivers
E_000001d4538a9b00 .event posedge, v000001d4538fe340_0;
S_000001d4538472d0 .scope module, "ID_EX" "id_ex" 3 94, 6 1 0, S_000001d4538bf150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "read1";
    .port_info 2 /INPUT 64 "read2";
    .port_info 3 /INPUT 64 "sign_extended";
    .port_info 4 /INPUT 32 "instruction";
    .port_info 5 /INPUT 2 "aluOp";
    .port_info 6 /INPUT 1 "aluSrc";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /INPUT 1 "uncond_branch";
    .port_info 9 /INPUT 1 "memread";
    .port_info 10 /INPUT 1 "memwrite";
    .port_info 11 /INPUT 1 "regWrite";
    .port_info 12 /INPUT 1 "memtoReg";
    .port_info 13 /INPUT 64 "pc";
    .port_info 14 /OUTPUT 64 "Pc";
    .port_info 15 /OUTPUT 64 "Read1";
    .port_info 16 /OUTPUT 64 "Read2";
    .port_info 17 /OUTPUT 64 "Sign_extended";
    .port_info 18 /OUTPUT 11 "alu_ctrl_data";
    .port_info 19 /OUTPUT 5 "write_reg";
    .port_info 20 /OUTPUT 2 "AluOp";
    .port_info 21 /OUTPUT 1 "ALUSrc";
    .port_info 22 /OUTPUT 1 "Branch";
    .port_info 23 /OUTPUT 1 "Uncond_Branch";
    .port_info 24 /OUTPUT 1 "Memread";
    .port_info 25 /OUTPUT 1 "Memwrite";
    .port_info 26 /OUTPUT 1 "RegWrite";
    .port_info 27 /OUTPUT 1 "MemtoReg";
v000001d4538fd120_0 .var "ALUSrc", 0 0;
v000001d4538fd260_0 .var "AluOp", 1 0;
v000001d4538fe2a0_0 .var "Branch", 0 0;
v000001d4538fe0c0_0 .var "Memread", 0 0;
v000001d4538fdc60_0 .var "MemtoReg", 0 0;
v000001d4538fe660_0 .var "Memwrite", 0 0;
v000001d4538fe3e0_0 .var "Pc", 63 0;
v000001d4538fd9e0_0 .var "Read1", 63 0;
v000001d4538fd940_0 .var "Read2", 63 0;
v000001d4538fe160_0 .var "RegWrite", 0 0;
v000001d4538fe480_0 .var "Sign_extended", 63 0;
v000001d4538fe700_0 .var "Uncond_Branch", 0 0;
v000001d4538fe7a0_0 .net "aluOp", 1 0, v000001d45391a560_0;  alias, 1 drivers
v000001d4538fd3a0_0 .net "aluSrc", 0 0, v000001d45391a4c0_0;  alias, 1 drivers
v000001d4538fe200_0 .var "alu_ctrl_data", 10 0;
v000001d4538fdbc0_0 .net "branch", 0 0, v000001d45391be60_0;  alias, 1 drivers
v000001d4538fda80_0 .net "clock", 0 0, v000001d453921540_0;  alias, 1 drivers
v000001d4538fdd00_0 .net "instruction", 31 0, v000001d4538fe980_0;  alias, 1 drivers
v000001d4538fdda0_0 .net "memread", 0 0, v000001d45391a740_0;  alias, 1 drivers
v000001d4538fde40_0 .net "memtoReg", 0 0, v000001d45391b0a0_0;  alias, 1 drivers
v000001d4538fcd60_0 .net "memwrite", 0 0, v000001d45391b5a0_0;  alias, 1 drivers
v000001d4538fd080_0 .net "pc", 63 0, v000001d4538fd800_0;  alias, 1 drivers
v000001d4538fd4e0_0 .net "read1", 63 0, v000001d45391df10_0;  alias, 1 drivers
v000001d4538fdf80_0 .net "read2", 63 0, v000001d45391dab0_0;  alias, 1 drivers
v000001d4538fd580_0 .net "regWrite", 0 0, v000001d45391aba0_0;  alias, 1 drivers
v000001d4538fd6c0_0 .net "sign_extended", 63 0, v000001d45391c390_0;  alias, 1 drivers
v000001d4538fe840_0 .net "uncond_branch", 0 0, v000001d45391ace0_0;  alias, 1 drivers
v000001d4538fcfe0_0 .var "write_reg", 4 0;
S_000001d45384f690 .scope module, "IF_ID" "if_id" 3 45, 7 1 0, S_000001d4538bf150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "pc";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 32 "Instruction";
    .port_info 4 /OUTPUT 64 "Pc";
v000001d4538fe980_0 .var "Instruction", 31 0;
v000001d4538fd800_0 .var "Pc", 63 0;
v000001d4538fcb80_0 .net "clock", 0 0, v000001d453921540_0;  alias, 1 drivers
v000001d4538fdee0_0 .net "instruction", 31 0, v000001d45391aa60_0;  alias, 1 drivers
v000001d4538fce00_0 .net "pc", 63 0, v000001d45391b8c0_0;  alias, 1 drivers
S_000001d45384f820 .scope module, "JumpAdder" "alu" 3 143, 4 2 0, S_000001d4538bf150;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctr";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /OUTPUT 64 "Out";
    .port_info 4 /OUTPUT 1 "Zero";
v000001d4538fcea0_0 .net "A", 63 0, v000001d4538fe3e0_0;  alias, 1 drivers
L_000001d453924078 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001d4538fcf40_0 .net "ALUctr", 3 0, L_000001d453924078;  1 drivers
v000001d4538fd8a0_0 .net "B", 63 0, v000001d4538fe480_0;  alias, 1 drivers
v000001d45391a060_0 .var "Out", 63 0;
v000001d45391aec0_0 .var "Zero", 0 0;
E_000001d4538a5fc0 .event anyedge, v000001d4538fcf40_0, v000001d4538fe3e0_0, v000001d4538fe480_0, v000001d4538fccc0_0;
S_000001d45384f9b0 .scope module, "MEM_WB" "mem_wb" 3 195, 8 1 0, S_000001d4538bf150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "read_data";
    .port_info 2 /INPUT 64 "alu_result";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /INPUT 1 "regWrite";
    .port_info 5 /INPUT 1 "memtoReg";
    .port_info 6 /OUTPUT 64 "Read_data";
    .port_info 7 /OUTPUT 64 "Alu_result";
    .port_info 8 /OUTPUT 5 "Write_reg";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
v000001d45391baa0_0 .var "Alu_result", 63 0;
v000001d45391b140_0 .var "MemtoReg", 0 0;
v000001d45391a100_0 .var "Read_data", 63 0;
v000001d45391bdc0_0 .var "RegWrite", 0 0;
v000001d45391ac40_0 .var "Write_reg", 4 0;
v000001d45391a380_0 .net "alu_result", 63 0, v000001d4538b9ad0_0;  alias, 1 drivers
v000001d45391b280_0 .net "clock", 0 0, v000001d453921540_0;  alias, 1 drivers
v000001d45391bd20_0 .net "memtoReg", 0 0, v000001d4538b9b70_0;  alias, 1 drivers
v000001d45391b1e0_0 .net "read_data", 63 0, v000001d45391bf00_0;  alias, 1 drivers
v000001d45391a880_0 .net "regWrite", 0 0, v000001d4538b9df0_0;  alias, 1 drivers
v000001d45391a920_0 .net "write_reg", 4 0, v000001d4538fcc20_0;  alias, 1 drivers
S_000001d453855cb0 .scope module, "PC" "pc" 3 33, 9 3 0, S_000001d4538bf150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "jump";
    .port_info 2 /INPUT 1 "en_jump";
    .port_info 3 /OUTPUT 64 "counter";
v000001d45391a600_0 .net "clock", 0 0, v000001d453921540_0;  alias, 1 drivers
v000001d45391b8c0_0 .var "counter", 63 0;
v000001d45391a420_0 .net "en_jump", 0 0, L_000001d4538c2320;  alias, 1 drivers
v000001d45391b320_0 .net "jump", 63 0, v000001d4538b9e90_0;  alias, 1 drivers
E_000001d4538a68c0 .event negedge, v000001d4538fe340_0;
S_000001d453855e40 .scope module, "ROM" "rom" 3 37, 10 3 0, S_000001d4538bf150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "counter";
    .port_info 2 /OUTPUT 32 "instruction";
v000001d45391b000_0 .net "clock", 0 0, v000001d453921540_0;  alias, 1 drivers
v000001d45391a9c0_0 .net "counter", 63 0, v000001d45391b8c0_0;  alias, 1 drivers
v000001d45391aa60_0 .var "instruction", 31 0;
v000001d45391ab00 .array "instructions", 0 31, 31 0;
S_000001d453855fd0 .scope module, "aluctrl" "aluctrl" 3 139, 11 1 0, S_000001d4538bf150;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_Op";
    .port_info 1 /INPUT 11 "ALU_INSTRUCTION";
    .port_info 2 /OUTPUT 4 "ALU_Out";
v000001d45391a6a0_0 .net "ALU_INSTRUCTION", 10 0, v000001d4538fe200_0;  alias, 1 drivers
L_000001d4539240c0 .functor BUFT 1, C4<0z>, C4<0>, C4<0>, C4<0>;
v000001d45391af60_0 .net "ALU_Op", 1 0, L_000001d4539240c0;  1 drivers
v000001d45391b780_0 .var "ALU_Out", 3 0;
E_000001d4538a6a40 .event anyedge, v000001d45391af60_0, v000001d4538fe200_0;
S_000001d453851780 .scope module, "alusrc_mux" "alusrc_mux" 3 130, 12 1 0, S_000001d4538bf150;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "reg2";
    .port_info 1 /INPUT 64 "address";
    .port_info 2 /INPUT 1 "alusrc";
    .port_info 3 /OUTPUT 64 "out";
v000001d45391b460_0 .net "address", 63 0, v000001d4538fe480_0;  alias, 1 drivers
v000001d45391ad80_0 .net "alusrc", 0 0, v000001d4538fd120_0;  alias, 1 drivers
v000001d45391b3c0_0 .var "out", 63 0;
v000001d45391b820_0 .net "reg2", 63 0, v000001d4538fd940_0;  alias, 1 drivers
E_000001d4538a65c0 .event anyedge, v000001d4538fd120_0, v000001d4538fd440_0, v000001d4538fe480_0;
S_000001d453851910 .scope module, "control_unit" "control_unit" 3 78, 13 1 0, S_000001d4538bf150;
 .timescale 0 0;
    .port_info 0 /INPUT 11 "Instruction";
    .port_info 1 /OUTPUT 1 "Reg2Loc";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "UncBranch";
    .port_info 9 /OUTPUT 2 "AluOp";
v000001d45391a4c0_0 .var "ALUSrc", 0 0;
v000001d45391a560_0 .var "AluOp", 1 0;
v000001d45391be60_0 .var "Branch", 0 0;
v000001d45391b500_0 .net "Instruction", 10 0, L_000001d453921680;  1 drivers
v000001d45391a740_0 .var "MemRead", 0 0;
v000001d45391b5a0_0 .var "MemWrite", 0 0;
v000001d45391b0a0_0 .var "MemtoReg", 0 0;
v000001d45391a7e0_0 .var "Reg2Loc", 0 0;
v000001d45391aba0_0 .var "RegWrite", 0 0;
v000001d45391ace0_0 .var "UncBranch", 0 0;
E_000001d4538a6580 .event anyedge, v000001d45391b500_0;
S_000001d453851aa0 .scope module, "memtoreg_mux" "memtoreg_mux" 3 212, 14 3 0, S_000001d4538bf150;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "ALU_result";
    .port_info 1 /INPUT 64 "data";
    .port_info 2 /INPUT 1 "src";
    .port_info 3 /OUTPUT 64 "out";
v000001d45391ae20_0 .net "ALU_result", 63 0, v000001d45391baa0_0;  alias, 1 drivers
v000001d45391b640_0 .net "data", 63 0, v000001d45391a100_0;  alias, 1 drivers
v000001d45391bb40_0 .var "out", 63 0;
v000001d45391b6e0_0 .net "src", 0 0, v000001d45391b140_0;  alias, 1 drivers
E_000001d4538a6a80 .event anyedge, v000001d45391b140_0, v000001d45391baa0_0, v000001d45391a100_0;
S_000001d453885e20 .scope module, "ram" "ram" 3 185, 15 4 0, S_000001d4538bf150;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "address";
    .port_info 1 /INPUT 1 "read_en";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 64 "data_in";
    .port_info 4 /OUTPUT 64 "out";
v000001d45391b960_0 .net "address", 63 0, v000001d4538b9ad0_0;  alias, 1 drivers
v000001d45391ba00 .array "data", 0 31, 63 0;
v000001d45391bbe0_0 .net "data_in", 63 0, v000001d4538b9d50_0;  alias, 1 drivers
v000001d45391bc80_0 .var/i "initCount", 31 0;
v000001d45391bf00_0 .var "out", 63 0;
v000001d45391a1a0_0 .net "read_en", 0 0, v000001d4538ba390_0;  alias, 1 drivers
v000001d45391a240_0 .net "write_en", 0 0, v000001d4538ba430_0;  alias, 1 drivers
E_000001d4538a6b80/0 .event anyedge, v000001d4538ba430_0, v000001d4538b9d50_0, v000001d4538b9ad0_0, v000001d4538ba390_0;
v000001d45391ba00_0 .array/port v000001d45391ba00, 0;
v000001d45391ba00_1 .array/port v000001d45391ba00, 1;
v000001d45391ba00_2 .array/port v000001d45391ba00, 2;
v000001d45391ba00_3 .array/port v000001d45391ba00, 3;
E_000001d4538a6b80/1 .event anyedge, v000001d45391ba00_0, v000001d45391ba00_1, v000001d45391ba00_2, v000001d45391ba00_3;
v000001d45391ba00_4 .array/port v000001d45391ba00, 4;
v000001d45391ba00_5 .array/port v000001d45391ba00, 5;
v000001d45391ba00_6 .array/port v000001d45391ba00, 6;
v000001d45391ba00_7 .array/port v000001d45391ba00, 7;
E_000001d4538a6b80/2 .event anyedge, v000001d45391ba00_4, v000001d45391ba00_5, v000001d45391ba00_6, v000001d45391ba00_7;
v000001d45391ba00_8 .array/port v000001d45391ba00, 8;
v000001d45391ba00_9 .array/port v000001d45391ba00, 9;
v000001d45391ba00_10 .array/port v000001d45391ba00, 10;
v000001d45391ba00_11 .array/port v000001d45391ba00, 11;
E_000001d4538a6b80/3 .event anyedge, v000001d45391ba00_8, v000001d45391ba00_9, v000001d45391ba00_10, v000001d45391ba00_11;
v000001d45391ba00_12 .array/port v000001d45391ba00, 12;
v000001d45391ba00_13 .array/port v000001d45391ba00, 13;
v000001d45391ba00_14 .array/port v000001d45391ba00, 14;
v000001d45391ba00_15 .array/port v000001d45391ba00, 15;
E_000001d4538a6b80/4 .event anyedge, v000001d45391ba00_12, v000001d45391ba00_13, v000001d45391ba00_14, v000001d45391ba00_15;
v000001d45391ba00_16 .array/port v000001d45391ba00, 16;
v000001d45391ba00_17 .array/port v000001d45391ba00, 17;
v000001d45391ba00_18 .array/port v000001d45391ba00, 18;
v000001d45391ba00_19 .array/port v000001d45391ba00, 19;
E_000001d4538a6b80/5 .event anyedge, v000001d45391ba00_16, v000001d45391ba00_17, v000001d45391ba00_18, v000001d45391ba00_19;
v000001d45391ba00_20 .array/port v000001d45391ba00, 20;
v000001d45391ba00_21 .array/port v000001d45391ba00, 21;
v000001d45391ba00_22 .array/port v000001d45391ba00, 22;
v000001d45391ba00_23 .array/port v000001d45391ba00, 23;
E_000001d4538a6b80/6 .event anyedge, v000001d45391ba00_20, v000001d45391ba00_21, v000001d45391ba00_22, v000001d45391ba00_23;
v000001d45391ba00_24 .array/port v000001d45391ba00, 24;
v000001d45391ba00_25 .array/port v000001d45391ba00, 25;
v000001d45391ba00_26 .array/port v000001d45391ba00, 26;
v000001d45391ba00_27 .array/port v000001d45391ba00, 27;
E_000001d4538a6b80/7 .event anyedge, v000001d45391ba00_24, v000001d45391ba00_25, v000001d45391ba00_26, v000001d45391ba00_27;
v000001d45391ba00_28 .array/port v000001d45391ba00, 28;
v000001d45391ba00_29 .array/port v000001d45391ba00, 29;
v000001d45391ba00_30 .array/port v000001d45391ba00, 30;
v000001d45391ba00_31 .array/port v000001d45391ba00, 31;
E_000001d4538a6b80/8 .event anyedge, v000001d45391ba00_28, v000001d45391ba00_29, v000001d45391ba00_30, v000001d45391ba00_31;
E_000001d4538a6b80 .event/or E_000001d4538a6b80/0, E_000001d4538a6b80/1, E_000001d4538a6b80/2, E_000001d4538a6b80/3, E_000001d4538a6b80/4, E_000001d4538a6b80/5, E_000001d4538a6b80/6, E_000001d4538a6b80/7, E_000001d4538a6b80/8;
S_000001d453885fb0 .scope module, "reg2loc_mux" "reg2loc_mux" 3 55, 16 1 0, S_000001d4538bf150;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "in_cable";
    .port_info 3 /OUTPUT 5 "out";
v000001d45391a2e0_0 .net "a", 4 0, L_000001d453921c20;  1 drivers
v000001d45391d510_0 .net "b", 4 0, L_000001d453920e60;  1 drivers
v000001d45391c570_0 .net "in_cable", 0 0, L_000001d453921b80;  1 drivers
v000001d45391c6b0_0 .var "out", 4 0;
E_000001d4538a6c00 .event anyedge, v000001d45391c570_0, v000001d45391a2e0_0, v000001d45391d510_0;
S_000001d453886140 .scope module, "regs" "regs" 3 59, 17 4 0, S_000001d4538bf150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 5 "add1";
    .port_info 2 /INPUT 5 "add2";
    .port_info 3 /INPUT 5 "write_add";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /INPUT 64 "write_data";
    .port_info 6 /OUTPUT 64 "read_1";
    .port_info 7 /OUTPUT 64 "read_2";
v000001d45391dbf0_0 .net "add1", 4 0, L_000001d453921cc0;  1 drivers
v000001d45391cd90_0 .net "add2", 4 0, v000001d45391c6b0_0;  alias, 1 drivers
v000001d45391cbb0_0 .net "clock", 0 0, v000001d453921540_0;  alias, 1 drivers
v000001d45391d0b0_0 .var/i "i", 31 0;
v000001d45391df10_0 .var "read_1", 63 0;
v000001d45391dab0_0 .var "read_2", 63 0;
v000001d45391cc50 .array "regs", 0 31, 63 0;
v000001d45391d150_0 .var/i "u", 31 0;
v000001d45391d650_0 .net "write_add", 4 0, v000001d45391ac40_0;  alias, 1 drivers
v000001d45391ccf0_0 .net "write_data", 63 0, v000001d45391bb40_0;  alias, 1 drivers
v000001d45391c610_0 .net "write_en", 0 0, v000001d45391bdc0_0;  alias, 1 drivers
S_000001d45391f220 .scope module, "sign_extender" "sign_extender" 3 70, 18 4 0, S_000001d4538bf150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 64 "out";
v000001d45391d1f0_0 .net "in", 31 0, v000001d4538fe980_0;  alias, 1 drivers
v000001d45391c390_0 .var "out", 63 0;
E_000001d4538a6d00 .event anyedge, v000001d4538fdd00_0, v000001d4538fd6c0_0;
    .scope S_000001d453855cb0;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001d45391b8c0_0, 0, 64;
    %end;
    .thread T_0;
    .scope S_000001d453855cb0;
T_1 ;
    %wait E_000001d4538a68c0;
    %load/vec4 v000001d45391a420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001d45391b8c0_0;
    %addi 1, 0, 64;
    %assign/vec4 v000001d45391b8c0_0, 0;
T_1.0 ;
    %vpi_call 9 19 "$display", "Counter: %d", v000001d45391b8c0_0 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_000001d453855cb0;
T_2 ;
    %wait E_000001d4538a9b00;
    %load/vec4 v000001d45391a420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001d45391b320_0;
    %addi 1, 0, 64;
    %assign/vec4 v000001d45391b8c0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d453855e40;
T_3 ;
    %vpi_call 10 13 "$readmemb", "instructions.txt", v000001d45391ab00 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001d453855e40;
T_4 ;
    %wait E_000001d4538a68c0;
    %ix/getv 4, v000001d45391a9c0_0;
    %load/vec4a v000001d45391ab00, 4;
    %assign/vec4 v000001d45391aa60_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d45384f690;
T_5 ;
    %wait E_000001d4538a9b00;
    %load/vec4 v000001d4538fce00_0;
    %store/vec4 v000001d4538fd800_0, 0, 64;
    %load/vec4 v000001d4538fdee0_0;
    %store/vec4 v000001d4538fe980_0, 0, 32;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d453885fb0;
T_6 ;
    %wait E_000001d4538a6c00;
    %load/vec4 v000001d45391c570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001d45391a2e0_0;
    %assign/vec4 v000001d45391c6b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001d45391d510_0;
    %assign/vec4 v000001d45391c6b0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d453886140;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d45391cc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d45391d0b0_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001d45391d0b0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v000001d45391d0b0_0;
    %pad/s 64;
    %ix/getv/s 3, v000001d45391d0b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d45391cc50, 0, 4;
    %load/vec4 v000001d45391d0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d45391d0b0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_000001d453886140;
T_8 ;
    %wait E_000001d4538a9b00;
    %load/vec4 v000001d45391dbf0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d45391cc50, 4;
    %store/vec4 v000001d45391df10_0, 0, 64;
    %load/vec4 v000001d45391cd90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d45391cc50, 4;
    %store/vec4 v000001d45391dab0_0, 0, 64;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d453886140;
T_9 ;
    %wait E_000001d4538a68c0;
    %load/vec4 v000001d45391c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001d45391ccf0_0;
    %load/vec4 v000001d45391d650_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001d45391cc50, 4, 0;
T_9.0 ;
    %vpi_call 17 47 "$display", "-----" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d45391d150_0, 0, 32;
T_9.2 ;
    %load/vec4 v000001d45391d150_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.3, 5;
    %vpi_call 17 48 "$display", "Reg %d: %d", v000001d45391d150_0, &A<v000001d45391cc50, v000001d45391d150_0 > {0 0 0};
    %load/vec4 v000001d45391d150_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d45391d150_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d45391f220;
T_10 ;
    %wait E_000001d4538a6d00;
    %load/vec4 v000001d45391d1f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000001d45391d1f0_0;
    %parti/s 26, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d45391c390_0, 4, 5;
    %load/vec4 v000001d45391c390_0;
    %parti/s 1, 25, 6;
    %replicate 64;
    %pad/u 38;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d45391c390_0, 4, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d45391d1f0_0;
    %parti/s 8, 24, 6;
    %cmpi/e 180, 0, 8;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v000001d45391d1f0_0;
    %parti/s 19, 5, 4;
    %pad/u 20;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d45391c390_0, 4, 5;
    %load/vec4 v000001d45391c390_0;
    %parti/s 1, 19, 6;
    %replicate 64;
    %pad/u 44;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d45391c390_0, 4, 5;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001d45391d1f0_0;
    %parti/s 9, 12, 5;
    %pad/u 10;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d45391c390_0, 4, 5;
    %load/vec4 v000001d45391c390_0;
    %parti/s 1, 9, 5;
    %replicate 64;
    %pad/u 54;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d45391c390_0, 4, 5;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d453851910;
T_11 ;
    %wait E_000001d4538a6580;
    %load/vec4 v000001d45391b500_0;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/x;
    %jmp/1 T_11.0, 4;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/x;
    %jmp/1 T_11.1, 4;
    %dup/vec4;
    %pushi/vec4 1447, 7, 11;
    %cmp/x;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 191, 31, 11;
    %cmp/x;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 1880, 776, 11;
    %cmp/x;
    %jmp/1 T_11.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391a4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391b0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391aba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391a740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391be60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d45391a560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391ace0_0, 0;
    %jmp T_11.6;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391a7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d45391a4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d45391b0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d45391aba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d45391a740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391be60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d45391a560_0, 0;
    %jmp T_11.6;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d45391a7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d45391a4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d45391b0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391aba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391a740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d45391b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391be60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d45391a560_0, 0;
    %jmp T_11.6;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d45391a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391a4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391b0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391aba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391a740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d45391b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391be60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391ace0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d45391a560_0, 0;
    %jmp T_11.6;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391a4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391b0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391aba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391a740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391be60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d45391ace0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d45391a560_0, 0;
    %jmp T_11.6;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391a4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391b0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d45391aba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391a740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391be60_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d45391a560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391ace0_0, 0;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001d4538472d0;
T_12 ;
    %wait E_000001d4538a9b00;
    %load/vec4 v000001d4538fdd00_0;
    %parti/s 11, 21, 6;
    %store/vec4 v000001d4538fe200_0, 0, 11;
    %load/vec4 v000001d4538fdd00_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000001d4538fcfe0_0, 0, 5;
    %load/vec4 v000001d4538fd4e0_0;
    %store/vec4 v000001d4538fd9e0_0, 0, 64;
    %load/vec4 v000001d4538fdf80_0;
    %store/vec4 v000001d4538fd940_0, 0, 64;
    %load/vec4 v000001d4538fd6c0_0;
    %store/vec4 v000001d4538fe480_0, 0, 64;
    %load/vec4 v000001d4538fd080_0;
    %store/vec4 v000001d4538fe3e0_0, 0, 64;
    %load/vec4 v000001d4538fe7a0_0;
    %store/vec4 v000001d4538fd260_0, 0, 2;
    %load/vec4 v000001d4538fd3a0_0;
    %store/vec4 v000001d4538fd120_0, 0, 1;
    %load/vec4 v000001d4538fdbc0_0;
    %store/vec4 v000001d4538fe2a0_0, 0, 1;
    %load/vec4 v000001d4538fdda0_0;
    %store/vec4 v000001d4538fe0c0_0, 0, 1;
    %load/vec4 v000001d4538fcd60_0;
    %store/vec4 v000001d4538fe660_0, 0, 1;
    %load/vec4 v000001d4538fd580_0;
    %store/vec4 v000001d4538fe160_0, 0, 1;
    %load/vec4 v000001d4538fde40_0;
    %store/vec4 v000001d4538fdc60_0, 0, 1;
    %load/vec4 v000001d4538fe840_0;
    %store/vec4 v000001d4538fe700_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d453851780;
T_13 ;
    %wait E_000001d4538a65c0;
    %load/vec4 v000001d45391ad80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v000001d45391b820_0;
    %assign/vec4 v000001d45391b3c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001d45391b460_0;
    %assign/vec4 v000001d45391b3c0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001d453870e00;
T_14 ;
    %wait E_000001d4538a9ac0;
    %load/vec4 v000001d4538b9c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001d4538b9fd0_0, 0;
    %jmp T_14.7;
T_14.0 ;
    %load/vec4 v000001d4538b98f0_0;
    %load/vec4 v000001d4538ba1b0_0;
    %and;
    %assign/vec4 v000001d4538b9fd0_0, 0;
    %jmp T_14.7;
T_14.1 ;
    %load/vec4 v000001d4538b98f0_0;
    %load/vec4 v000001d4538ba1b0_0;
    %or;
    %assign/vec4 v000001d4538b9fd0_0, 0;
    %jmp T_14.7;
T_14.2 ;
    %load/vec4 v000001d4538b98f0_0;
    %load/vec4 v000001d4538ba1b0_0;
    %add;
    %assign/vec4 v000001d4538b9fd0_0, 0;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v000001d4538b98f0_0;
    %load/vec4 v000001d4538ba1b0_0;
    %sub;
    %assign/vec4 v000001d4538b9fd0_0, 0;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v000001d4538b98f0_0;
    %load/vec4 v000001d4538ba1b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %assign/vec4 v000001d4538b9fd0_0, 0;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v000001d4538b98f0_0;
    %load/vec4 v000001d4538ba1b0_0;
    %or;
    %inv;
    %assign/vec4 v000001d4538b9fd0_0, 0;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %load/vec4 v000001d4538b9fd0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4538b9990_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4538b9990_0, 0;
T_14.11 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001d453855fd0;
T_15 ;
    %wait E_000001d4538a6a40;
    %load/vec4 v000001d45391af60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %jmp T_15.3;
T_15.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d45391b780_0, 0, 4;
    %jmp T_15.3;
T_15.1 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001d45391b780_0, 0, 4;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000001d45391a6a0_0;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d45391b780_0, 0;
    %jmp T_15.8;
T_15.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d45391b780_0, 0;
    %jmp T_15.8;
T_15.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d45391b780_0, 0;
    %jmp T_15.8;
T_15.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d45391b780_0, 0;
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001d45384f820;
T_16 ;
    %wait E_000001d4538a5fc0;
    %load/vec4 v000001d4538fcf40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001d45391a060_0, 0;
    %jmp T_16.7;
T_16.0 ;
    %load/vec4 v000001d4538fcea0_0;
    %load/vec4 v000001d4538fd8a0_0;
    %and;
    %assign/vec4 v000001d45391a060_0, 0;
    %jmp T_16.7;
T_16.1 ;
    %load/vec4 v000001d4538fcea0_0;
    %load/vec4 v000001d4538fd8a0_0;
    %or;
    %assign/vec4 v000001d45391a060_0, 0;
    %jmp T_16.7;
T_16.2 ;
    %load/vec4 v000001d4538fcea0_0;
    %load/vec4 v000001d4538fd8a0_0;
    %add;
    %assign/vec4 v000001d45391a060_0, 0;
    %jmp T_16.7;
T_16.3 ;
    %load/vec4 v000001d4538fcea0_0;
    %load/vec4 v000001d4538fd8a0_0;
    %sub;
    %assign/vec4 v000001d45391a060_0, 0;
    %jmp T_16.7;
T_16.4 ;
    %load/vec4 v000001d4538fcea0_0;
    %load/vec4 v000001d4538fd8a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_16.9, 8;
T_16.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_16.9, 8;
 ; End of false expr.
    %blend;
T_16.9;
    %assign/vec4 v000001d45391a060_0, 0;
    %jmp T_16.7;
T_16.5 ;
    %load/vec4 v000001d4538fcea0_0;
    %load/vec4 v000001d4538fd8a0_0;
    %or;
    %inv;
    %assign/vec4 v000001d45391a060_0, 0;
    %jmp T_16.7;
T_16.7 ;
    %pop/vec4 1;
    %load/vec4 v000001d45391a060_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_16.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d45391aec0_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d45391aec0_0, 0;
T_16.11 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001d453870f90;
T_17 ;
    %wait E_000001d4538a9b00;
    %load/vec4 v000001d4538fccc0_0;
    %store/vec4 v000001d4538b9e90_0, 0, 64;
    %load/vec4 v000001d4538fe8e0_0;
    %store/vec4 v000001d4538b9ad0_0, 0, 64;
    %load/vec4 v000001d4538fd620_0;
    %store/vec4 v000001d4538fe520_0, 0, 1;
    %load/vec4 v000001d4538fd440_0;
    %store/vec4 v000001d4538b9d50_0, 0, 64;
    %load/vec4 v000001d4538fd760_0;
    %store/vec4 v000001d4538fcc20_0, 0, 5;
    %load/vec4 v000001d4538fd300_0;
    %store/vec4 v000001d4538ba250_0, 0, 1;
    %load/vec4 v000001d4538fe020_0;
    %store/vec4 v000001d4538ba390_0, 0, 1;
    %load/vec4 v000001d4538fcae0_0;
    %store/vec4 v000001d4538ba430_0, 0, 1;
    %load/vec4 v000001d4538fd1c0_0;
    %store/vec4 v000001d4538b9df0_0, 0, 1;
    %load/vec4 v000001d4538fdb20_0;
    %store/vec4 v000001d4538b9b70_0, 0, 1;
    %load/vec4 v000001d4538fe5c0_0;
    %store/vec4 v000001d4538ba2f0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_000001d453885e20;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d45391bc80_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001d45391bc80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.1, 5;
    %load/vec4 v000001d45391bc80_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/getv/s 4, v000001d45391bc80_0;
    %store/vec4a v000001d45391ba00, 4, 0;
    %load/vec4 v000001d45391bc80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d45391bc80_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001d453885e20;
T_19 ;
    %wait E_000001d4538a6b80;
    %load/vec4 v000001d45391a240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000001d45391bbe0_0;
    %ix/getv 3, v000001d45391b960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d45391ba00, 0, 4;
T_19.0 ;
    %load/vec4 v000001d45391a1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %ix/getv 4, v000001d45391b960_0;
    %load/vec4a v000001d45391ba00, 4;
    %assign/vec4 v000001d45391bf00_0, 0;
T_19.2 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001d45384f9b0;
T_20 ;
    %wait E_000001d4538a9b00;
    %load/vec4 v000001d45391b1e0_0;
    %store/vec4 v000001d45391a100_0, 0, 64;
    %load/vec4 v000001d45391a380_0;
    %store/vec4 v000001d45391baa0_0, 0, 64;
    %load/vec4 v000001d45391a920_0;
    %store/vec4 v000001d45391ac40_0, 0, 5;
    %load/vec4 v000001d45391a880_0;
    %store/vec4 v000001d45391bdc0_0, 0, 1;
    %load/vec4 v000001d45391bd20_0;
    %store/vec4 v000001d45391b140_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_000001d453851aa0;
T_21 ;
    %wait E_000001d4538a6a80;
    %load/vec4 v000001d45391b6e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v000001d45391ae20_0;
    %assign/vec4 v000001d45391bb40_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001d45391b640_0;
    %assign/vec4 v000001d45391bb40_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001d4538c1370;
T_22 ;
    %delay 1, 0;
    %load/vec4 v000001d453921540_0;
    %inv;
    %store/vec4 v000001d453921540_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_000001d4538c1370;
T_23 ;
    %vpi_call 2 20 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d4538bf150 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d453921540_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./ALU_64.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./MEM_WB.v";
    "./PC.v";
    "./Rom.v";
    "./Aluctrl.v";
    "./ALUSrc_mux.v";
    "./control_unit.v";
    "./MemtoReg_mux.v";
    "./Ram.v";
    "./Reg2loc_mux.v";
    "./Regs.v";
    "./Sign_extender.v";
