# Basic_memory_module_verilog
A simple synchronous memory module with testbench
