

================================================================
== Vivado HLS Report for 'Mem2Stream_Batch12'
================================================================
* Date:           Thu May  7 18:31:32 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        lfcW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.38|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |                        |              |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module    | min | max | min | max |   Type  |
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_Mem2Stream_1_fu_92  |Mem2Stream_1  |  218|  218|  218|  218|   none  |
        |grp_Mem2Stream_fu_102   |Mem2Stream    |   23|   23|   23|   23|   none  |
        +------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?| 30 ~ 225 |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    110|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     296|    171|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    225|
|Register         |        -|      -|     109|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     405|    506|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |BlackBoxJam_mul_5bkb_U9  |BlackBoxJam_mul_5bkb  |        0|      2|    0|   0|
    |grp_Mem2Stream_fu_102    |Mem2Stream            |        0|      0|  146|  81|
    |grp_Mem2Stream_1_fu_92   |Mem2Stream_1          |        0|      0|  150|  90|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      2|  296| 171|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |rep_3_fu_156_p2          |     +    |      0|  0|  32|          32|           5|
    |rep_4_fu_146_p2          |     +    |      0|  0|  32|          32|           1|
    |repsLeft_fu_125_p2       |     -    |      0|  0|  32|          32|          32|
    |tmp_4_i_i_i_i_fu_134_p2  |   icmp   |      0|  0|   2|           4|           1|
    |tmp_i_i_i_i_fu_120_p2    |   icmp   |      0|  0|  11|          32|          32|
    |ap_condition_119         |    or    |      0|  0|   1|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 110|         133|          72|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   4|         10|    1|         10|
    |m_axi_in_V_ARADDR      |  64|          3|   64|        192|
    |m_axi_in_V_ARBURST     |   2|          3|    2|          6|
    |m_axi_in_V_ARCACHE     |   4|          3|    4|         12|
    |m_axi_in_V_ARID        |   1|          3|    1|          3|
    |m_axi_in_V_ARLEN       |  32|          3|   32|         96|
    |m_axi_in_V_ARLOCK      |   2|          3|    2|          6|
    |m_axi_in_V_ARPROT      |   3|          3|    3|          9|
    |m_axi_in_V_ARQOS       |   4|          3|    4|         12|
    |m_axi_in_V_ARREGION    |   4|          3|    4|         12|
    |m_axi_in_V_ARSIZE      |   3|          3|    3|          9|
    |m_axi_in_V_ARUSER      |   1|          3|    1|          3|
    |m_axi_in_V_ARVALID     |   1|          3|    1|          3|
    |m_axi_in_V_RREADY      |   1|          3|    1|          3|
    |memInStrm_V_V_din      |  64|          2|   64|        128|
    |memInStrm_V_V_write    |   1|          3|    1|          3|
    |numReps_channel_blk_n  |   1|          2|    1|          2|
    |out_V3_out_blk_n       |   1|          2|    1|          2|
    |rep_fu_54              |  32|          3|   32|         96|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 225|         61|  222|        607|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   9|   0|    9|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_reg_grp_Mem2Stream_1_fu_92_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_Mem2Stream_fu_102_ap_start   |   1|   0|    1|          0|
    |rep_fu_54                               |  32|   0|   32|          0|
    |rep_load_reg_186                        |  32|   0|   32|          0|
    |tmp_4_i_i_i_i_reg_196                   |   1|   0|    1|          0|
    |tmp_5_i_i_i_i_reg_200                   |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 109|   0|  109|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | Mem2Stream_Batch12 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | Mem2Stream_Batch12 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | Mem2Stream_Batch12 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | Mem2Stream_Batch12 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | Mem2Stream_Batch12 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | Mem2Stream_Batch12 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | Mem2Stream_Batch12 | return value |
|m_axi_in_V_AWVALID      | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWREADY      |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWADDR       | out |   64|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWID         | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWLEN        | out |   32|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWSIZE       | out |    3|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWBURST      | out |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWLOCK       | out |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWCACHE      | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWPROT       | out |    3|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWQOS        | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWREGION     | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWUSER       | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WVALID       | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WREADY       |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WDATA        | out |   64|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WSTRB        | out |    8|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WLAST        | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WID          | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WUSER        | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARVALID      | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARREADY      |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARADDR       | out |   64|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARID         | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARLEN        | out |   32|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARSIZE       | out |    3|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARBURST      | out |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARLOCK       | out |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARCACHE      | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARPROT       | out |    3|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARQOS        | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARREGION     | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARUSER       | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RVALID       |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RREADY       | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RDATA        |  in |   64|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RLAST        |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RID          |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RUSER        |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RRESP        |  in |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BVALID       |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BREADY       | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BRESP        |  in |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BID          |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BUSER        |  in |    1|    m_axi   |        in_V        |    pointer   |
|in_V1                   |  in |   61|   ap_none  |        in_V1       |    scalar    |
|memInStrm_V_V_din       | out |   64|   ap_fifo  |    memInStrm_V_V   |    pointer   |
|memInStrm_V_V_full_n    |  in |    1|   ap_fifo  |    memInStrm_V_V   |    pointer   |
|memInStrm_V_V_write     | out |    1|   ap_fifo  |    memInStrm_V_V   |    pointer   |
|numReps                 |  in |   32|   ap_none  |       numReps      |    scalar    |
|numReps_channel_din     | out |   32|   ap_fifo  |   numReps_channel  |    pointer   |
|numReps_channel_full_n  |  in |    1|   ap_fifo  |   numReps_channel  |    pointer   |
|numReps_channel_write   | out |    1|   ap_fifo  |   numReps_channel  |    pointer   |
|out_V3                  |  in |   61|   ap_none  |       out_V3       |    scalar    |
|out_V3_out_din          | out |   61|   ap_fifo  |     out_V3_out     |    pointer   |
|out_V3_out_full_n       |  in |    1|   ap_fifo  |     out_V3_out     |    pointer   |
|out_V3_out_write        | out |    1|   ap_fifo  |     out_V3_out     |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

