## makefile

```makefile
# å®šä¹‰å‚æ•°
VCS_FLAGS = -full64 -sverilog -debug_access+all -kdb -lca -timescale=1ns/1ps -l comp.log
SIM_FLAGS = -l sim.log

# é»˜è®¤ç›®æ ‡
all: clean comp sim

# ç¼–è¯‘
comp:
	vcs $(VCS_FLAGS) -f filelist.f -top tb_fxo_Mux -o simv

# è¿è¡Œä»¿çœŸ
sim:
	./simv $(SIM_FLAGS)

# æŸ¥çœ‹æ³¢å½¢
verdi:
	verdi -dbdir simv.daidir -ssf waveform.fsdb &

# æ¸…ç†
clean:
	rm -rf simv* csrc verdiLog *.fsdb *.log ucli.key vc_hdrs.h novas*
```

è¿™æ®µå†…å®¹å…¶å®æ˜¯ä¸€ä¸ª **Makefile**ï¼Œç”¨æ¥è‡ªåŠ¨åŒ– Verilog ä»¿çœŸæµç¨‹ï¼ˆåŸºäº Synopsys VCS + Verdiï¼‰ã€‚æˆ‘æ¥é€è¡Œè§£é‡Šä¸€ä¸‹ï¼š

------

### ğŸ›  å‚æ•°å®šä¹‰

```makefile
VCS_FLAGS = -full64 -sverilog -debug_access+all -kdb -lca -timescale=1ns/1ps -l comp.log
SIM_FLAGS = -l sim.log
```

- **VCS_FLAGS**ï¼šç¼–è¯‘æ—¶ä¼ ç»™ VCS çš„å‚æ•°
  - `-full64`ï¼šå¯ç”¨ 64 ä½ç¼–è¯‘
  - `-sverilog`ï¼šæ”¯æŒ SystemVerilog è¯­æ³•
  - `-debug_access+all`ï¼šå…è®¸è°ƒè¯•è®¿é—®æ‰€æœ‰ä¿¡å·
  - `-kdb`ï¼šå¯ç”¨ kernel debug æ•°æ®åº“ï¼ˆé…åˆ Verdiï¼‰
  - `-lca`ï¼šå¯ç”¨ license å…¼å®¹æ¨¡å¼
  - `-timescale=1ns/1ps`ï¼šå®šä¹‰ä»¿çœŸæ—¶é—´å•ä½å’Œç²¾åº¦
  - `-l comp.log`ï¼šç¼–è¯‘æ—¥å¿—è¾“å‡ºåˆ° `comp.log`
- **SIM_FLAGS**ï¼šè¿è¡Œä»¿çœŸæ—¶çš„å‚æ•°
  - `-l sim.log`ï¼šä»¿çœŸæ—¥å¿—è¾“å‡ºåˆ° `sim.log`

------

### ğŸ“‘ é»˜è®¤ç›®æ ‡

```makefile
all: clean comp sim
```

- é»˜è®¤æ‰§è¡Œé¡ºåºï¼šå…ˆæ¸…ç† â†’ ç¼–è¯‘ â†’ ä»¿çœŸã€‚

------

### âš™ï¸ ç¼–è¯‘

```makefile
comp:
    vcs $(VCS_FLAGS) -f filelist.f -top tb_fxo_Mux1 -o simv
```

- è°ƒç”¨ **VCS ç¼–è¯‘å™¨**
- `-f filelist.f`ï¼šæŒ‡å®šæ–‡ä»¶åˆ—è¡¨ï¼ˆé‡Œé¢åˆ—å‡ºæ‰€æœ‰è¦ç¼–è¯‘çš„ Verilog æ–‡ä»¶ï¼‰
- `-top tb_fxo_Mux1`ï¼šæŒ‡å®šé¡¶å±‚ testbench æ¨¡å—
- `-o simv`ï¼šç”Ÿæˆå¯æ‰§è¡Œä»¿çœŸæ–‡ä»¶ `simv`

------

### â–¶ï¸ è¿è¡Œä»¿çœŸ

```makefile
sim:
    ./simv $(SIM_FLAGS)
```

- æ‰§è¡Œç¼–è¯‘å¥½çš„ä»¿çœŸç¨‹åº `simv`
- æ—¥å¿—å†™å…¥ `sim.log`

------

### ğŸ‘€ æŸ¥çœ‹æ³¢å½¢

```makefile
verdi:
    verdi -dbdir simv.daidir -ssf waveform.fsdb &
```

- å¯åŠ¨ **Verdi** æ³¢å½¢æŸ¥çœ‹å·¥å…·
- `-dbdir simv.daidir`ï¼šæŒ‡å®šä»¿çœŸæ•°æ®åº“ç›®å½•
- `-ssf waveform.fsdb`ï¼šåŠ è½½æ³¢å½¢æ–‡ä»¶ `waveform.fsdb`
- `&`ï¼šåå°è¿è¡Œ

------

### ğŸ§¹ æ¸…ç†

```makefile
clean:
    rm -rf simv* csrc verdiLog *.fsdb *.log ucli.key vc_hdrs.h novas*
```

- åˆ é™¤ä»¿çœŸç”Ÿæˆçš„ä¸´æ—¶æ–‡ä»¶å’Œæ—¥å¿—ï¼Œä¿æŒç›®å½•æ•´æ´ã€‚

------

### ğŸ¯ æ€»ç»“

è¿™ä¸ª Makefile å°±æ˜¯ä¸€ä¸ª **æ ‡å‡†çš„ VCS+Verdi ä»¿çœŸæµç¨‹è„šæœ¬**ï¼š

1. **ç¼–è¯‘** â†’ ç”Ÿæˆä»¿çœŸå¯æ‰§è¡Œæ–‡ä»¶
2. **è¿è¡Œ** â†’ æ‰§è¡Œ testbenchï¼Œç”Ÿæˆæ—¥å¿—å’Œæ³¢å½¢
3. **æŸ¥çœ‹æ³¢å½¢** â†’ ç”¨ Verdi æ‰“å¼€ FSDB æ–‡ä»¶
4. **æ¸…ç†** â†’ åˆ é™¤ä¸­é—´æ–‡ä»¶

> [!tip]
>
> é»˜è®¤æ‰§è¡Œï¼š`make`
>
> å•ç‹¬æ‰§è¡Œï¼š`make comp` / `make sim` / `make verdi` / `make clean`
>
> > [!note]
> >
> > **æœ€å°æµç¨‹**ï¼š`make â†’ make verdi`
> >
> > **å®Œæ•´æµç¨‹**ï¼š`make â†’ make verdi â†’ make clean`ï¼ˆæ¸…ç†æ­¥éª¤å¯æ ¹æ®éœ€è¦å†³å®šæ˜¯å¦æ‰§è¡Œï¼‰

## filelist.f

### ğŸ“˜ åŸºæœ¬ç»“æ„

å¸¸è§çš„ `filelist.f` å†…å®¹åŒ…æ‹¬ï¼š

1. **æºæ–‡ä»¶è·¯å¾„**

   - æ¯ä¸€è¡Œå†™ä¸€ä¸ª Verilog/SystemVerilog æ–‡ä»¶çš„è·¯å¾„ã€‚
   - å¯ä»¥æ˜¯ç›¸å¯¹è·¯å¾„æˆ–ç»å¯¹è·¯å¾„ã€‚

   ```text
   ./src/mux.v
   ./src/adder.v
   ./tb/tb_mux.v
   ```

2. **å®å®šä¹‰**

   - ç”¨ `+define+å®å` æ¥å®šä¹‰ç¼–è¯‘å®ã€‚

   ```text
   +define+SIM
   +define+DEBUG
   ```

3. **åŒ…å«ç›®å½•**

   - ç”¨ `+incdir+è·¯å¾„` æŒ‡å®š `include` æ–‡ä»¶çš„æœç´¢è·¯å¾„ã€‚

   ```text
   +incdir+./include
   ```

4. **åº“æ–‡ä»¶**

   - å¦‚æœæœ‰åº“ï¼Œå¯ä»¥ç›´æ¥å†™è·¯å¾„ã€‚

   ```text
   ./lib/std_cells.v
   ```

------

### âš™ï¸ ç¤ºä¾‹ filelist.f

å‡è®¾ä½ çš„å·¥ç¨‹ç›®å½•ç»“æ„å¦‚ä¸‹ï¼š

```
project/
 â”œâ”€â”€ src/
 â”‚    â”œâ”€â”€ mux.v
 â”‚    â”œâ”€â”€ adder.v
 â”œâ”€â”€ tb/
 â”‚    â””â”€â”€ tb_mux.v
 â”œâ”€â”€ include/
 â”‚    â””â”€â”€ defines.vh
 â””â”€â”€ filelist.f
```

é‚£ä¹ˆ `filelist.f` å¯ä»¥å†™æˆï¼š

```text
# å®å®šä¹‰
+define+SIM
+define+DEBUG

# includeç›®å½•
+incdir+./include

# æºæ–‡ä»¶
./src/mux.v
./src/adder.v

# testbenchæ–‡ä»¶
./tb/tb_mux.v
```

------

### ğŸ¯ æ€»ç»“

- **æ¯è¡Œä¸€ä¸ªç¼–è¯‘é¡¹**ï¼šæºæ–‡ä»¶è·¯å¾„ã€å®å®šä¹‰ã€includeç›®å½•ã€‚
- **é¡ºåºå¾ˆé‡è¦**ï¼šé€šå¸¸å…ˆå†™å®å’Œ includeï¼Œå†å†™æºæ–‡ä»¶ï¼Œæœ€åå†™ testbenchã€‚
- **çµæ´»æ€§**ï¼šä½ å¯ä»¥æŠŠæ‰€æœ‰æ–‡ä»¶éƒ½æ”¾åœ¨ filelist.f é‡Œï¼Œç„¶ååœ¨ Makefile ä¸­ç”¨ `-f filelist.f` è°ƒç”¨ã€‚