

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s'
================================================================
* Date:           Wed May 21 19:43:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.884 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |        5|        5|         3|          1|          1|     4|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer13_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer12_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.53ns)   --->   "%store_ln109 = store i3 0, i3 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 9 'store' 'store_ln109' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln109 = br void %arrayctor.loop.i" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 10 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i3 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.72ns)   --->   "%icmp_ln109 = icmp_eq  i3 %indvar_flatten_load, i3 4" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 12 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.83ns)   --->   "%add_ln109 = add i3 %indvar_flatten_load, i3 1" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 13 'add' 'add_ln109' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc13, void %for.end15" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 14 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sX_1_load = load i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 15 'load' 'sX_1_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%icmp_ln55 = icmp_eq  i32 %sX_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 16 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln109)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pX_1_load = load i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 17 'load' 'pX_1_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %if.end.i, void %land.lhs.true.i" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 18 'br' 'br_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pY_1_load = load i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 19 'load' 'pY_1_load' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.14ns)   --->   "%icmp_ln55_5 = icmp_sgt  i32 %pY_1_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 20 'icmp' 'icmp_ln55_5' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%icmp_ln55_6 = icmp_sgt  i32 %pX_1_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 21 'icmp' 'icmp_ln55_6' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.48ns)   --->   "%add_ln76 = add i32 %pX_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 22 'add' 'add_ln76' <Predicate = (!icmp_ln109)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%icmp_ln76 = icmp_eq  i32 %add_ln76, i32 2" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 23 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln109)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else39.i, void %if.then28.i" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 24 'br' 'br_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.53ns)   --->   "%store_ln89 = store i32 %add_ln76, i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:89]   --->   Operation 25 'store' 'store_ln89' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.53>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%select_ln91 = select i1 %icmp_ln55, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 26 'select' 'select_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln91 = add i32 %sX_1_load, i32 %select_ln91" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 27 'add' 'add_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.53ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 28 'store' 'store_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.53>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.53ns)   --->   "%store_ln78 = store i32 0, i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:78]   --->   Operation 30 'store' 'store_ln78' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.53>
ST_1 : Operation 31 [1/1] (0.53ns)   --->   "%store_ln79 = store i32 0, i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:79]   --->   Operation 31 'store' 'store_ln79' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.53>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pY_1_load_1 = load i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 32 'load' 'pY_1_load_1' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.48ns)   --->   "%add_ln80 = add i32 %pY_1_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 33 'add' 'add_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.14ns)   --->   "%icmp_ln80 = icmp_eq  i32 %add_ln80, i32 2" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 34 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %if.else.i, void %if.then31.i" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 35 'br' 'br_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.53ns)   --->   "%store_ln84 = store i32 %add_ln80, i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:84]   --->   Operation 36 'store' 'store_ln84' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.53>
ST_1 : Operation 37 [1/1] (0.53ns)   --->   "%store_ln81 = store i32 0, i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:81]   --->   Operation 37 'store' 'store_ln81' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.53>
ST_1 : Operation 38 [1/1] (0.53ns)   --->   "%br_ln83 = br void %if.end38.i" [firmware/nnet_utils/nnet_pooling_stream.h:83]   --->   Operation 38 'br' 'br_ln83' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.53>
ST_1 : Operation 39 [1/1] (0.53ns)   --->   "%store_ln111 = store i3 %add_ln109, i3 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 39 'store' 'store_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.53>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln111 = br void %arrayctor.loop.i" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 40 'br' 'br_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.88>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_pooling_stream.h:113]   --->   Operation 43 'specpipeline' 'specpipeline_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 44 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.18ns)   --->   "%layer12_out_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %layer12_out" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 45 'read' 'layer12_out_read' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%pool_window_V_139 = trunc i256 %layer12_out_read" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 46 'trunc' 'pool_window_V_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%pool_window_V_224 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 240, i32 247" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 47 'partselect' 'pool_window_V_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%pool_window_V_100 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 248, i32 255" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 48 'partselect' 'pool_window_V_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%pool_window_V_101 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 8, i32 15" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 49 'partselect' 'pool_window_V_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%pool_window_V_102 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 16, i32 23" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 50 'partselect' 'pool_window_V_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%pool_window_V_103 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 24, i32 31" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 51 'partselect' 'pool_window_V_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%pool_window_V_104 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 32, i32 39" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 52 'partselect' 'pool_window_V_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%pool_window_V_105 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 40, i32 47" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 53 'partselect' 'pool_window_V_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%pool_window_V_106 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 48, i32 55" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 54 'partselect' 'pool_window_V_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%pool_window_V_107 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 56, i32 63" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 55 'partselect' 'pool_window_V_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%pool_window_V_108 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 64, i32 71" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 56 'partselect' 'pool_window_V_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%pool_window_V_109 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 72, i32 79" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 57 'partselect' 'pool_window_V_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%pool_window_V_110 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 80, i32 87" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 58 'partselect' 'pool_window_V_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%pool_window_V_111 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 88, i32 95" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 59 'partselect' 'pool_window_V_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%pool_window_V_112 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 96, i32 103" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 60 'partselect' 'pool_window_V_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%pool_window_V_113 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 104, i32 111" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 61 'partselect' 'pool_window_V_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%pool_window_V_114 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 112, i32 119" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 62 'partselect' 'pool_window_V_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%pool_window_V_115 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 120, i32 127" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 63 'partselect' 'pool_window_V_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%pool_window_V_116 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 128, i32 135" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 64 'partselect' 'pool_window_V_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%pool_window_V_117 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 136, i32 143" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 65 'partselect' 'pool_window_V_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%pool_window_V_118 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 144, i32 151" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 66 'partselect' 'pool_window_V_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%pool_window_V_119 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 152, i32 159" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 67 'partselect' 'pool_window_V_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%pool_window_V_120 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 160, i32 167" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 68 'partselect' 'pool_window_V_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%pool_window_V_121 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 168, i32 175" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 69 'partselect' 'pool_window_V_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%pool_window_V_122 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 176, i32 183" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 70 'partselect' 'pool_window_V_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%pool_window_V_123 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 184, i32 191" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 71 'partselect' 'pool_window_V_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%pool_window_V_124 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 192, i32 199" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 72 'partselect' 'pool_window_V_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%pool_window_V_125 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 200, i32 207" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 73 'partselect' 'pool_window_V_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%pool_window_V_126 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 208, i32 215" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 74 'partselect' 'pool_window_V_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%pool_window_V_127 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 216, i32 223" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 75 'partselect' 'pool_window_V_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%pool_window_V_130 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 224, i32 231" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 76 'partselect' 'pool_window_V_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%pool_window_V_131 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %layer12_out_read, i32 232, i32 239" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 77 'partselect' 'pool_window_V_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.57ns)   --->   "%pool_window_V_128 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_139, i1 1"   --->   Operation 78 'memshiftread' 'pool_window_V_128' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 79 [1/1] (0.57ns)   --->   "%pool_window_V_132 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_101, i1 1"   --->   Operation 79 'memshiftread' 'pool_window_V_132' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 80 [1/1] (0.57ns)   --->   "%pool_window_V_133 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_102, i1 1"   --->   Operation 80 'memshiftread' 'pool_window_V_133' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 81 [1/1] (0.57ns)   --->   "%pool_window_V_134 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_103, i1 1"   --->   Operation 81 'memshiftread' 'pool_window_V_134' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 82 [1/1] (0.57ns)   --->   "%pool_window_V_135 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_104, i1 1"   --->   Operation 82 'memshiftread' 'pool_window_V_135' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 83 [1/1] (0.57ns)   --->   "%pool_window_V_136 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_105, i1 1"   --->   Operation 83 'memshiftread' 'pool_window_V_136' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 84 [1/1] (0.57ns)   --->   "%pool_window_V_137 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_106, i1 1"   --->   Operation 84 'memshiftread' 'pool_window_V_137' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 85 [1/1] (0.57ns)   --->   "%pool_window_V_138 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_107, i1 1"   --->   Operation 85 'memshiftread' 'pool_window_V_138' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 86 [1/1] (0.57ns)   --->   "%pool_window_V_140 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_108, i1 1"   --->   Operation 86 'memshiftread' 'pool_window_V_140' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 87 [1/1] (0.57ns)   --->   "%pool_window_V_141 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_109, i1 1"   --->   Operation 87 'memshiftread' 'pool_window_V_141' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 88 [1/1] (0.57ns)   --->   "%pool_window_V_142 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_110, i1 1"   --->   Operation 88 'memshiftread' 'pool_window_V_142' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 89 [1/1] (0.57ns)   --->   "%pool_window_V_144 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_111, i1 1"   --->   Operation 89 'memshiftread' 'pool_window_V_144' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 90 [1/1] (0.57ns)   --->   "%pool_window_V_146 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_112, i1 1"   --->   Operation 90 'memshiftread' 'pool_window_V_146' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 91 [1/1] (0.57ns)   --->   "%pool_window_V_148 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_113, i1 1"   --->   Operation 91 'memshiftread' 'pool_window_V_148' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 92 [1/1] (0.57ns)   --->   "%pool_window_V_150 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_114, i1 1"   --->   Operation 92 'memshiftread' 'pool_window_V_150' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 93 [1/1] (0.57ns)   --->   "%pool_window_V_152 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_115, i1 1"   --->   Operation 93 'memshiftread' 'pool_window_V_152' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 94 [1/1] (0.57ns)   --->   "%pool_window_V_154 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_116, i1 1"   --->   Operation 94 'memshiftread' 'pool_window_V_154' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 95 [1/1] (0.57ns)   --->   "%pool_window_V_156 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_117, i1 1"   --->   Operation 95 'memshiftread' 'pool_window_V_156' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 96 [1/1] (0.57ns)   --->   "%pool_window_V_158 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_118, i1 1"   --->   Operation 96 'memshiftread' 'pool_window_V_158' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 97 [1/1] (0.57ns)   --->   "%pool_window_V_160 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_119, i1 1"   --->   Operation 97 'memshiftread' 'pool_window_V_160' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 98 [1/1] (0.57ns)   --->   "%pool_window_V_162 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_120, i1 1"   --->   Operation 98 'memshiftread' 'pool_window_V_162' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 99 [1/1] (0.57ns)   --->   "%pool_window_V_164 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_121, i1 1"   --->   Operation 99 'memshiftread' 'pool_window_V_164' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 100 [1/1] (0.57ns)   --->   "%pool_window_V_166 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_122, i1 1"   --->   Operation 100 'memshiftread' 'pool_window_V_166' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 101 [1/1] (0.57ns)   --->   "%pool_window_V_168 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_123, i1 1"   --->   Operation 101 'memshiftread' 'pool_window_V_168' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 102 [1/1] (0.57ns)   --->   "%pool_window_V_170 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_124, i1 1"   --->   Operation 102 'memshiftread' 'pool_window_V_170' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 103 [1/1] (0.57ns)   --->   "%pool_window_V_172 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_125, i1 1"   --->   Operation 103 'memshiftread' 'pool_window_V_172' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 104 [1/1] (0.57ns)   --->   "%pool_window_V_174 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_126, i1 1"   --->   Operation 104 'memshiftread' 'pool_window_V_174' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 105 [1/1] (0.57ns)   --->   "%pool_window_V_176 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_127, i1 1"   --->   Operation 105 'memshiftread' 'pool_window_V_176' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 106 [1/1] (0.57ns)   --->   "%pool_window_V_178 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_130, i1 1"   --->   Operation 106 'memshiftread' 'pool_window_V_178' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 107 [1/1] (0.57ns)   --->   "%pool_window_V_180 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_131, i1 1"   --->   Operation 107 'memshiftread' 'pool_window_V_180' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 108 [1/1] (0.57ns)   --->   "%pool_window_V_182 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_224, i1 1"   --->   Operation 108 'memshiftread' 'pool_window_V_182' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 109 [1/1] (0.57ns)   --->   "%pool_window_V_184 = memshiftread i8 @_ssdm_op_MemShiftRead.[2 x i8]P0A, i8 1, i8 %pool_window_V_100, i1 1"   --->   Operation 109 'memshiftread' 'pool_window_V_184' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 2> <ShiftMem>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%pool_window_V = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_249" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 110 'load' 'pool_window_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%pool_window_V_143 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_250" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 111 'load' 'pool_window_V_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%pool_window_V_147 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_251" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 112 'load' 'pool_window_V_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%pool_window_V_151 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_252" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 113 'load' 'pool_window_V_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%pool_window_V_155 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_253" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 114 'load' 'pool_window_V_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%pool_window_V_159 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_254" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 115 'load' 'pool_window_V_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%pool_window_V_163 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_255" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 116 'load' 'pool_window_V_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%pool_window_V_167 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_256" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 117 'load' 'pool_window_V_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%pool_window_V_171 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_257" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 118 'load' 'pool_window_V_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%pool_window_V_175 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_258" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 119 'load' 'pool_window_V_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%pool_window_V_179 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_259" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 120 'load' 'pool_window_V_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%pool_window_V_183 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_260" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 121 'load' 'pool_window_V_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%pool_window_V_186 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_261" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 122 'load' 'pool_window_V_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%pool_window_V_188 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_262" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 123 'load' 'pool_window_V_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%pool_window_V_190 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_263" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 124 'load' 'pool_window_V_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%pool_window_V_192 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_264" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 125 'load' 'pool_window_V_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%pool_window_V_194 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_265" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 126 'load' 'pool_window_V_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%pool_window_V_196 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_266" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 127 'load' 'pool_window_V_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%pool_window_V_198 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_267" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 128 'load' 'pool_window_V_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%pool_window_V_200 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_268" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 129 'load' 'pool_window_V_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%pool_window_V_202 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_269" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 130 'load' 'pool_window_V_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%pool_window_V_204 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_270" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 131 'load' 'pool_window_V_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%pool_window_V_206 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_271" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 132 'load' 'pool_window_V_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%pool_window_V_208 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_272" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 133 'load' 'pool_window_V_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%pool_window_V_210 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_273" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 134 'load' 'pool_window_V_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%pool_window_V_212 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_274" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 135 'load' 'pool_window_V_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%pool_window_V_214 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_275" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 136 'load' 'pool_window_V_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%pool_window_V_216 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_276" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 137 'load' 'pool_window_V_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%pool_window_V_218 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_277" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 138 'load' 'pool_window_V_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%pool_window_V_220 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_278" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 139 'load' 'pool_window_V_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%pool_window_V_222 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_99" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 140 'load' 'pool_window_V_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%pool_window_V_225 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_98" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 141 'load' 'pool_window_V_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%pool_window_V_129 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_97" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 142 'load' 'pool_window_V_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%pool_window_V_145 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_96" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 143 'load' 'pool_window_V_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%pool_window_V_149 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_95" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 144 'load' 'pool_window_V_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%pool_window_V_153 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_94" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 145 'load' 'pool_window_V_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%pool_window_V_157 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_221" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 146 'load' 'pool_window_V_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%pool_window_V_161 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_222" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 147 'load' 'pool_window_V_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%pool_window_V_165 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_223" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 148 'load' 'pool_window_V_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%pool_window_V_169 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_224" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 149 'load' 'pool_window_V_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%pool_window_V_173 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_225" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 150 'load' 'pool_window_V_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%pool_window_V_177 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_226" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 151 'load' 'pool_window_V_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%pool_window_V_181 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_227" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 152 'load' 'pool_window_V_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%pool_window_V_185 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_228" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 153 'load' 'pool_window_V_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%pool_window_V_187 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_229" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 154 'load' 'pool_window_V_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%pool_window_V_189 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_230" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 155 'load' 'pool_window_V_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%pool_window_V_191 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_231" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 156 'load' 'pool_window_V_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%pool_window_V_193 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_232" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 157 'load' 'pool_window_V_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%pool_window_V_195 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_233" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 158 'load' 'pool_window_V_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%pool_window_V_197 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_234" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 159 'load' 'pool_window_V_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%pool_window_V_199 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_235" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 160 'load' 'pool_window_V_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%pool_window_V_201 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_236" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 161 'load' 'pool_window_V_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%pool_window_V_203 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_237" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 162 'load' 'pool_window_V_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%pool_window_V_205 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_238" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 163 'load' 'pool_window_V_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%pool_window_V_207 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_239" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 164 'load' 'pool_window_V_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%pool_window_V_209 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_240" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 165 'load' 'pool_window_V_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%pool_window_V_211 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_241" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 166 'load' 'pool_window_V_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%pool_window_V_213 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_242" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 167 'load' 'pool_window_V_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%pool_window_V_215 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_243" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 168 'load' 'pool_window_V_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%pool_window_V_217 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_244" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 169 'load' 'pool_window_V_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%pool_window_V_219 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_245" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 170 'load' 'pool_window_V_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%pool_window_V_221 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_246" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 171 'load' 'pool_window_V_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%pool_window_V_223 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_247" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 172 'load' 'pool_window_V_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%pool_window_V_226 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_248" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 173 'load' 'pool_window_V_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_128, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_249" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 174 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_132, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_250" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 175 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_133, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_251" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 176 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_134, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_252" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 177 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_135, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_253" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 178 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_136, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_254" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 179 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_137, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_255" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 180 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_138, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_256" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 181 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_140, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_257" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 182 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_141, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_258" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 183 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_142, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_259" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 184 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_144, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_260" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 185 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_146, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_261" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 186 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_148, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_262" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 187 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_150, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_263" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 188 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_152, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_264" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 189 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_154, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_265" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 190 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_156, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_266" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 191 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_158, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_267" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 192 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_160, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_268" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 193 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_162, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_269" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 194 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_164, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_270" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 195 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_166, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_271" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 196 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_168, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_272" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 197 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_170, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_273" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 198 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_172, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_274" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 199 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_174, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_275" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 200 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_176, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_276" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 201 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_178, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_277" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 202 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_180, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_278" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 203 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_182, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_99" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 204 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_184, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_98" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 205 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_139, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_97" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 206 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_101, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_96" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 207 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_102, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_95" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 208 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_103, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_94" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 209 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_104, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_221" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 210 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_105, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_222" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 211 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_106, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_223" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 212 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_107, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_224" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 213 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_108, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_225" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 214 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_109, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_226" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 215 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_110, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_227" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 216 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_111, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_228" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 217 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_112, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_229" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 218 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_113, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_230" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 219 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_114, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_231" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 220 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_115, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_232" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 221 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_116, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_233" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 222 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_117, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_234" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 223 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_118, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_235" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 224 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_119, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_236" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 225 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_120, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_237" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 226 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_121, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_238" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 227 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_122, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_239" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 228 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_123, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_240" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 229 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_124, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_241" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 230 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_125, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_242" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 231 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_126, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_243" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 232 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_127, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_244" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 233 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_130, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_245" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 234 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_131, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_246" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 235 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_224, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_247" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 236 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_100, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_248" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 237 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%sY_1_load = load i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 238 'load' 'sY_1_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (1.14ns)   --->   "%icmp_ln55_4 = icmp_eq  i32 %sY_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 239 'icmp' 'icmp_ln55_4' <Predicate = (icmp_ln55)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_2)   --->   "%and_ln55 = and i1 %icmp_ln55_5, i1 %icmp_ln55_6" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 240 'and' 'and_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln55_2 = and i1 %and_ln55, i1 %icmp_ln55_4" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 241 'and' 'and_ln55_2' <Predicate = (icmp_ln55)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %and_ln55_2, void %if.end.i, void %for.body19.i" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 242 'br' 'br_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.78ns)   --->   "%icmp_ln1651 = icmp_slt  i8 %pool_window_V, i8 %pool_window_V_128"   --->   Operation 243 'icmp' 'icmp_ln1651' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1651 = xor i1 %icmp_ln1651, i1 1"   --->   Operation 244 'xor' 'xor_ln1651' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1651, i8 %pool_window_V, i8 %pool_window_V_128" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 245 'select' 'select_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.78ns)   --->   "%icmp_ln1651_120 = icmp_slt  i8 %pool_window_V_129, i8 %pool_window_V_139"   --->   Operation 246 'icmp' 'icmp_ln1651_120' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_120)   --->   "%xor_ln1651_120 = xor i1 %icmp_ln1651_120, i1 1"   --->   Operation 247 'xor' 'xor_ln1651_120' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_120 = select i1 %xor_ln1651_120, i8 %pool_window_V_129, i8 %pool_window_V_139" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 248 'select' 'select_ln65_120' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.78ns)   --->   "%icmp_ln1651_122 = icmp_slt  i8 %pool_window_V_143, i8 %pool_window_V_132"   --->   Operation 249 'icmp' 'icmp_ln1651_122' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_122)   --->   "%xor_ln1651_122 = xor i1 %icmp_ln1651_122, i1 1"   --->   Operation 250 'xor' 'xor_ln1651_122' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_122 = select i1 %xor_ln1651_122, i8 %pool_window_V_143, i8 %pool_window_V_132" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 251 'select' 'select_ln65_122' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.78ns)   --->   "%icmp_ln1651_123 = icmp_slt  i8 %pool_window_V_145, i8 %pool_window_V_101"   --->   Operation 252 'icmp' 'icmp_ln1651_123' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_123)   --->   "%xor_ln1651_123 = xor i1 %icmp_ln1651_123, i1 1"   --->   Operation 253 'xor' 'xor_ln1651_123' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_123 = select i1 %xor_ln1651_123, i8 %pool_window_V_145, i8 %pool_window_V_101" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 254 'select' 'select_ln65_123' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.78ns)   --->   "%icmp_ln1651_125 = icmp_slt  i8 %pool_window_V_147, i8 %pool_window_V_133"   --->   Operation 255 'icmp' 'icmp_ln1651_125' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_125)   --->   "%xor_ln1651_125 = xor i1 %icmp_ln1651_125, i1 1"   --->   Operation 256 'xor' 'xor_ln1651_125' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_125 = select i1 %xor_ln1651_125, i8 %pool_window_V_147, i8 %pool_window_V_133" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 257 'select' 'select_ln65_125' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.78ns)   --->   "%icmp_ln1651_126 = icmp_slt  i8 %pool_window_V_149, i8 %pool_window_V_102"   --->   Operation 258 'icmp' 'icmp_ln1651_126' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_126)   --->   "%xor_ln1651_126 = xor i1 %icmp_ln1651_126, i1 1"   --->   Operation 259 'xor' 'xor_ln1651_126' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_126 = select i1 %xor_ln1651_126, i8 %pool_window_V_149, i8 %pool_window_V_102" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 260 'select' 'select_ln65_126' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.78ns)   --->   "%icmp_ln1651_128 = icmp_slt  i8 %pool_window_V_151, i8 %pool_window_V_134"   --->   Operation 261 'icmp' 'icmp_ln1651_128' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_128)   --->   "%xor_ln1651_128 = xor i1 %icmp_ln1651_128, i1 1"   --->   Operation 262 'xor' 'xor_ln1651_128' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_128 = select i1 %xor_ln1651_128, i8 %pool_window_V_151, i8 %pool_window_V_134" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 263 'select' 'select_ln65_128' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.78ns)   --->   "%icmp_ln1651_129 = icmp_slt  i8 %pool_window_V_153, i8 %pool_window_V_103"   --->   Operation 264 'icmp' 'icmp_ln1651_129' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_129)   --->   "%xor_ln1651_129 = xor i1 %icmp_ln1651_129, i1 1"   --->   Operation 265 'xor' 'xor_ln1651_129' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_129 = select i1 %xor_ln1651_129, i8 %pool_window_V_153, i8 %pool_window_V_103" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 266 'select' 'select_ln65_129' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.78ns)   --->   "%icmp_ln1651_131 = icmp_slt  i8 %pool_window_V_155, i8 %pool_window_V_135"   --->   Operation 267 'icmp' 'icmp_ln1651_131' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_131)   --->   "%xor_ln1651_131 = xor i1 %icmp_ln1651_131, i1 1"   --->   Operation 268 'xor' 'xor_ln1651_131' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_131 = select i1 %xor_ln1651_131, i8 %pool_window_V_155, i8 %pool_window_V_135" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 269 'select' 'select_ln65_131' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.78ns)   --->   "%icmp_ln1651_132 = icmp_slt  i8 %pool_window_V_157, i8 %pool_window_V_104"   --->   Operation 270 'icmp' 'icmp_ln1651_132' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_132)   --->   "%xor_ln1651_132 = xor i1 %icmp_ln1651_132, i1 1"   --->   Operation 271 'xor' 'xor_ln1651_132' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_132 = select i1 %xor_ln1651_132, i8 %pool_window_V_157, i8 %pool_window_V_104" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 272 'select' 'select_ln65_132' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.78ns)   --->   "%icmp_ln1651_134 = icmp_slt  i8 %pool_window_V_159, i8 %pool_window_V_136"   --->   Operation 273 'icmp' 'icmp_ln1651_134' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_134)   --->   "%xor_ln1651_134 = xor i1 %icmp_ln1651_134, i1 1"   --->   Operation 274 'xor' 'xor_ln1651_134' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_134 = select i1 %xor_ln1651_134, i8 %pool_window_V_159, i8 %pool_window_V_136" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 275 'select' 'select_ln65_134' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.78ns)   --->   "%icmp_ln1651_135 = icmp_slt  i8 %pool_window_V_161, i8 %pool_window_V_105"   --->   Operation 276 'icmp' 'icmp_ln1651_135' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_135)   --->   "%xor_ln1651_135 = xor i1 %icmp_ln1651_135, i1 1"   --->   Operation 277 'xor' 'xor_ln1651_135' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_135 = select i1 %xor_ln1651_135, i8 %pool_window_V_161, i8 %pool_window_V_105" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 278 'select' 'select_ln65_135' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.78ns)   --->   "%icmp_ln1651_137 = icmp_slt  i8 %pool_window_V_163, i8 %pool_window_V_137"   --->   Operation 279 'icmp' 'icmp_ln1651_137' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_137)   --->   "%xor_ln1651_137 = xor i1 %icmp_ln1651_137, i1 1"   --->   Operation 280 'xor' 'xor_ln1651_137' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_137 = select i1 %xor_ln1651_137, i8 %pool_window_V_163, i8 %pool_window_V_137" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 281 'select' 'select_ln65_137' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.78ns)   --->   "%icmp_ln1651_138 = icmp_slt  i8 %pool_window_V_165, i8 %pool_window_V_106"   --->   Operation 282 'icmp' 'icmp_ln1651_138' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_138)   --->   "%xor_ln1651_138 = xor i1 %icmp_ln1651_138, i1 1"   --->   Operation 283 'xor' 'xor_ln1651_138' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_138 = select i1 %xor_ln1651_138, i8 %pool_window_V_165, i8 %pool_window_V_106" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 284 'select' 'select_ln65_138' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.78ns)   --->   "%icmp_ln1651_140 = icmp_slt  i8 %pool_window_V_167, i8 %pool_window_V_138"   --->   Operation 285 'icmp' 'icmp_ln1651_140' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_140)   --->   "%xor_ln1651_140 = xor i1 %icmp_ln1651_140, i1 1"   --->   Operation 286 'xor' 'xor_ln1651_140' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_140 = select i1 %xor_ln1651_140, i8 %pool_window_V_167, i8 %pool_window_V_138" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 287 'select' 'select_ln65_140' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.78ns)   --->   "%icmp_ln1651_141 = icmp_slt  i8 %pool_window_V_169, i8 %pool_window_V_107"   --->   Operation 288 'icmp' 'icmp_ln1651_141' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_141)   --->   "%xor_ln1651_141 = xor i1 %icmp_ln1651_141, i1 1"   --->   Operation 289 'xor' 'xor_ln1651_141' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_141 = select i1 %xor_ln1651_141, i8 %pool_window_V_169, i8 %pool_window_V_107" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 290 'select' 'select_ln65_141' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.78ns)   --->   "%icmp_ln1651_143 = icmp_slt  i8 %pool_window_V_171, i8 %pool_window_V_140"   --->   Operation 291 'icmp' 'icmp_ln1651_143' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_143)   --->   "%xor_ln1651_143 = xor i1 %icmp_ln1651_143, i1 1"   --->   Operation 292 'xor' 'xor_ln1651_143' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_143 = select i1 %xor_ln1651_143, i8 %pool_window_V_171, i8 %pool_window_V_140" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 293 'select' 'select_ln65_143' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.78ns)   --->   "%icmp_ln1651_144 = icmp_slt  i8 %pool_window_V_173, i8 %pool_window_V_108"   --->   Operation 294 'icmp' 'icmp_ln1651_144' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_144)   --->   "%xor_ln1651_144 = xor i1 %icmp_ln1651_144, i1 1"   --->   Operation 295 'xor' 'xor_ln1651_144' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_144 = select i1 %xor_ln1651_144, i8 %pool_window_V_173, i8 %pool_window_V_108" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 296 'select' 'select_ln65_144' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.78ns)   --->   "%icmp_ln1651_146 = icmp_slt  i8 %pool_window_V_175, i8 %pool_window_V_141"   --->   Operation 297 'icmp' 'icmp_ln1651_146' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_146)   --->   "%xor_ln1651_146 = xor i1 %icmp_ln1651_146, i1 1"   --->   Operation 298 'xor' 'xor_ln1651_146' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_146 = select i1 %xor_ln1651_146, i8 %pool_window_V_175, i8 %pool_window_V_141" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 299 'select' 'select_ln65_146' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.78ns)   --->   "%icmp_ln1651_147 = icmp_slt  i8 %pool_window_V_177, i8 %pool_window_V_109"   --->   Operation 300 'icmp' 'icmp_ln1651_147' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_147)   --->   "%xor_ln1651_147 = xor i1 %icmp_ln1651_147, i1 1"   --->   Operation 301 'xor' 'xor_ln1651_147' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_147 = select i1 %xor_ln1651_147, i8 %pool_window_V_177, i8 %pool_window_V_109" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 302 'select' 'select_ln65_147' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.78ns)   --->   "%icmp_ln1651_149 = icmp_slt  i8 %pool_window_V_179, i8 %pool_window_V_142"   --->   Operation 303 'icmp' 'icmp_ln1651_149' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_149)   --->   "%xor_ln1651_149 = xor i1 %icmp_ln1651_149, i1 1"   --->   Operation 304 'xor' 'xor_ln1651_149' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_149 = select i1 %xor_ln1651_149, i8 %pool_window_V_179, i8 %pool_window_V_142" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 305 'select' 'select_ln65_149' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.78ns)   --->   "%icmp_ln1651_150 = icmp_slt  i8 %pool_window_V_181, i8 %pool_window_V_110"   --->   Operation 306 'icmp' 'icmp_ln1651_150' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_150)   --->   "%xor_ln1651_150 = xor i1 %icmp_ln1651_150, i1 1"   --->   Operation 307 'xor' 'xor_ln1651_150' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_150 = select i1 %xor_ln1651_150, i8 %pool_window_V_181, i8 %pool_window_V_110" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 308 'select' 'select_ln65_150' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.78ns)   --->   "%icmp_ln1651_152 = icmp_slt  i8 %pool_window_V_183, i8 %pool_window_V_144"   --->   Operation 309 'icmp' 'icmp_ln1651_152' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_152)   --->   "%xor_ln1651_152 = xor i1 %icmp_ln1651_152, i1 1"   --->   Operation 310 'xor' 'xor_ln1651_152' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_152 = select i1 %xor_ln1651_152, i8 %pool_window_V_183, i8 %pool_window_V_144" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 311 'select' 'select_ln65_152' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.78ns)   --->   "%icmp_ln1651_153 = icmp_slt  i8 %pool_window_V_185, i8 %pool_window_V_111"   --->   Operation 312 'icmp' 'icmp_ln1651_153' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_153)   --->   "%xor_ln1651_153 = xor i1 %icmp_ln1651_153, i1 1"   --->   Operation 313 'xor' 'xor_ln1651_153' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_153 = select i1 %xor_ln1651_153, i8 %pool_window_V_185, i8 %pool_window_V_111" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 314 'select' 'select_ln65_153' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.78ns)   --->   "%icmp_ln1651_155 = icmp_slt  i8 %pool_window_V_186, i8 %pool_window_V_146"   --->   Operation 315 'icmp' 'icmp_ln1651_155' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_155)   --->   "%xor_ln1651_155 = xor i1 %icmp_ln1651_155, i1 1"   --->   Operation 316 'xor' 'xor_ln1651_155' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_155 = select i1 %xor_ln1651_155, i8 %pool_window_V_186, i8 %pool_window_V_146" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 317 'select' 'select_ln65_155' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.78ns)   --->   "%icmp_ln1651_156 = icmp_slt  i8 %pool_window_V_187, i8 %pool_window_V_112"   --->   Operation 318 'icmp' 'icmp_ln1651_156' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_156)   --->   "%xor_ln1651_156 = xor i1 %icmp_ln1651_156, i1 1"   --->   Operation 319 'xor' 'xor_ln1651_156' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_156 = select i1 %xor_ln1651_156, i8 %pool_window_V_187, i8 %pool_window_V_112" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 320 'select' 'select_ln65_156' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.78ns)   --->   "%icmp_ln1651_158 = icmp_slt  i8 %pool_window_V_188, i8 %pool_window_V_148"   --->   Operation 321 'icmp' 'icmp_ln1651_158' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_158)   --->   "%xor_ln1651_158 = xor i1 %icmp_ln1651_158, i1 1"   --->   Operation 322 'xor' 'xor_ln1651_158' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_158 = select i1 %xor_ln1651_158, i8 %pool_window_V_188, i8 %pool_window_V_148" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 323 'select' 'select_ln65_158' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.78ns)   --->   "%icmp_ln1651_159 = icmp_slt  i8 %pool_window_V_189, i8 %pool_window_V_113"   --->   Operation 324 'icmp' 'icmp_ln1651_159' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_159)   --->   "%xor_ln1651_159 = xor i1 %icmp_ln1651_159, i1 1"   --->   Operation 325 'xor' 'xor_ln1651_159' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_159 = select i1 %xor_ln1651_159, i8 %pool_window_V_189, i8 %pool_window_V_113" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 326 'select' 'select_ln65_159' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.78ns)   --->   "%icmp_ln1651_161 = icmp_slt  i8 %pool_window_V_190, i8 %pool_window_V_150"   --->   Operation 327 'icmp' 'icmp_ln1651_161' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_161)   --->   "%xor_ln1651_161 = xor i1 %icmp_ln1651_161, i1 1"   --->   Operation 328 'xor' 'xor_ln1651_161' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_161 = select i1 %xor_ln1651_161, i8 %pool_window_V_190, i8 %pool_window_V_150" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 329 'select' 'select_ln65_161' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.78ns)   --->   "%icmp_ln1651_162 = icmp_slt  i8 %pool_window_V_191, i8 %pool_window_V_114"   --->   Operation 330 'icmp' 'icmp_ln1651_162' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_162)   --->   "%xor_ln1651_162 = xor i1 %icmp_ln1651_162, i1 1"   --->   Operation 331 'xor' 'xor_ln1651_162' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_162 = select i1 %xor_ln1651_162, i8 %pool_window_V_191, i8 %pool_window_V_114" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 332 'select' 'select_ln65_162' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.78ns)   --->   "%icmp_ln1651_164 = icmp_slt  i8 %pool_window_V_192, i8 %pool_window_V_152"   --->   Operation 333 'icmp' 'icmp_ln1651_164' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_164)   --->   "%xor_ln1651_164 = xor i1 %icmp_ln1651_164, i1 1"   --->   Operation 334 'xor' 'xor_ln1651_164' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_164 = select i1 %xor_ln1651_164, i8 %pool_window_V_192, i8 %pool_window_V_152" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 335 'select' 'select_ln65_164' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.78ns)   --->   "%icmp_ln1651_165 = icmp_slt  i8 %pool_window_V_193, i8 %pool_window_V_115"   --->   Operation 336 'icmp' 'icmp_ln1651_165' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_165)   --->   "%xor_ln1651_165 = xor i1 %icmp_ln1651_165, i1 1"   --->   Operation 337 'xor' 'xor_ln1651_165' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_165 = select i1 %xor_ln1651_165, i8 %pool_window_V_193, i8 %pool_window_V_115" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 338 'select' 'select_ln65_165' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.78ns)   --->   "%icmp_ln1651_167 = icmp_slt  i8 %pool_window_V_194, i8 %pool_window_V_154"   --->   Operation 339 'icmp' 'icmp_ln1651_167' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_167)   --->   "%xor_ln1651_167 = xor i1 %icmp_ln1651_167, i1 1"   --->   Operation 340 'xor' 'xor_ln1651_167' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_167 = select i1 %xor_ln1651_167, i8 %pool_window_V_194, i8 %pool_window_V_154" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 341 'select' 'select_ln65_167' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.78ns)   --->   "%icmp_ln1651_168 = icmp_slt  i8 %pool_window_V_195, i8 %pool_window_V_116"   --->   Operation 342 'icmp' 'icmp_ln1651_168' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_168)   --->   "%xor_ln1651_168 = xor i1 %icmp_ln1651_168, i1 1"   --->   Operation 343 'xor' 'xor_ln1651_168' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_168 = select i1 %xor_ln1651_168, i8 %pool_window_V_195, i8 %pool_window_V_116" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 344 'select' 'select_ln65_168' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.78ns)   --->   "%icmp_ln1651_170 = icmp_slt  i8 %pool_window_V_196, i8 %pool_window_V_156"   --->   Operation 345 'icmp' 'icmp_ln1651_170' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_170)   --->   "%xor_ln1651_170 = xor i1 %icmp_ln1651_170, i1 1"   --->   Operation 346 'xor' 'xor_ln1651_170' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_170 = select i1 %xor_ln1651_170, i8 %pool_window_V_196, i8 %pool_window_V_156" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 347 'select' 'select_ln65_170' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.78ns)   --->   "%icmp_ln1651_171 = icmp_slt  i8 %pool_window_V_197, i8 %pool_window_V_117"   --->   Operation 348 'icmp' 'icmp_ln1651_171' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_171)   --->   "%xor_ln1651_171 = xor i1 %icmp_ln1651_171, i1 1"   --->   Operation 349 'xor' 'xor_ln1651_171' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_171 = select i1 %xor_ln1651_171, i8 %pool_window_V_197, i8 %pool_window_V_117" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 350 'select' 'select_ln65_171' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.78ns)   --->   "%icmp_ln1651_173 = icmp_slt  i8 %pool_window_V_198, i8 %pool_window_V_158"   --->   Operation 351 'icmp' 'icmp_ln1651_173' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_173)   --->   "%xor_ln1651_173 = xor i1 %icmp_ln1651_173, i1 1"   --->   Operation 352 'xor' 'xor_ln1651_173' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_173 = select i1 %xor_ln1651_173, i8 %pool_window_V_198, i8 %pool_window_V_158" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 353 'select' 'select_ln65_173' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.78ns)   --->   "%icmp_ln1651_174 = icmp_slt  i8 %pool_window_V_199, i8 %pool_window_V_118"   --->   Operation 354 'icmp' 'icmp_ln1651_174' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_174)   --->   "%xor_ln1651_174 = xor i1 %icmp_ln1651_174, i1 1"   --->   Operation 355 'xor' 'xor_ln1651_174' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_174 = select i1 %xor_ln1651_174, i8 %pool_window_V_199, i8 %pool_window_V_118" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 356 'select' 'select_ln65_174' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.78ns)   --->   "%icmp_ln1651_176 = icmp_slt  i8 %pool_window_V_200, i8 %pool_window_V_160"   --->   Operation 357 'icmp' 'icmp_ln1651_176' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_176)   --->   "%xor_ln1651_176 = xor i1 %icmp_ln1651_176, i1 1"   --->   Operation 358 'xor' 'xor_ln1651_176' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_176 = select i1 %xor_ln1651_176, i8 %pool_window_V_200, i8 %pool_window_V_160" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 359 'select' 'select_ln65_176' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.78ns)   --->   "%icmp_ln1651_177 = icmp_slt  i8 %pool_window_V_201, i8 %pool_window_V_119"   --->   Operation 360 'icmp' 'icmp_ln1651_177' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_177)   --->   "%xor_ln1651_177 = xor i1 %icmp_ln1651_177, i1 1"   --->   Operation 361 'xor' 'xor_ln1651_177' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_177 = select i1 %xor_ln1651_177, i8 %pool_window_V_201, i8 %pool_window_V_119" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 362 'select' 'select_ln65_177' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.78ns)   --->   "%icmp_ln1651_179 = icmp_slt  i8 %pool_window_V_202, i8 %pool_window_V_162"   --->   Operation 363 'icmp' 'icmp_ln1651_179' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_179)   --->   "%xor_ln1651_179 = xor i1 %icmp_ln1651_179, i1 1"   --->   Operation 364 'xor' 'xor_ln1651_179' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_179 = select i1 %xor_ln1651_179, i8 %pool_window_V_202, i8 %pool_window_V_162" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 365 'select' 'select_ln65_179' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.78ns)   --->   "%icmp_ln1651_180 = icmp_slt  i8 %pool_window_V_203, i8 %pool_window_V_120"   --->   Operation 366 'icmp' 'icmp_ln1651_180' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_180)   --->   "%xor_ln1651_180 = xor i1 %icmp_ln1651_180, i1 1"   --->   Operation 367 'xor' 'xor_ln1651_180' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_180 = select i1 %xor_ln1651_180, i8 %pool_window_V_203, i8 %pool_window_V_120" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 368 'select' 'select_ln65_180' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.78ns)   --->   "%icmp_ln1651_182 = icmp_slt  i8 %pool_window_V_204, i8 %pool_window_V_164"   --->   Operation 369 'icmp' 'icmp_ln1651_182' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_182)   --->   "%xor_ln1651_182 = xor i1 %icmp_ln1651_182, i1 1"   --->   Operation 370 'xor' 'xor_ln1651_182' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_182 = select i1 %xor_ln1651_182, i8 %pool_window_V_204, i8 %pool_window_V_164" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 371 'select' 'select_ln65_182' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.78ns)   --->   "%icmp_ln1651_183 = icmp_slt  i8 %pool_window_V_205, i8 %pool_window_V_121"   --->   Operation 372 'icmp' 'icmp_ln1651_183' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_183)   --->   "%xor_ln1651_183 = xor i1 %icmp_ln1651_183, i1 1"   --->   Operation 373 'xor' 'xor_ln1651_183' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_183 = select i1 %xor_ln1651_183, i8 %pool_window_V_205, i8 %pool_window_V_121" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 374 'select' 'select_ln65_183' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.78ns)   --->   "%icmp_ln1651_185 = icmp_slt  i8 %pool_window_V_206, i8 %pool_window_V_166"   --->   Operation 375 'icmp' 'icmp_ln1651_185' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_185)   --->   "%xor_ln1651_185 = xor i1 %icmp_ln1651_185, i1 1"   --->   Operation 376 'xor' 'xor_ln1651_185' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_185 = select i1 %xor_ln1651_185, i8 %pool_window_V_206, i8 %pool_window_V_166" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 377 'select' 'select_ln65_185' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.78ns)   --->   "%icmp_ln1651_186 = icmp_slt  i8 %pool_window_V_207, i8 %pool_window_V_122"   --->   Operation 378 'icmp' 'icmp_ln1651_186' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_186)   --->   "%xor_ln1651_186 = xor i1 %icmp_ln1651_186, i1 1"   --->   Operation 379 'xor' 'xor_ln1651_186' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_186 = select i1 %xor_ln1651_186, i8 %pool_window_V_207, i8 %pool_window_V_122" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 380 'select' 'select_ln65_186' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.78ns)   --->   "%icmp_ln1651_188 = icmp_slt  i8 %pool_window_V_208, i8 %pool_window_V_168"   --->   Operation 381 'icmp' 'icmp_ln1651_188' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_188)   --->   "%xor_ln1651_188 = xor i1 %icmp_ln1651_188, i1 1"   --->   Operation 382 'xor' 'xor_ln1651_188' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_188 = select i1 %xor_ln1651_188, i8 %pool_window_V_208, i8 %pool_window_V_168" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 383 'select' 'select_ln65_188' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.78ns)   --->   "%icmp_ln1651_189 = icmp_slt  i8 %pool_window_V_209, i8 %pool_window_V_123"   --->   Operation 384 'icmp' 'icmp_ln1651_189' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_189)   --->   "%xor_ln1651_189 = xor i1 %icmp_ln1651_189, i1 1"   --->   Operation 385 'xor' 'xor_ln1651_189' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_189 = select i1 %xor_ln1651_189, i8 %pool_window_V_209, i8 %pool_window_V_123" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 386 'select' 'select_ln65_189' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.78ns)   --->   "%icmp_ln1651_191 = icmp_slt  i8 %pool_window_V_210, i8 %pool_window_V_170"   --->   Operation 387 'icmp' 'icmp_ln1651_191' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_191)   --->   "%xor_ln1651_191 = xor i1 %icmp_ln1651_191, i1 1"   --->   Operation 388 'xor' 'xor_ln1651_191' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_191 = select i1 %xor_ln1651_191, i8 %pool_window_V_210, i8 %pool_window_V_170" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 389 'select' 'select_ln65_191' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.78ns)   --->   "%icmp_ln1651_192 = icmp_slt  i8 %pool_window_V_211, i8 %pool_window_V_124"   --->   Operation 390 'icmp' 'icmp_ln1651_192' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_192)   --->   "%xor_ln1651_192 = xor i1 %icmp_ln1651_192, i1 1"   --->   Operation 391 'xor' 'xor_ln1651_192' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_192 = select i1 %xor_ln1651_192, i8 %pool_window_V_211, i8 %pool_window_V_124" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 392 'select' 'select_ln65_192' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.78ns)   --->   "%icmp_ln1651_194 = icmp_slt  i8 %pool_window_V_212, i8 %pool_window_V_172"   --->   Operation 393 'icmp' 'icmp_ln1651_194' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_194)   --->   "%xor_ln1651_194 = xor i1 %icmp_ln1651_194, i1 1"   --->   Operation 394 'xor' 'xor_ln1651_194' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_194 = select i1 %xor_ln1651_194, i8 %pool_window_V_212, i8 %pool_window_V_172" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 395 'select' 'select_ln65_194' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.78ns)   --->   "%icmp_ln1651_195 = icmp_slt  i8 %pool_window_V_213, i8 %pool_window_V_125"   --->   Operation 396 'icmp' 'icmp_ln1651_195' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_195)   --->   "%xor_ln1651_195 = xor i1 %icmp_ln1651_195, i1 1"   --->   Operation 397 'xor' 'xor_ln1651_195' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_195 = select i1 %xor_ln1651_195, i8 %pool_window_V_213, i8 %pool_window_V_125" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 398 'select' 'select_ln65_195' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.78ns)   --->   "%icmp_ln1651_197 = icmp_slt  i8 %pool_window_V_214, i8 %pool_window_V_174"   --->   Operation 399 'icmp' 'icmp_ln1651_197' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_197)   --->   "%xor_ln1651_197 = xor i1 %icmp_ln1651_197, i1 1"   --->   Operation 400 'xor' 'xor_ln1651_197' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_197 = select i1 %xor_ln1651_197, i8 %pool_window_V_214, i8 %pool_window_V_174" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 401 'select' 'select_ln65_197' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.78ns)   --->   "%icmp_ln1651_198 = icmp_slt  i8 %pool_window_V_215, i8 %pool_window_V_126"   --->   Operation 402 'icmp' 'icmp_ln1651_198' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_198)   --->   "%xor_ln1651_198 = xor i1 %icmp_ln1651_198, i1 1"   --->   Operation 403 'xor' 'xor_ln1651_198' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_198 = select i1 %xor_ln1651_198, i8 %pool_window_V_215, i8 %pool_window_V_126" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 404 'select' 'select_ln65_198' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.78ns)   --->   "%icmp_ln1651_200 = icmp_slt  i8 %pool_window_V_216, i8 %pool_window_V_176"   --->   Operation 405 'icmp' 'icmp_ln1651_200' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_200)   --->   "%xor_ln1651_200 = xor i1 %icmp_ln1651_200, i1 1"   --->   Operation 406 'xor' 'xor_ln1651_200' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_200 = select i1 %xor_ln1651_200, i8 %pool_window_V_216, i8 %pool_window_V_176" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 407 'select' 'select_ln65_200' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.78ns)   --->   "%icmp_ln1651_201 = icmp_slt  i8 %pool_window_V_217, i8 %pool_window_V_127"   --->   Operation 408 'icmp' 'icmp_ln1651_201' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_201)   --->   "%xor_ln1651_201 = xor i1 %icmp_ln1651_201, i1 1"   --->   Operation 409 'xor' 'xor_ln1651_201' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_201 = select i1 %xor_ln1651_201, i8 %pool_window_V_217, i8 %pool_window_V_127" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 410 'select' 'select_ln65_201' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.78ns)   --->   "%icmp_ln1651_203 = icmp_slt  i8 %pool_window_V_218, i8 %pool_window_V_178"   --->   Operation 411 'icmp' 'icmp_ln1651_203' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_203)   --->   "%xor_ln1651_203 = xor i1 %icmp_ln1651_203, i1 1"   --->   Operation 412 'xor' 'xor_ln1651_203' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_203 = select i1 %xor_ln1651_203, i8 %pool_window_V_218, i8 %pool_window_V_178" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 413 'select' 'select_ln65_203' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.78ns)   --->   "%icmp_ln1651_204 = icmp_slt  i8 %pool_window_V_219, i8 %pool_window_V_130"   --->   Operation 414 'icmp' 'icmp_ln1651_204' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_204)   --->   "%xor_ln1651_204 = xor i1 %icmp_ln1651_204, i1 1"   --->   Operation 415 'xor' 'xor_ln1651_204' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_204 = select i1 %xor_ln1651_204, i8 %pool_window_V_219, i8 %pool_window_V_130" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 416 'select' 'select_ln65_204' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.78ns)   --->   "%icmp_ln1651_206 = icmp_slt  i8 %pool_window_V_220, i8 %pool_window_V_180"   --->   Operation 417 'icmp' 'icmp_ln1651_206' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_206)   --->   "%xor_ln1651_206 = xor i1 %icmp_ln1651_206, i1 1"   --->   Operation 418 'xor' 'xor_ln1651_206' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_206 = select i1 %xor_ln1651_206, i8 %pool_window_V_220, i8 %pool_window_V_180" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 419 'select' 'select_ln65_206' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.78ns)   --->   "%icmp_ln1651_207 = icmp_slt  i8 %pool_window_V_221, i8 %pool_window_V_131"   --->   Operation 420 'icmp' 'icmp_ln1651_207' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_207)   --->   "%xor_ln1651_207 = xor i1 %icmp_ln1651_207, i1 1"   --->   Operation 421 'xor' 'xor_ln1651_207' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_207 = select i1 %xor_ln1651_207, i8 %pool_window_V_221, i8 %pool_window_V_131" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 422 'select' 'select_ln65_207' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.78ns)   --->   "%icmp_ln1651_209 = icmp_slt  i8 %pool_window_V_222, i8 %pool_window_V_182"   --->   Operation 423 'icmp' 'icmp_ln1651_209' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_209)   --->   "%xor_ln1651_209 = xor i1 %icmp_ln1651_209, i1 1"   --->   Operation 424 'xor' 'xor_ln1651_209' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_209 = select i1 %xor_ln1651_209, i8 %pool_window_V_222, i8 %pool_window_V_182" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 425 'select' 'select_ln65_209' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.78ns)   --->   "%icmp_ln1651_210 = icmp_slt  i8 %pool_window_V_223, i8 %pool_window_V_224"   --->   Operation 426 'icmp' 'icmp_ln1651_210' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_210)   --->   "%xor_ln1651_210 = xor i1 %icmp_ln1651_210, i1 1"   --->   Operation 427 'xor' 'xor_ln1651_210' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_210 = select i1 %xor_ln1651_210, i8 %pool_window_V_223, i8 %pool_window_V_224" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 428 'select' 'select_ln65_210' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.78ns)   --->   "%icmp_ln1651_212 = icmp_slt  i8 %pool_window_V_225, i8 %pool_window_V_184"   --->   Operation 429 'icmp' 'icmp_ln1651_212' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_212)   --->   "%xor_ln1651_212 = xor i1 %icmp_ln1651_212, i1 1"   --->   Operation 430 'xor' 'xor_ln1651_212' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_212 = select i1 %xor_ln1651_212, i8 %pool_window_V_225, i8 %pool_window_V_184" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 431 'select' 'select_ln65_212' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.78ns)   --->   "%icmp_ln1651_213 = icmp_slt  i8 %pool_window_V_226, i8 %pool_window_V_100"   --->   Operation 432 'icmp' 'icmp_ln1651_213' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_213)   --->   "%xor_ln1651_213 = xor i1 %icmp_ln1651_213, i1 1"   --->   Operation 433 'xor' 'xor_ln1651_213' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_213 = select i1 %xor_ln1651_213, i8 %pool_window_V_226, i8 %pool_window_V_100" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 434 'select' 'select_ln65_213' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%sY_1_load_1 = load i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 435 'load' 'sY_1_load_1' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (1.14ns)   --->   "%icmp_ln86 = icmp_eq  i32 %sY_1_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 436 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln86 = select i1 %icmp_ln86, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 437 'select' 'select_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln86 = add i32 %sY_1_load_1, i32 %select_ln86" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 438 'add' 'add_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.53ns)   --->   "%br_ln0 = br void %if.end38.i"   --->   Operation 439 'br' 'br_ln0' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.53>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln86, void %if.else.i, i32 0, void %if.then31.i" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 440 'phi' 'storemerge' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%store_ln82 = store i32 %storemerge, i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:82]   --->   Operation 441 'store' 'store_ln82' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc" [firmware/nnet_utils/nnet_pooling_stream.h:88]   --->   Operation 442 'br' 'br_ln88' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [firmware/nnet_utils/nnet_pooling_stream.h:118]   --->   Operation 542 'ret' 'ret_ln118' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.30>
ST_3 : Operation 443 [1/1] (0.78ns)   --->   "%icmp_ln1651_121 = icmp_slt  i8 %select_ln65, i8 %select_ln65_120"   --->   Operation 443 'icmp' 'icmp_ln1651_121' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data)   --->   "%xor_ln1651_121 = xor i1 %icmp_ln1651_121, i1 1"   --->   Operation 444 'xor' 'xor_ln1651_121' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data = select i1 %xor_ln1651_121, i8 %select_ln65, i8 %select_ln65_120" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 445 'select' 'res_pack_data' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.78ns)   --->   "%icmp_ln1651_124 = icmp_slt  i8 %select_ln65_122, i8 %select_ln65_123"   --->   Operation 446 'icmp' 'icmp_ln1651_124' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_8)   --->   "%xor_ln1651_124 = xor i1 %icmp_ln1651_124, i1 1"   --->   Operation 447 'xor' 'xor_ln1651_124' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 448 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_8 = select i1 %xor_ln1651_124, i8 %select_ln65_122, i8 %select_ln65_123" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 448 'select' 'res_pack_data_8' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.78ns)   --->   "%icmp_ln1651_127 = icmp_slt  i8 %select_ln65_125, i8 %select_ln65_126"   --->   Operation 449 'icmp' 'icmp_ln1651_127' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_9)   --->   "%xor_ln1651_127 = xor i1 %icmp_ln1651_127, i1 1"   --->   Operation 450 'xor' 'xor_ln1651_127' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_9 = select i1 %xor_ln1651_127, i8 %select_ln65_125, i8 %select_ln65_126" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 451 'select' 'res_pack_data_9' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 452 [1/1] (0.78ns)   --->   "%icmp_ln1651_130 = icmp_slt  i8 %select_ln65_128, i8 %select_ln65_129"   --->   Operation 452 'icmp' 'icmp_ln1651_130' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_10)   --->   "%xor_ln1651_130 = xor i1 %icmp_ln1651_130, i1 1"   --->   Operation 453 'xor' 'xor_ln1651_130' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_10 = select i1 %xor_ln1651_130, i8 %select_ln65_128, i8 %select_ln65_129" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 454 'select' 'res_pack_data_10' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (0.78ns)   --->   "%icmp_ln1651_133 = icmp_slt  i8 %select_ln65_131, i8 %select_ln65_132"   --->   Operation 455 'icmp' 'icmp_ln1651_133' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_11)   --->   "%xor_ln1651_133 = xor i1 %icmp_ln1651_133, i1 1"   --->   Operation 456 'xor' 'xor_ln1651_133' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_11 = select i1 %xor_ln1651_133, i8 %select_ln65_131, i8 %select_ln65_132" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 457 'select' 'res_pack_data_11' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.78ns)   --->   "%icmp_ln1651_136 = icmp_slt  i8 %select_ln65_134, i8 %select_ln65_135"   --->   Operation 458 'icmp' 'icmp_ln1651_136' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_12)   --->   "%xor_ln1651_136 = xor i1 %icmp_ln1651_136, i1 1"   --->   Operation 459 'xor' 'xor_ln1651_136' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_12 = select i1 %xor_ln1651_136, i8 %select_ln65_134, i8 %select_ln65_135" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 460 'select' 'res_pack_data_12' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.78ns)   --->   "%icmp_ln1651_139 = icmp_slt  i8 %select_ln65_137, i8 %select_ln65_138"   --->   Operation 461 'icmp' 'icmp_ln1651_139' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_13)   --->   "%xor_ln1651_139 = xor i1 %icmp_ln1651_139, i1 1"   --->   Operation 462 'xor' 'xor_ln1651_139' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_13 = select i1 %xor_ln1651_139, i8 %select_ln65_137, i8 %select_ln65_138" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 463 'select' 'res_pack_data_13' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.78ns)   --->   "%icmp_ln1651_142 = icmp_slt  i8 %select_ln65_140, i8 %select_ln65_141"   --->   Operation 464 'icmp' 'icmp_ln1651_142' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_14)   --->   "%xor_ln1651_142 = xor i1 %icmp_ln1651_142, i1 1"   --->   Operation 465 'xor' 'xor_ln1651_142' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_14 = select i1 %xor_ln1651_142, i8 %select_ln65_140, i8 %select_ln65_141" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 466 'select' 'res_pack_data_14' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 467 [1/1] (0.78ns)   --->   "%icmp_ln1651_145 = icmp_slt  i8 %select_ln65_143, i8 %select_ln65_144"   --->   Operation 467 'icmp' 'icmp_ln1651_145' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_145)   --->   "%xor_ln1651_145 = xor i1 %icmp_ln1651_145, i1 1"   --->   Operation 468 'xor' 'xor_ln1651_145' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_145 = select i1 %xor_ln1651_145, i8 %select_ln65_143, i8 %select_ln65_144" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 469 'select' 'select_ln65_145' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.78ns)   --->   "%icmp_ln1651_148 = icmp_slt  i8 %select_ln65_146, i8 %select_ln65_147"   --->   Operation 470 'icmp' 'icmp_ln1651_148' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_148)   --->   "%xor_ln1651_148 = xor i1 %icmp_ln1651_148, i1 1"   --->   Operation 471 'xor' 'xor_ln1651_148' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_148 = select i1 %xor_ln1651_148, i8 %select_ln65_146, i8 %select_ln65_147" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 472 'select' 'select_ln65_148' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.78ns)   --->   "%icmp_ln1651_151 = icmp_slt  i8 %select_ln65_149, i8 %select_ln65_150"   --->   Operation 473 'icmp' 'icmp_ln1651_151' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_151)   --->   "%xor_ln1651_151 = xor i1 %icmp_ln1651_151, i1 1"   --->   Operation 474 'xor' 'xor_ln1651_151' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_151 = select i1 %xor_ln1651_151, i8 %select_ln65_149, i8 %select_ln65_150" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 475 'select' 'select_ln65_151' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.78ns)   --->   "%icmp_ln1651_154 = icmp_slt  i8 %select_ln65_152, i8 %select_ln65_153"   --->   Operation 476 'icmp' 'icmp_ln1651_154' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_154)   --->   "%xor_ln1651_154 = xor i1 %icmp_ln1651_154, i1 1"   --->   Operation 477 'xor' 'xor_ln1651_154' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_154 = select i1 %xor_ln1651_154, i8 %select_ln65_152, i8 %select_ln65_153" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 478 'select' 'select_ln65_154' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.78ns)   --->   "%icmp_ln1651_157 = icmp_slt  i8 %select_ln65_155, i8 %select_ln65_156"   --->   Operation 479 'icmp' 'icmp_ln1651_157' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_157)   --->   "%xor_ln1651_157 = xor i1 %icmp_ln1651_157, i1 1"   --->   Operation 480 'xor' 'xor_ln1651_157' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 481 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_157 = select i1 %xor_ln1651_157, i8 %select_ln65_155, i8 %select_ln65_156" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 481 'select' 'select_ln65_157' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.78ns)   --->   "%icmp_ln1651_160 = icmp_slt  i8 %select_ln65_158, i8 %select_ln65_159"   --->   Operation 482 'icmp' 'icmp_ln1651_160' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_160)   --->   "%xor_ln1651_160 = xor i1 %icmp_ln1651_160, i1 1"   --->   Operation 483 'xor' 'xor_ln1651_160' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_160 = select i1 %xor_ln1651_160, i8 %select_ln65_158, i8 %select_ln65_159" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 484 'select' 'select_ln65_160' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.78ns)   --->   "%icmp_ln1651_163 = icmp_slt  i8 %select_ln65_161, i8 %select_ln65_162"   --->   Operation 485 'icmp' 'icmp_ln1651_163' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_163)   --->   "%xor_ln1651_163 = xor i1 %icmp_ln1651_163, i1 1"   --->   Operation 486 'xor' 'xor_ln1651_163' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_163 = select i1 %xor_ln1651_163, i8 %select_ln65_161, i8 %select_ln65_162" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 487 'select' 'select_ln65_163' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 488 [1/1] (0.78ns)   --->   "%icmp_ln1651_166 = icmp_slt  i8 %select_ln65_164, i8 %select_ln65_165"   --->   Operation 488 'icmp' 'icmp_ln1651_166' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_166)   --->   "%xor_ln1651_166 = xor i1 %icmp_ln1651_166, i1 1"   --->   Operation 489 'xor' 'xor_ln1651_166' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_166 = select i1 %xor_ln1651_166, i8 %select_ln65_164, i8 %select_ln65_165" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 490 'select' 'select_ln65_166' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 491 [1/1] (0.78ns)   --->   "%icmp_ln1651_169 = icmp_slt  i8 %select_ln65_167, i8 %select_ln65_168"   --->   Operation 491 'icmp' 'icmp_ln1651_169' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_169)   --->   "%xor_ln1651_169 = xor i1 %icmp_ln1651_169, i1 1"   --->   Operation 492 'xor' 'xor_ln1651_169' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_169 = select i1 %xor_ln1651_169, i8 %select_ln65_167, i8 %select_ln65_168" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 493 'select' 'select_ln65_169' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.78ns)   --->   "%icmp_ln1651_172 = icmp_slt  i8 %select_ln65_170, i8 %select_ln65_171"   --->   Operation 494 'icmp' 'icmp_ln1651_172' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_172)   --->   "%xor_ln1651_172 = xor i1 %icmp_ln1651_172, i1 1"   --->   Operation 495 'xor' 'xor_ln1651_172' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_172 = select i1 %xor_ln1651_172, i8 %select_ln65_170, i8 %select_ln65_171" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 496 'select' 'select_ln65_172' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (0.78ns)   --->   "%icmp_ln1651_175 = icmp_slt  i8 %select_ln65_173, i8 %select_ln65_174"   --->   Operation 497 'icmp' 'icmp_ln1651_175' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_175)   --->   "%xor_ln1651_175 = xor i1 %icmp_ln1651_175, i1 1"   --->   Operation 498 'xor' 'xor_ln1651_175' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_175 = select i1 %xor_ln1651_175, i8 %select_ln65_173, i8 %select_ln65_174" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 499 'select' 'select_ln65_175' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.78ns)   --->   "%icmp_ln1651_178 = icmp_slt  i8 %select_ln65_176, i8 %select_ln65_177"   --->   Operation 500 'icmp' 'icmp_ln1651_178' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_178)   --->   "%xor_ln1651_178 = xor i1 %icmp_ln1651_178, i1 1"   --->   Operation 501 'xor' 'xor_ln1651_178' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_178 = select i1 %xor_ln1651_178, i8 %select_ln65_176, i8 %select_ln65_177" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 502 'select' 'select_ln65_178' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.78ns)   --->   "%icmp_ln1651_181 = icmp_slt  i8 %select_ln65_179, i8 %select_ln65_180"   --->   Operation 503 'icmp' 'icmp_ln1651_181' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_181)   --->   "%xor_ln1651_181 = xor i1 %icmp_ln1651_181, i1 1"   --->   Operation 504 'xor' 'xor_ln1651_181' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 505 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_181 = select i1 %xor_ln1651_181, i8 %select_ln65_179, i8 %select_ln65_180" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 505 'select' 'select_ln65_181' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.78ns)   --->   "%icmp_ln1651_184 = icmp_slt  i8 %select_ln65_182, i8 %select_ln65_183"   --->   Operation 506 'icmp' 'icmp_ln1651_184' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_184)   --->   "%xor_ln1651_184 = xor i1 %icmp_ln1651_184, i1 1"   --->   Operation 507 'xor' 'xor_ln1651_184' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 508 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_184 = select i1 %xor_ln1651_184, i8 %select_ln65_182, i8 %select_ln65_183" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 508 'select' 'select_ln65_184' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 509 [1/1] (0.78ns)   --->   "%icmp_ln1651_187 = icmp_slt  i8 %select_ln65_185, i8 %select_ln65_186"   --->   Operation 509 'icmp' 'icmp_ln1651_187' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_187)   --->   "%xor_ln1651_187 = xor i1 %icmp_ln1651_187, i1 1"   --->   Operation 510 'xor' 'xor_ln1651_187' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_187 = select i1 %xor_ln1651_187, i8 %select_ln65_185, i8 %select_ln65_186" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 511 'select' 'select_ln65_187' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (0.78ns)   --->   "%icmp_ln1651_190 = icmp_slt  i8 %select_ln65_188, i8 %select_ln65_189"   --->   Operation 512 'icmp' 'icmp_ln1651_190' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_190)   --->   "%xor_ln1651_190 = xor i1 %icmp_ln1651_190, i1 1"   --->   Operation 513 'xor' 'xor_ln1651_190' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_190 = select i1 %xor_ln1651_190, i8 %select_ln65_188, i8 %select_ln65_189" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 514 'select' 'select_ln65_190' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 515 [1/1] (0.78ns)   --->   "%icmp_ln1651_193 = icmp_slt  i8 %select_ln65_191, i8 %select_ln65_192"   --->   Operation 515 'icmp' 'icmp_ln1651_193' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_193)   --->   "%xor_ln1651_193 = xor i1 %icmp_ln1651_193, i1 1"   --->   Operation 516 'xor' 'xor_ln1651_193' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 517 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_193 = select i1 %xor_ln1651_193, i8 %select_ln65_191, i8 %select_ln65_192" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 517 'select' 'select_ln65_193' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.78ns)   --->   "%icmp_ln1651_196 = icmp_slt  i8 %select_ln65_194, i8 %select_ln65_195"   --->   Operation 518 'icmp' 'icmp_ln1651_196' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_196)   --->   "%xor_ln1651_196 = xor i1 %icmp_ln1651_196, i1 1"   --->   Operation 519 'xor' 'xor_ln1651_196' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 520 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_196 = select i1 %xor_ln1651_196, i8 %select_ln65_194, i8 %select_ln65_195" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 520 'select' 'select_ln65_196' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 521 [1/1] (0.78ns)   --->   "%icmp_ln1651_199 = icmp_slt  i8 %select_ln65_197, i8 %select_ln65_198"   --->   Operation 521 'icmp' 'icmp_ln1651_199' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_199)   --->   "%xor_ln1651_199 = xor i1 %icmp_ln1651_199, i1 1"   --->   Operation 522 'xor' 'xor_ln1651_199' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 523 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_199 = select i1 %xor_ln1651_199, i8 %select_ln65_197, i8 %select_ln65_198" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 523 'select' 'select_ln65_199' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 524 [1/1] (0.78ns)   --->   "%icmp_ln1651_202 = icmp_slt  i8 %select_ln65_200, i8 %select_ln65_201"   --->   Operation 524 'icmp' 'icmp_ln1651_202' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_202)   --->   "%xor_ln1651_202 = xor i1 %icmp_ln1651_202, i1 1"   --->   Operation 525 'xor' 'xor_ln1651_202' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_202 = select i1 %xor_ln1651_202, i8 %select_ln65_200, i8 %select_ln65_201" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 526 'select' 'select_ln65_202' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.78ns)   --->   "%icmp_ln1651_205 = icmp_slt  i8 %select_ln65_203, i8 %select_ln65_204"   --->   Operation 527 'icmp' 'icmp_ln1651_205' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_205)   --->   "%xor_ln1651_205 = xor i1 %icmp_ln1651_205, i1 1"   --->   Operation 528 'xor' 'xor_ln1651_205' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 529 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_205 = select i1 %xor_ln1651_205, i8 %select_ln65_203, i8 %select_ln65_204" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 529 'select' 'select_ln65_205' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (0.78ns)   --->   "%icmp_ln1651_208 = icmp_slt  i8 %select_ln65_206, i8 %select_ln65_207"   --->   Operation 530 'icmp' 'icmp_ln1651_208' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_208)   --->   "%xor_ln1651_208 = xor i1 %icmp_ln1651_208, i1 1"   --->   Operation 531 'xor' 'xor_ln1651_208' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 532 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_208 = select i1 %xor_ln1651_208, i8 %select_ln65_206, i8 %select_ln65_207" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 532 'select' 'select_ln65_208' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 533 [1/1] (0.78ns)   --->   "%icmp_ln1651_211 = icmp_slt  i8 %select_ln65_209, i8 %select_ln65_210"   --->   Operation 533 'icmp' 'icmp_ln1651_211' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_211)   --->   "%xor_ln1651_211 = xor i1 %icmp_ln1651_211, i1 1"   --->   Operation 534 'xor' 'xor_ln1651_211' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_211 = select i1 %xor_ln1651_211, i8 %select_ln65_209, i8 %select_ln65_210" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 535 'select' 'select_ln65_211' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 536 [1/1] (0.78ns)   --->   "%icmp_ln1651_214 = icmp_slt  i8 %select_ln65_212, i8 %select_ln65_213"   --->   Operation 536 'icmp' 'icmp_ln1651_214' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_214)   --->   "%xor_ln1651_214 = xor i1 %icmp_ln1651_214, i1 1"   --->   Operation 537 'xor' 'xor_ln1651_214' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_214 = select i1 %xor_ln1651_214, i8 %select_ln65_212, i8 %select_ln65_213" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 538 'select' 'select_ln65_214' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.00ns)   --->   "%or_ln72_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln65_214, i8 %select_ln65_211, i8 %select_ln65_208, i8 %select_ln65_205, i8 %select_ln65_202, i8 %select_ln65_199, i8 %select_ln65_196, i8 %select_ln65_193, i8 %select_ln65_190, i8 %select_ln65_187, i8 %select_ln65_184, i8 %select_ln65_181, i8 %select_ln65_178, i8 %select_ln65_175, i8 %select_ln65_172, i8 %select_ln65_169, i8 %select_ln65_166, i8 %select_ln65_163, i8 %select_ln65_160, i8 %select_ln65_157, i8 %select_ln65_154, i8 %select_ln65_151, i8 %select_ln65_148, i8 %select_ln65_145, i8 %res_pack_data_14, i8 %res_pack_data_13, i8 %res_pack_data_12, i8 %res_pack_data_11, i8 %res_pack_data_10, i8 %res_pack_data_9, i8 %res_pack_data_8, i8 %res_pack_data" [firmware/nnet_utils/nnet_pooling_stream.h:72]   --->   Operation 539 'bitconcatenate' 'or_ln72_s' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_3 : Operation 540 [1/1] (2.18ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer13_out, i256 %or_ln72_s" [firmware/nnet_utils/nnet_pooling_stream.h:72]   --->   Operation 540 'write' 'write_ln72' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 1> <FIFO>
ST_3 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln73 = br void %if.end.i" [firmware/nnet_utils/nnet_pooling_stream.h:73]   --->   Operation 541 'br' 'br_ln73' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:55) on static variable 'sX_1' [279]  (0 ns)
	'icmp' operation ('icmp_ln55', firmware/nnet_utils/nnet_pooling_stream.h:55) [280]  (1.14 ns)
	'select' operation ('select_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) [590]  (0 ns)
	'add' operation ('add_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) [591]  (1.49 ns)
	'store' operation ('store_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) of variable 'add_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91 on static variable 'sX_1' [592]  (0.538 ns)
	blocking operation 0.337 ns on control path)

 <State 2>: 3.88ns
The critical path consists of the following:
	fifo read operation ('layer12_out_read', firmware/nnet_utils/nnet_pooling_stream.h:115) on port 'layer12_out' (firmware/nnet_utils/nnet_pooling_stream.h:115) [86]  (2.19 ns)
	'memshiftread' operation ('pool_window.V') [119]  (0.577 ns)
	'icmp' operation ('icmp_ln1651') [293]  (0.782 ns)
	'xor' operation ('xor_ln1651') [294]  (0 ns)
	'select' operation ('select_ln65', firmware/nnet_utils/nnet_common.h:65) [295]  (0.337 ns)

 <State 3>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1651_121') [299]  (0.782 ns)
	'xor' operation ('xor_ln1651_121') [300]  (0 ns)
	'select' operation ('res_pack.data', firmware/nnet_utils/nnet_common.h:65) [301]  (0.337 ns)
	fifo write operation ('write_ln72', firmware/nnet_utils/nnet_pooling_stream.h:72) on port 'layer13_out' (firmware/nnet_utils/nnet_pooling_stream.h:72) [582]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
