Classic Timing Analyzer report for Lista2Ex5
Thu Oct 25 18:14:33 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                        ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.822 ns                         ; SW[0]                       ; LCD_Reset_Delay:r0|oRESET   ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.529 ns                         ; LCD_CONTENT:u1|mLCD_DATA[6] ; LCD_DATA[6]                 ; CLOCK_50   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.592 ns                        ; SW[0]                       ; LCD_Reset_Delay:r0|oRESET   ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A   ; None          ; 278.86 MHz ( period = 3.586 ns ) ; LCD_Reset_Delay:r0|Cont[6]  ; LCD_Reset_Delay:r0|Cont[17] ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                             ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                        ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; LCD_Reset_Delay:r0|Cont[6]  ; LCD_Reset_Delay:r0|Cont[12]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; LCD_Reset_Delay:r0|Cont[6]  ; LCD_Reset_Delay:r0|Cont[15]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; LCD_Reset_Delay:r0|Cont[6]  ; LCD_Reset_Delay:r0|Cont[13]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; LCD_Reset_Delay:r0|Cont[6]  ; LCD_Reset_Delay:r0|Cont[14]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; LCD_Reset_Delay:r0|Cont[6]  ; LCD_Reset_Delay:r0|Cont[10]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; LCD_Reset_Delay:r0|Cont[6]  ; LCD_Reset_Delay:r0|Cont[11]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; LCD_Reset_Delay:r0|Cont[6]  ; LCD_Reset_Delay:r0|Cont[16]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; LCD_Reset_Delay:r0|Cont[6]  ; LCD_Reset_Delay:r0|Cont[19]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; LCD_Reset_Delay:r0|Cont[6]  ; LCD_Reset_Delay:r0|Cont[18]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; LCD_Reset_Delay:r0|Cont[6]  ; LCD_Reset_Delay:r0|Cont[17]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; LCD_Reset_Delay:r0|Cont[5]  ; LCD_Reset_Delay:r0|Cont[12]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; LCD_Reset_Delay:r0|Cont[5]  ; LCD_Reset_Delay:r0|Cont[15]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; LCD_Reset_Delay:r0|Cont[5]  ; LCD_Reset_Delay:r0|Cont[13]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; LCD_Reset_Delay:r0|Cont[5]  ; LCD_Reset_Delay:r0|Cont[14]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; LCD_Reset_Delay:r0|Cont[5]  ; LCD_Reset_Delay:r0|Cont[10]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; LCD_Reset_Delay:r0|Cont[5]  ; LCD_Reset_Delay:r0|Cont[11]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; LCD_Reset_Delay:r0|Cont[5]  ; LCD_Reset_Delay:r0|Cont[16]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; LCD_Reset_Delay:r0|Cont[5]  ; LCD_Reset_Delay:r0|Cont[19]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; LCD_Reset_Delay:r0|Cont[5]  ; LCD_Reset_Delay:r0|Cont[18]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; LCD_Reset_Delay:r0|Cont[5]  ; LCD_Reset_Delay:r0|Cont[17]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 287.44 MHz ( period = 3.479 ns )                    ; LCD_Reset_Delay:r0|Cont[12] ; LCD_Reset_Delay:r0|Cont[12]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 287.44 MHz ( period = 3.479 ns )                    ; LCD_Reset_Delay:r0|Cont[12] ; LCD_Reset_Delay:r0|Cont[15]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 287.44 MHz ( period = 3.479 ns )                    ; LCD_Reset_Delay:r0|Cont[12] ; LCD_Reset_Delay:r0|Cont[13]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 287.44 MHz ( period = 3.479 ns )                    ; LCD_Reset_Delay:r0|Cont[12] ; LCD_Reset_Delay:r0|Cont[14]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 287.44 MHz ( period = 3.479 ns )                    ; LCD_Reset_Delay:r0|Cont[12] ; LCD_Reset_Delay:r0|Cont[10]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 287.44 MHz ( period = 3.479 ns )                    ; LCD_Reset_Delay:r0|Cont[12] ; LCD_Reset_Delay:r0|Cont[11]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 287.44 MHz ( period = 3.479 ns )                    ; LCD_Reset_Delay:r0|Cont[12] ; LCD_Reset_Delay:r0|Cont[16]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 287.44 MHz ( period = 3.479 ns )                    ; LCD_Reset_Delay:r0|Cont[12] ; LCD_Reset_Delay:r0|Cont[19]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 287.44 MHz ( period = 3.479 ns )                    ; LCD_Reset_Delay:r0|Cont[12] ; LCD_Reset_Delay:r0|Cont[18]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 287.44 MHz ( period = 3.479 ns )                    ; LCD_Reset_Delay:r0|Cont[12] ; LCD_Reset_Delay:r0|Cont[17]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; LCD_Reset_Delay:r0|Cont[4]  ; LCD_Reset_Delay:r0|Cont[12]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; LCD_Reset_Delay:r0|Cont[4]  ; LCD_Reset_Delay:r0|Cont[15]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; LCD_Reset_Delay:r0|Cont[4]  ; LCD_Reset_Delay:r0|Cont[13]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; LCD_Reset_Delay:r0|Cont[4]  ; LCD_Reset_Delay:r0|Cont[14]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; LCD_Reset_Delay:r0|Cont[4]  ; LCD_Reset_Delay:r0|Cont[10]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; LCD_Reset_Delay:r0|Cont[4]  ; LCD_Reset_Delay:r0|Cont[11]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; LCD_Reset_Delay:r0|Cont[4]  ; LCD_Reset_Delay:r0|Cont[16]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; LCD_Reset_Delay:r0|Cont[4]  ; LCD_Reset_Delay:r0|Cont[19]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; LCD_Reset_Delay:r0|Cont[4]  ; LCD_Reset_Delay:r0|Cont[18]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; LCD_Reset_Delay:r0|Cont[4]  ; LCD_Reset_Delay:r0|Cont[17]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; LCD_Reset_Delay:r0|Cont[15] ; LCD_Reset_Delay:r0|Cont[12]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; LCD_Reset_Delay:r0|Cont[15] ; LCD_Reset_Delay:r0|Cont[15]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; LCD_Reset_Delay:r0|Cont[15] ; LCD_Reset_Delay:r0|Cont[13]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; LCD_Reset_Delay:r0|Cont[15] ; LCD_Reset_Delay:r0|Cont[14]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; LCD_Reset_Delay:r0|Cont[15] ; LCD_Reset_Delay:r0|Cont[10]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; LCD_Reset_Delay:r0|Cont[15] ; LCD_Reset_Delay:r0|Cont[11]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; LCD_Reset_Delay:r0|Cont[15] ; LCD_Reset_Delay:r0|Cont[16]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; LCD_Reset_Delay:r0|Cont[15] ; LCD_Reset_Delay:r0|Cont[19]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; LCD_Reset_Delay:r0|Cont[15] ; LCD_Reset_Delay:r0|Cont[18]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; LCD_Reset_Delay:r0|Cont[15] ; LCD_Reset_Delay:r0|Cont[17]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_RS        ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_DATA[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_DATA[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_DATA[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_DATA[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_DATA[4]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_DATA[5]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_DATA[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_DATA[7]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_ST.000001 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 300.48 MHz ( period = 3.328 ns )                    ; LCD_Reset_Delay:r0|Cont[13] ; LCD_Reset_Delay:r0|Cont[12]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 300.48 MHz ( period = 3.328 ns )                    ; LCD_Reset_Delay:r0|Cont[13] ; LCD_Reset_Delay:r0|Cont[15]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 300.48 MHz ( period = 3.328 ns )                    ; LCD_Reset_Delay:r0|Cont[13] ; LCD_Reset_Delay:r0|Cont[13]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 300.48 MHz ( period = 3.328 ns )                    ; LCD_Reset_Delay:r0|Cont[13] ; LCD_Reset_Delay:r0|Cont[14]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 300.48 MHz ( period = 3.328 ns )                    ; LCD_Reset_Delay:r0|Cont[13] ; LCD_Reset_Delay:r0|Cont[10]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 300.48 MHz ( period = 3.328 ns )                    ; LCD_Reset_Delay:r0|Cont[13] ; LCD_Reset_Delay:r0|Cont[11]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 300.48 MHz ( period = 3.328 ns )                    ; LCD_Reset_Delay:r0|Cont[13] ; LCD_Reset_Delay:r0|Cont[16]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 300.48 MHz ( period = 3.328 ns )                    ; LCD_Reset_Delay:r0|Cont[13] ; LCD_Reset_Delay:r0|Cont[19]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 300.48 MHz ( period = 3.328 ns )                    ; LCD_Reset_Delay:r0|Cont[13] ; LCD_Reset_Delay:r0|Cont[18]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 300.48 MHz ( period = 3.328 ns )                    ; LCD_Reset_Delay:r0|Cont[13] ; LCD_Reset_Delay:r0|Cont[17]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 302.57 MHz ( period = 3.305 ns )                    ; LCD_CONTENT:u1|mDLY[14]     ; LCD_CONTENT:u1|mLCD_ST.000001 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; LCD_Reset_Delay:r0|Cont[7]  ; LCD_Reset_Delay:r0|Cont[12]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; LCD_Reset_Delay:r0|Cont[7]  ; LCD_Reset_Delay:r0|Cont[15]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; LCD_Reset_Delay:r0|Cont[7]  ; LCD_Reset_Delay:r0|Cont[13]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; LCD_Reset_Delay:r0|Cont[7]  ; LCD_Reset_Delay:r0|Cont[14]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; LCD_Reset_Delay:r0|Cont[7]  ; LCD_Reset_Delay:r0|Cont[10]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; LCD_Reset_Delay:r0|Cont[7]  ; LCD_Reset_Delay:r0|Cont[11]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; LCD_Reset_Delay:r0|Cont[7]  ; LCD_Reset_Delay:r0|Cont[16]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; LCD_Reset_Delay:r0|Cont[7]  ; LCD_Reset_Delay:r0|Cont[19]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; LCD_Reset_Delay:r0|Cont[7]  ; LCD_Reset_Delay:r0|Cont[18]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; LCD_Reset_Delay:r0|Cont[7]  ; LCD_Reset_Delay:r0|Cont[17]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; LCD_Reset_Delay:r0|Cont[1]  ; LCD_Reset_Delay:r0|Cont[12]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; LCD_Reset_Delay:r0|Cont[1]  ; LCD_Reset_Delay:r0|Cont[15]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; LCD_Reset_Delay:r0|Cont[1]  ; LCD_Reset_Delay:r0|Cont[13]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; LCD_Reset_Delay:r0|Cont[1]  ; LCD_Reset_Delay:r0|Cont[14]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; LCD_Reset_Delay:r0|Cont[1]  ; LCD_Reset_Delay:r0|Cont[10]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; LCD_Reset_Delay:r0|Cont[1]  ; LCD_Reset_Delay:r0|Cont[11]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; LCD_Reset_Delay:r0|Cont[1]  ; LCD_Reset_Delay:r0|Cont[16]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; LCD_Reset_Delay:r0|Cont[1]  ; LCD_Reset_Delay:r0|Cont[19]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; LCD_Reset_Delay:r0|Cont[1]  ; LCD_Reset_Delay:r0|Cont[18]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; LCD_Reset_Delay:r0|Cont[1]  ; LCD_Reset_Delay:r0|Cont[17]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; LCD_CONTENT:u1|mDLY[16]     ; LCD_CONTENT:u1|mLCD_ST.000001 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; LCD_Reset_Delay:r0|Cont[6]  ; LCD_Reset_Delay:r0|oRESET     ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; LCD_CONTENT:u1|mDLY[14]     ; LCD_CONTENT:u1|mDLY[17]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; LCD_CONTENT:u1|mDLY[14]     ; LCD_CONTENT:u1|mDLY[14]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; LCD_CONTENT:u1|mDLY[14]     ; LCD_CONTENT:u1|mDLY[16]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; LCD_CONTENT:u1|mDLY[14]     ; LCD_CONTENT:u1|mDLY[13]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; LCD_CONTENT:u1|mDLY[14]     ; LCD_CONTENT:u1|mDLY[15]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; LCD_CONTENT:u1|mDLY[14]     ; LCD_CONTENT:u1|mDLY[12]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; LCD_CONTENT:u1|mDLY[14]     ; LCD_CONTENT:u1|mDLY[10]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; LCD_CONTENT:u1|mDLY[14]     ; LCD_CONTENT:u1|mDLY[11]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; LCD_CONTENT:u1|mDLY[14]     ; LCD_CONTENT:u1|mDLY[9]        ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 308.93 MHz ( period = 3.237 ns )                    ; LCD_Reset_Delay:r0|Cont[5]  ; LCD_Reset_Delay:r0|oRESET     ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.020 ns                ;
; N/A                                     ; 309.50 MHz ( period = 3.231 ns )                    ; LCD_CONTENT:u1|mDLY[16]     ; LCD_CONTENT:u1|mDLY[17]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.50 MHz ( period = 3.231 ns )                    ; LCD_CONTENT:u1|mDLY[16]     ; LCD_CONTENT:u1|mDLY[14]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.50 MHz ( period = 3.231 ns )                    ; LCD_CONTENT:u1|mDLY[16]     ; LCD_CONTENT:u1|mDLY[16]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.50 MHz ( period = 3.231 ns )                    ; LCD_CONTENT:u1|mDLY[16]     ; LCD_CONTENT:u1|mDLY[13]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.50 MHz ( period = 3.231 ns )                    ; LCD_CONTENT:u1|mDLY[16]     ; LCD_CONTENT:u1|mDLY[15]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.50 MHz ( period = 3.231 ns )                    ; LCD_CONTENT:u1|mDLY[16]     ; LCD_CONTENT:u1|mDLY[12]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.50 MHz ( period = 3.231 ns )                    ; LCD_CONTENT:u1|mDLY[16]     ; LCD_CONTENT:u1|mDLY[10]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.50 MHz ( period = 3.231 ns )                    ; LCD_CONTENT:u1|mDLY[16]     ; LCD_CONTENT:u1|mDLY[11]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.50 MHz ( period = 3.231 ns )                    ; LCD_CONTENT:u1|mDLY[16]     ; LCD_CONTENT:u1|mDLY[9]        ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 310.17 MHz ( period = 3.224 ns )                    ; LCD_CONTENT:u1|mDLY[12]     ; LCD_CONTENT:u1|mLCD_ST.000001 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[17]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[14]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[16]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[13]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[15]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[12]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[10]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[11]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[9]        ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[1]        ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[2]        ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[5]        ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[8]        ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[7]        ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[6]        ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[3]        ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[4]        ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[0]        ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; LCD_Reset_Delay:r0|Cont[14] ; LCD_Reset_Delay:r0|Cont[12]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; LCD_Reset_Delay:r0|Cont[14] ; LCD_Reset_Delay:r0|Cont[15]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; LCD_Reset_Delay:r0|Cont[14] ; LCD_Reset_Delay:r0|Cont[13]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; LCD_Reset_Delay:r0|Cont[14] ; LCD_Reset_Delay:r0|Cont[14]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; LCD_Reset_Delay:r0|Cont[14] ; LCD_Reset_Delay:r0|Cont[10]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; LCD_Reset_Delay:r0|Cont[14] ; LCD_Reset_Delay:r0|Cont[11]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; LCD_Reset_Delay:r0|Cont[14] ; LCD_Reset_Delay:r0|Cont[16]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; LCD_Reset_Delay:r0|Cont[14] ; LCD_Reset_Delay:r0|Cont[19]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; LCD_Reset_Delay:r0|Cont[14] ; LCD_Reset_Delay:r0|Cont[18]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; LCD_Reset_Delay:r0|Cont[14] ; LCD_Reset_Delay:r0|Cont[17]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 313.19 MHz ( period = 3.193 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|LUT_DATA[4]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; 313.19 MHz ( period = 3.193 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|LUT_DATA[7]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; 313.58 MHz ( period = 3.189 ns )                    ; LCD_Reset_Delay:r0|Cont[16] ; LCD_Reset_Delay:r0|Cont[12]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; 313.58 MHz ( period = 3.189 ns )                    ; LCD_Reset_Delay:r0|Cont[16] ; LCD_Reset_Delay:r0|Cont[15]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; 313.58 MHz ( period = 3.189 ns )                    ; LCD_Reset_Delay:r0|Cont[16] ; LCD_Reset_Delay:r0|Cont[13]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; 313.58 MHz ( period = 3.189 ns )                    ; LCD_Reset_Delay:r0|Cont[16] ; LCD_Reset_Delay:r0|Cont[14]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; 313.58 MHz ( period = 3.189 ns )                    ; LCD_Reset_Delay:r0|Cont[16] ; LCD_Reset_Delay:r0|Cont[10]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; 313.58 MHz ( period = 3.189 ns )                    ; LCD_Reset_Delay:r0|Cont[16] ; LCD_Reset_Delay:r0|Cont[11]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; 313.58 MHz ( period = 3.189 ns )                    ; LCD_Reset_Delay:r0|Cont[16] ; LCD_Reset_Delay:r0|Cont[16]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; 313.58 MHz ( period = 3.189 ns )                    ; LCD_Reset_Delay:r0|Cont[16] ; LCD_Reset_Delay:r0|Cont[19]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; 313.58 MHz ( period = 3.189 ns )                    ; LCD_Reset_Delay:r0|Cont[16] ; LCD_Reset_Delay:r0|Cont[18]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; 313.58 MHz ( period = 3.189 ns )                    ; LCD_Reset_Delay:r0|Cont[16] ; LCD_Reset_Delay:r0|Cont[17]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; LCD_CONTENT:u1|mDLY[10]     ; LCD_CONTENT:u1|mLCD_ST.000001 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.973 ns                ;
; N/A                                     ; 314.56 MHz ( period = 3.179 ns )                    ; LCD_CONTENT:u1|mDLY[12]     ; LCD_CONTENT:u1|mDLY[17]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 314.56 MHz ( period = 3.179 ns )                    ; LCD_CONTENT:u1|mDLY[12]     ; LCD_CONTENT:u1|mDLY[14]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 314.56 MHz ( period = 3.179 ns )                    ; LCD_CONTENT:u1|mDLY[12]     ; LCD_CONTENT:u1|mDLY[16]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 314.56 MHz ( period = 3.179 ns )                    ; LCD_CONTENT:u1|mDLY[12]     ; LCD_CONTENT:u1|mDLY[13]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 314.56 MHz ( period = 3.179 ns )                    ; LCD_CONTENT:u1|mDLY[12]     ; LCD_CONTENT:u1|mDLY[15]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 314.56 MHz ( period = 3.179 ns )                    ; LCD_CONTENT:u1|mDLY[12]     ; LCD_CONTENT:u1|mDLY[12]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 314.56 MHz ( period = 3.179 ns )                    ; LCD_CONTENT:u1|mDLY[12]     ; LCD_CONTENT:u1|mDLY[10]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 314.56 MHz ( period = 3.179 ns )                    ; LCD_CONTENT:u1|mDLY[12]     ; LCD_CONTENT:u1|mDLY[11]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 314.56 MHz ( period = 3.179 ns )                    ; LCD_CONTENT:u1|mDLY[12]     ; LCD_CONTENT:u1|mDLY[9]        ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 315.96 MHz ( period = 3.165 ns )                    ; LCD_Reset_Delay:r0|Cont[12] ; LCD_Reset_Delay:r0|oRESET     ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; 315.96 MHz ( period = 3.165 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|LUT_DATA[4]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 315.96 MHz ( period = 3.165 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|LUT_DATA[7]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 316.56 MHz ( period = 3.159 ns )                    ; LCD_Reset_Delay:r0|Cont[0]  ; LCD_Reset_Delay:r0|Cont[12]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 316.56 MHz ( period = 3.159 ns )                    ; LCD_Reset_Delay:r0|Cont[0]  ; LCD_Reset_Delay:r0|Cont[15]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 316.56 MHz ( period = 3.159 ns )                    ; LCD_Reset_Delay:r0|Cont[0]  ; LCD_Reset_Delay:r0|Cont[13]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 316.56 MHz ( period = 3.159 ns )                    ; LCD_Reset_Delay:r0|Cont[0]  ; LCD_Reset_Delay:r0|Cont[14]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 316.56 MHz ( period = 3.159 ns )                    ; LCD_Reset_Delay:r0|Cont[0]  ; LCD_Reset_Delay:r0|Cont[10]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 316.56 MHz ( period = 3.159 ns )                    ; LCD_Reset_Delay:r0|Cont[0]  ; LCD_Reset_Delay:r0|Cont[11]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 316.56 MHz ( period = 3.159 ns )                    ; LCD_Reset_Delay:r0|Cont[0]  ; LCD_Reset_Delay:r0|Cont[16]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 316.56 MHz ( period = 3.159 ns )                    ; LCD_Reset_Delay:r0|Cont[0]  ; LCD_Reset_Delay:r0|Cont[19]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 316.56 MHz ( period = 3.159 ns )                    ; LCD_Reset_Delay:r0|Cont[0]  ; LCD_Reset_Delay:r0|Cont[18]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 316.56 MHz ( period = 3.159 ns )                    ; LCD_Reset_Delay:r0|Cont[0]  ; LCD_Reset_Delay:r0|Cont[17]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 317.16 MHz ( period = 3.153 ns )                    ; LCD_CONTENT:u1|mDLY[5]      ; LCD_CONTENT:u1|mLCD_ST.000001 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; 317.26 MHz ( period = 3.152 ns )                    ; LCD_Reset_Delay:r0|Cont[19] ; LCD_Reset_Delay:r0|Cont[12]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.26 MHz ( period = 3.152 ns )                    ; LCD_Reset_Delay:r0|Cont[19] ; LCD_Reset_Delay:r0|Cont[15]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.26 MHz ( period = 3.152 ns )                    ; LCD_Reset_Delay:r0|Cont[19] ; LCD_Reset_Delay:r0|Cont[13]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.26 MHz ( period = 3.152 ns )                    ; LCD_Reset_Delay:r0|Cont[19] ; LCD_Reset_Delay:r0|Cont[14]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.26 MHz ( period = 3.152 ns )                    ; LCD_Reset_Delay:r0|Cont[19] ; LCD_Reset_Delay:r0|Cont[10]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.26 MHz ( period = 3.152 ns )                    ; LCD_Reset_Delay:r0|Cont[19] ; LCD_Reset_Delay:r0|Cont[11]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.26 MHz ( period = 3.152 ns )                    ; LCD_Reset_Delay:r0|Cont[19] ; LCD_Reset_Delay:r0|Cont[16]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.26 MHz ( period = 3.152 ns )                    ; LCD_Reset_Delay:r0|Cont[19] ; LCD_Reset_Delay:r0|Cont[19]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.26 MHz ( period = 3.152 ns )                    ; LCD_Reset_Delay:r0|Cont[19] ; LCD_Reset_Delay:r0|Cont[18]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.26 MHz ( period = 3.152 ns )                    ; LCD_Reset_Delay:r0|Cont[19] ; LCD_Reset_Delay:r0|Cont[17]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.66 MHz ( period = 3.148 ns )                    ; LCD_CONTENT:u1|mDLY[7]      ; LCD_CONTENT:u1|mLCD_ST.000001 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; LCD_CONTENT:u1|mDLY[10]     ; LCD_CONTENT:u1|mDLY[17]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.925 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; LCD_CONTENT:u1|mDLY[10]     ; LCD_CONTENT:u1|mDLY[14]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.925 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; LCD_CONTENT:u1|mDLY[10]     ; LCD_CONTENT:u1|mDLY[16]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.925 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; LCD_CONTENT:u1|mDLY[10]     ; LCD_CONTENT:u1|mDLY[13]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.925 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; LCD_CONTENT:u1|mDLY[10]     ; LCD_CONTENT:u1|mDLY[15]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.925 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; LCD_CONTENT:u1|mDLY[10]     ; LCD_CONTENT:u1|mDLY[12]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.925 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; LCD_CONTENT:u1|mDLY[10]     ; LCD_CONTENT:u1|mDLY[10]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.925 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; LCD_CONTENT:u1|mDLY[10]     ; LCD_CONTENT:u1|mDLY[11]       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.925 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; LCD_CONTENT:u1|mDLY[10]     ; LCD_CONTENT:u1|mDLY[9]        ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.925 ns                ;
; N/A                                     ; 319.08 MHz ( period = 3.134 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mLCD_DATA[4]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.919 ns                ;
; N/A                                     ; 319.08 MHz ( period = 3.134 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mLCD_DATA[5]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.919 ns                ;
; N/A                                     ; 319.08 MHz ( period = 3.134 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mLCD_DATA[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.919 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                             ;                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 0.822 ns   ; SW[0] ; LCD_Reset_Delay:r0|oRESET ; CLOCK_50 ;
+-------+--------------+------------+-------+---------------------------+----------+


+--------------------------------------------------------------------------------------------------------+
; tco                                                                                                    ;
+-------+--------------+------------+-----------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                    ; To          ; From Clock ;
+-------+--------------+------------+-----------------------------------------+-------------+------------+
; N/A   ; None         ; 8.529 ns   ; LCD_CONTENT:u1|mLCD_DATA[6]             ; LCD_DATA[6] ; CLOCK_50   ;
; N/A   ; None         ; 8.090 ns   ; LCD_CONTENT:u1|mLCD_DATA[4]             ; LCD_DATA[4] ; CLOCK_50   ;
; N/A   ; None         ; 8.078 ns   ; LCD_CONTENT:u1|mLCD_DATA[0]             ; LCD_DATA[0] ; CLOCK_50   ;
; N/A   ; None         ; 8.022 ns   ; LCD_CONTENT:u1|mLCD_RS                  ; LCD_RS      ; CLOCK_50   ;
; N/A   ; None         ; 7.999 ns   ; LCD_CONTENT:u1|mLCD_DATA[1]             ; LCD_DATA[1] ; CLOCK_50   ;
; N/A   ; None         ; 7.883 ns   ; LCD_CONTENT:u1|LCD_Controller:u0|LCD_EN ; LCD_EN      ; CLOCK_50   ;
; N/A   ; None         ; 7.868 ns   ; LCD_CONTENT:u1|mLCD_DATA[5]             ; LCD_DATA[5] ; CLOCK_50   ;
; N/A   ; None         ; 7.839 ns   ; LCD_CONTENT:u1|mLCD_DATA[3]             ; LCD_DATA[3] ; CLOCK_50   ;
; N/A   ; None         ; 7.661 ns   ; LCD_CONTENT:u1|mLCD_DATA[2]             ; LCD_DATA[2] ; CLOCK_50   ;
; N/A   ; None         ; 7.485 ns   ; LCD_CONTENT:u1|mLCD_DATA[7]             ; LCD_DATA[7] ; CLOCK_50   ;
+-------+--------------+------------+-----------------------------------------+-------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.592 ns ; SW[0] ; LCD_Reset_Delay:r0|oRESET ; CLOCK_50 ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 25 18:14:33 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lista2Ex5 -c Lista2Ex5 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Info: Clock "CLOCK_50" has Internal fmax of 278.86 MHz between source register "LCD_Reset_Delay:r0|Cont[6]" and destination register "LCD_Reset_Delay:r0|Cont[12]" (period= 3.586 ns)
    Info: + Longest register to register delay is 3.369 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y33_N25; Fanout = 3; REG Node = 'LCD_Reset_Delay:r0|Cont[6]'
        Info: 2: + IC(0.344 ns) + CELL(0.410 ns) = 0.754 ns; Loc. = LCCOMB_X34_Y33_N4; Fanout = 1; COMB Node = 'LCD_Reset_Delay:r0|Equal0~2'
        Info: 3: + IC(0.254 ns) + CELL(0.275 ns) = 1.283 ns; Loc. = LCCOMB_X34_Y33_N6; Fanout = 1; COMB Node = 'LCD_Reset_Delay:r0|Equal0~3'
        Info: 4: + IC(0.271 ns) + CELL(0.438 ns) = 1.992 ns; Loc. = LCCOMB_X34_Y33_N12; Fanout = 21; COMB Node = 'LCD_Reset_Delay:r0|Equal0~6'
        Info: 5: + IC(0.717 ns) + CELL(0.660 ns) = 3.369 ns; Loc. = LCFF_X34_Y32_N5; Fanout = 3; REG Node = 'LCD_Reset_Delay:r0|Cont[12]'
        Info: Total cell delay = 1.783 ns ( 52.92 % )
        Info: Total interconnect delay = 1.586 ns ( 47.08 % )
    Info: - Smallest clock skew is -0.003 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.664 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 80; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X34_Y32_N5; Fanout = 3; REG Node = 'LCD_Reset_Delay:r0|Cont[12]'
            Info: Total cell delay = 1.536 ns ( 57.66 % )
            Info: Total interconnect delay = 1.128 ns ( 42.34 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 2.667 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 80; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X34_Y33_N25; Fanout = 3; REG Node = 'LCD_Reset_Delay:r0|Cont[6]'
            Info: Total cell delay = 1.536 ns ( 57.59 % )
            Info: Total interconnect delay = 1.131 ns ( 42.41 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "LCD_Reset_Delay:r0|oRESET" (data pin = "SW[0]", clock pin = "CLOCK_50") is 0.822 ns
    Info: + Longest pin to register delay is 3.522 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 2; PIN Node = 'SW[0]'
        Info: 2: + IC(1.863 ns) + CELL(0.660 ns) = 3.522 ns; Loc. = LCFF_X34_Y32_N21; Fanout = 1; REG Node = 'LCD_Reset_Delay:r0|oRESET'
        Info: Total cell delay = 1.659 ns ( 47.10 % )
        Info: Total interconnect delay = 1.863 ns ( 52.90 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 2.664 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 80; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X34_Y32_N21; Fanout = 1; REG Node = 'LCD_Reset_Delay:r0|oRESET'
        Info: Total cell delay = 1.536 ns ( 57.66 % )
        Info: Total interconnect delay = 1.128 ns ( 42.34 % )
Info: tco from clock "CLOCK_50" to destination pin "LCD_DATA[6]" through register "LCD_CONTENT:u1|mLCD_DATA[6]" is 8.529 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 2.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 80; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X29_Y34_N25; Fanout = 1; REG Node = 'LCD_CONTENT:u1|mLCD_DATA[6]'
        Info: Total cell delay = 1.536 ns ( 56.93 % )
        Info: Total interconnect delay = 1.162 ns ( 43.07 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.581 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y34_N25; Fanout = 1; REG Node = 'LCD_CONTENT:u1|mLCD_DATA[6]'
        Info: 2: + IC(2.929 ns) + CELL(2.652 ns) = 5.581 ns; Loc. = PIN_H4; Fanout = 0; PIN Node = 'LCD_DATA[6]'
        Info: Total cell delay = 2.652 ns ( 47.52 % )
        Info: Total interconnect delay = 2.929 ns ( 52.48 % )
Info: th for register "LCD_Reset_Delay:r0|oRESET" (data pin = "SW[0]", clock pin = "CLOCK_50") is -0.592 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.664 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 80; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X34_Y32_N21; Fanout = 1; REG Node = 'LCD_Reset_Delay:r0|oRESET'
        Info: Total cell delay = 1.536 ns ( 57.66 % )
        Info: Total interconnect delay = 1.128 ns ( 42.34 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.522 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 2; PIN Node = 'SW[0]'
        Info: 2: + IC(1.863 ns) + CELL(0.660 ns) = 3.522 ns; Loc. = LCFF_X34_Y32_N21; Fanout = 1; REG Node = 'LCD_Reset_Delay:r0|oRESET'
        Info: Total cell delay = 1.659 ns ( 47.10 % )
        Info: Total interconnect delay = 1.863 ns ( 52.90 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 168 megabytes
    Info: Processing ended: Thu Oct 25 18:14:33 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


