Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DaanDerekModule_wrapper_behav xil_defaultlib.DaanDerekModule_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling module xil_defaultlib.DaanDerekModule_Adder_0_0
Compiling architecture behavioral of entity xil_defaultlib.ControllerV2 [controllerv2_default]
Compiling module xil_defaultlib.DaanDerekModule_ControllerV2_0_0
Compiling architecture behavioral of entity xil_defaultlib.EBCS [ebcs_default]
Compiling module xil_defaultlib.DaanDerekModule_EBCS_0_0
Compiling architecture behavioral of entity xil_defaultlib.Encoder4B5B [encoder4b5b_default]
Compiling module xil_defaultlib.DaanDerekModule_Encoder4B5B_0_0
Compiling architecture behavioral of entity xil_defaultlib.FSK_Demodulator_Block [fsk_demodulator_block_default]
Compiling module xil_defaultlib.DaanDerekModule_FSK_Demodulator_...
Compiling architecture behavioral of entity xil_defaultlib.FSK_Modulator [fsk_modulator_default]
Compiling module xil_defaultlib.DaanDerekModule_FSK_Modulator_0_...
Compiling architecture behavioral of entity xil_defaultlib.FourBFiveBDecoder [fourbfivebdecoder_default]
Compiling module xil_defaultlib.DaanDerekModule_FourBFiveBDecode...
Compiling architecture behavioral of entity xil_defaultlib.Input_memmory [input_memmory_default]
Compiling module xil_defaultlib.DaanDerekModule_Input_memmory_0_...
Compiling architecture behavioral of entity xil_defaultlib.Output_memmory [output_memmory_default]
Compiling module xil_defaultlib.DaanDerekModule_Output_memmory_0...
Compiling architecture behavioral of entity xil_defaultlib.calc_parity [calc_parity_default]
Compiling module xil_defaultlib.DaanDerekModule_calc_parity_0_0
Compiling architecture behavioral of entity xil_defaultlib.controller_demodulator [controller_demodulator_default]
Compiling module xil_defaultlib.DaanDerekModule_controller_demod...
Compiling architecture behavioral of entity xil_defaultlib.correct_error [correct_error_default]
Compiling module xil_defaultlib.DaanDerekModule_correct_error_0_...
Compiling architecture behavioral of entity xil_defaultlib.find_error [find_error_default]
Compiling module xil_defaultlib.DaanDerekModule_find_error_0_0
Compiling module xil_defaultlib.DaanDerekModule
Compiling module xil_defaultlib.DaanDerekModule_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot DaanDerekModule_wrapper_behav
