#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: di[28].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo28.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[28].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo28.D[0] (dffsre)                             1.393     1.393
data arrival time                                                          1.393

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo28.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.393
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.714


#Path 2
Startpoint: di[7].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo07.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[7].inpad[0] (.input)                                          0.000     0.000
$abc$1446$abc$822$lo07.D[0] (dffsre)                             1.405     1.405
data arrival time                                                          1.405

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo07.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.405
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.702


#Path 3
Startpoint: di[31].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo31.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[31].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo31.D[0] (dffsre)                             1.419     1.419
data arrival time                                                          1.419

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo31.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.419
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.688


#Path 4
Startpoint: di[27].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo27.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[27].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo27.D[0] (dffsre)                             1.431     1.431
data arrival time                                                          1.431

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo27.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.431
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.676


#Path 5
Startpoint: di[26].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo26.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[26].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo26.D[0] (dffsre)                             1.533     1.533
data arrival time                                                          1.533

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo26.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.533
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.574


#Path 6
Startpoint: di[23].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo23.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[23].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo23.D[0] (dffsre)                             1.581     1.581
data arrival time                                                          1.581

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo23.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.581
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.526


#Path 7
Startpoint: di[14].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo14.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[14].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo14.D[0] (dffsre)                             1.621     1.621
data arrival time                                                          1.621

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo14.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.621
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.486


#Path 8
Startpoint: di[22].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo22.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[22].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo22.D[0] (dffsre)                             1.641     1.641
data arrival time                                                          1.641

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo22.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.641
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.466


#Path 9
Startpoint: di[4].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo04.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[4].inpad[0] (.input)                                          0.000     0.000
$abc$1446$abc$822$lo04.D[0] (dffsre)                             1.711     1.711
data arrival time                                                          1.711

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo04.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.711
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.396


#Path 10
Startpoint: di[30].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo30.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[30].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo30.D[0] (dffsre)                             1.717     1.717
data arrival time                                                          1.717

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo30.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.390


#Path 11
Startpoint: di[17].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo17.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[17].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo17.D[0] (dffsre)                             1.791     1.791
data arrival time                                                          1.791

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo17.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.791
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.316


#Path 12
Startpoint: di[12].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo12.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[12].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo12.D[0] (dffsre)                             1.819     1.819
data arrival time                                                          1.819

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo12.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.819
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.288


#Path 13
Startpoint: di[24].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo24.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[24].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo24.D[0] (dffsre)                             1.875     1.875
data arrival time                                                          1.875

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo24.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.875
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.232


#Path 14
Startpoint: di[10].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo10.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[10].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo10.D[0] (dffsre)                             1.875     1.875
data arrival time                                                          1.875

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo10.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.875
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.232


#Path 15
Startpoint: di[16].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo16.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[16].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo16.D[0] (dffsre)                             1.917     1.917
data arrival time                                                          1.917

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo16.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.917
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.190


#Path 16
Startpoint: di[25].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo25.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[25].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo25.D[0] (dffsre)                             1.929     1.929
data arrival time                                                          1.929

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo25.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.929
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.178


#Path 17
Startpoint: di[21].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo21.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[21].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo21.D[0] (dffsre)                             1.933     1.933
data arrival time                                                          1.933

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo21.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.933
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.174


#Path 18
Startpoint: di[5].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo05.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[5].inpad[0] (.input)                                          0.000     0.000
$abc$1446$abc$822$lo05.D[0] (dffsre)                             1.939     1.939
data arrival time                                                          1.939

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo05.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.939
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.168


#Path 19
Startpoint: di[13].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo13.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[13].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo13.D[0] (dffsre)                             2.019     2.019
data arrival time                                                          2.019

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo13.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.019
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.088


#Path 20
Startpoint: di[3].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo03.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[3].inpad[0] (.input)                                          0.000     0.000
$abc$1446$abc$822$lo03.D[0] (dffsre)                             2.019     2.019
data arrival time                                                          2.019

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo03.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.019
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.088


#Path 21
Startpoint: di[11].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo11.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[11].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo11.D[0] (dffsre)                             2.023     2.023
data arrival time                                                          2.023

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo11.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.023
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.084


#Path 22
Startpoint: di[9].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo09.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[9].inpad[0] (.input)                                          0.000     0.000
$abc$1446$abc$822$lo09.D[0] (dffsre)                             2.025     2.025
data arrival time                                                          2.025

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo09.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.025
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.082


#Path 23
Startpoint: di[19].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo19.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[19].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo19.D[0] (dffsre)                             2.047     2.047
data arrival time                                                          2.047

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo19.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.047
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.060


#Path 24
Startpoint: di[29].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo29.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[29].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo29.D[0] (dffsre)                             2.079     2.079
data arrival time                                                          2.079

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo29.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.079
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.028


#Path 25
Startpoint: di[20].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo20.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[20].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo20.D[0] (dffsre)                             2.103     2.103
data arrival time                                                          2.103

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo20.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.004


#Path 26
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[9] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[4].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[9] (TDP36K)                       0.602     0.602
data arrival time                                                                                                   0.602

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A1_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   0.602
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.024


#Path 27
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[10] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[5].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[10] (TDP36K)                       0.602     0.602
data arrival time                                                                                                    0.602

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    0.602
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.024


#Path 28
Startpoint: di[2].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo02.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[2].inpad[0] (.input)                                          0.000     0.000
$abc$1446$abc$822$lo02.D[0] (dffsre)                             2.139     2.139
data arrival time                                                          2.139

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo02.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.139
--------------------------------------------------------------------------------
slack (MET)                                                                0.032


#Path 29
Startpoint: di[18].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo18.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[18].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo18.D[0] (dffsre)                             2.155     2.155
data arrival time                                                          2.155

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo18.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.155
--------------------------------------------------------------------------------
slack (MET)                                                                0.048


#Path 30
Startpoint: di[15].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo15.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[15].inpad[0] (.input)                                         0.000     0.000
$abc$1446$abc$822$lo15.D[0] (dffsre)                             2.193     2.193
data arrival time                                                          2.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo15.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.193
--------------------------------------------------------------------------------
slack (MET)                                                                0.086


#Path 31
Startpoint: di[6].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo06.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[6].inpad[0] (.input)                                          0.000     0.000
$abc$1446$abc$822$lo06.D[0] (dffsre)                             2.235     2.235
data arrival time                                                          2.235

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo06.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.235
--------------------------------------------------------------------------------
slack (MET)                                                                0.128


#Path 32
Startpoint: addr[9].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[14] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[9].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[14] (TDP36K)                       0.722     0.722
data arrival time                                                                                                    0.722

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    0.722
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.144


#Path 33
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[12] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[7].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[12] (TDP36K)                       0.722     0.722
data arrival time                                                                                                    0.722

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    0.722
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.144


#Path 34
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[12] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[7].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[12] (TDP36K)                       0.722     0.722
data arrival time                                                                                                    0.722

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    0.722
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.144


#Path 35
Startpoint: di[8].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo08.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[8].inpad[0] (.input)                                          0.000     0.000
$abc$1446$abc$822$lo08.D[0] (dffsre)                             2.313     2.313
data arrival time                                                          2.313

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo08.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.313
--------------------------------------------------------------------------------
slack (MET)                                                                0.206


#Path 36
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[8] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[3].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[8] (TDP36K)                       0.818     0.818
data arrival time                                                                                                   0.818

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A1_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   0.818
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.240


#Path 37
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[7] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[2].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[7] (TDP36K)                       0.830     0.830
data arrival time                                                                                                   0.830

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A1_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   0.830
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.252


#Path 38
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[10] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[5].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[10] (TDP36K)                       0.830     0.830
data arrival time                                                                                                    0.830

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    0.830
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.252


#Path 39
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[7] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[2].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[7] (TDP36K)                       0.830     0.830
data arrival time                                                                                                   0.830

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   0.830
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.252


#Path 40
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[12] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[7].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[12] (TDP36K)                       0.830     0.830
data arrival time                                                                                                    0.830

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    0.830
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.252


#Path 41
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[10] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[5].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[10] (TDP36K)                       0.830     0.830
data arrival time                                                                                                    0.830

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    0.830
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.252


#Path 42
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[7] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[2].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[7] (TDP36K)                       0.830     0.830
data arrival time                                                                                                   0.830

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   0.830
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.252


#Path 43
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[9] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[4].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[9] (TDP36K)                       0.842     0.842
data arrival time                                                                                                   0.842

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   0.842
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.264


#Path 44
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[9] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[4].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[9] (TDP36K)                       0.842     0.842
data arrival time                                                                                                   0.842

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   0.842
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.264


#Path 45
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[13] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[8].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[13] (TDP36K)                       0.914     0.914
data arrival time                                                                                                    0.914

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    0.914
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.336


#Path 46
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[8] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[3].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[8] (TDP36K)                       0.950     0.950
data arrival time                                                                                                   0.950

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   0.950
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.372


#Path 47
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[6] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[1].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[6] (TDP36K)                       0.950     0.950
data arrival time                                                                                                   0.950

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   0.950
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.372


#Path 48
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[8] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[3].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[8] (TDP36K)                       0.950     0.950
data arrival time                                                                                                   0.950

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   0.950
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.372


#Path 49
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[8] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[3].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[8] (TDP36K)                       0.950     0.950
data arrival time                                                                                                   0.950

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   0.950
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.372


#Path 50
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[13] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[8].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[13] (TDP36K)                       1.034     1.034
data arrival time                                                                                                    1.034

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.034
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.456


#Path 51
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[11] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[6].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[11] (TDP36K)                       1.046     1.046
data arrival time                                                                                                    1.046

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.046
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.468


#Path 52
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[5] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[0].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[5] (TDP36K)                       1.046     1.046
data arrival time                                                                                                   1.046

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   1.046
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.468


#Path 53
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[5] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[0].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[5] (TDP36K)                       1.046     1.046
data arrival time                                                                                                   1.046

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A1_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   1.046
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.468


#Path 54
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[11] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[6].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[11] (TDP36K)                       1.046     1.046
data arrival time                                                                                                    1.046

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.046
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.468


#Path 55
Startpoint: di[0].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo00.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[0].inpad[0] (.input)                                          0.000     0.000
$abc$1446$abc$822$lo00.D[0] (dffsre)                             2.583     2.583
data arrival time                                                          2.583

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo00.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.583
--------------------------------------------------------------------------------
slack (MET)                                                                0.476


#Path 56
Startpoint: di[28].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[10] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[28].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[10] (TDP36K)                       1.058     1.058
data arrival time                                                                                                     1.058

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                          0.078     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.058
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.480


#Path 57
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[7] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[2].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[7] (TDP36K)                       1.058     1.058
data arrival time                                                                                                   1.058

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   1.058
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.480


#Path 58
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[12] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[7].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[12] (TDP36K)                       1.058     1.058
data arrival time                                                                                                    1.058

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.058
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.480


#Path 59
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[6] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[1].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[6] (TDP36K)                       1.058     1.058
data arrival time                                                                                                   1.058

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   1.058
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.480


#Path 60
Startpoint: di[1].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo01.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[1].inpad[0] (.input)                                          0.000     0.000
$abc$1446$abc$822$lo01.D[0] (dffsre)                             2.679     2.679
data arrival time                                                          2.679

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo01.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.572


#Path 61
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[5] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[0].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[5] (TDP36K)                       1.166     1.166
data arrival time                                                                                                   1.166

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   1.166
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.588


#Path 62
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[11] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[6].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[11] (TDP36K)                       1.166     1.166
data arrival time                                                                                                    1.166

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.166
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.588


#Path 63
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[13] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[8].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[13] (TDP36K)                       1.166     1.166
data arrival time                                                                                                    1.166

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.166
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.588


#Path 64
Startpoint: di[25].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[7] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[25].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[7] (TDP36K)                       1.178     1.178
data arrival time                                                                                                    1.178

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.178
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.600


#Path 65
Startpoint: di[31].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[13] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[31].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[13] (TDP36K)                       1.190     1.190
data arrival time                                                                                                     1.190

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                          0.078     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.190
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.612


#Path 66
Startpoint: di[26].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[8] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[26].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[8] (TDP36K)                       1.202     1.202
data arrival time                                                                                                    1.202

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.202
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.624


#Path 67
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$822$lo32.D[0] (dffsre clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input)                                             0.000     0.000
$abc$1446$abc$822$lo32.D[0] (dffsre)                             2.749     2.749
data arrival time                                                          2.749

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.078     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.749
--------------------------------------------------------------------------------
slack (MET)                                                                0.642


#Path 68
Startpoint: di[29].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[11] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[29].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[11] (TDP36K)                       1.274     1.274
data arrival time                                                                                                     1.274

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                          0.078     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.274
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.696


#Path 69
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[5] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[0].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[5] (TDP36K)                       1.274     1.274
data arrival time                                                                                                   1.274

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   1.274
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.696


#Path 70
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[10] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[5].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[10] (TDP36K)                       1.274     1.274
data arrival time                                                                                                    1.274

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.274
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.696


#Path 71
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[11] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[6].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[11] (TDP36K)                       1.286     1.286
data arrival time                                                                                                    1.286

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.286
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.708


#Path 72
Startpoint: di[16].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[16] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[16].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[16] (TDP36K)                       1.286     1.286
data arrival time                                                                                                     1.286

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                          0.078     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.286
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.708


#Path 73
Startpoint: di[14].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[14] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[14].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[14] (TDP36K)                       1.286     1.286
data arrival time                                                                                                     1.286

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                          0.078     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.286
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.708


#Path 74
Startpoint: di[30].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[12] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[30].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[12] (TDP36K)                       1.286     1.286
data arrival time                                                                                                     1.286

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                          0.078     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.286
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.708


#Path 75
Startpoint: addr[9].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[14] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[9].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[14] (TDP36K)                       1.286     1.286
data arrival time                                                                                                    1.286

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.286
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.708


#Path 76
Startpoint: di[20].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[2] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[20].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[2] (TDP36K)                       1.286     1.286
data arrival time                                                                                                    1.286

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.286
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.708


#Path 77
Startpoint: di[21].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[3] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[21].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[3] (TDP36K)                       1.286     1.286
data arrival time                                                                                                    1.286

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.286
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.708


#Path 78
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[9] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[4].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[9] (TDP36K)                       1.298     1.298
data arrival time                                                                                                   1.298

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   1.298
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.720


#Path 79
Startpoint: di[12].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[12] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[12].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[12] (TDP36K)                       1.298     1.298
data arrival time                                                                                                     1.298

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                          0.078     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.298
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.720


#Path 80
Startpoint: di[27].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[9] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[27].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[9] (TDP36K)                       1.298     1.298
data arrival time                                                                                                    1.298

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.298
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.720


#Path 81
Startpoint: di[17].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[17] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[17].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[17] (TDP36K)                       1.298     1.298
data arrival time                                                                                                     1.298

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                          0.078     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.298
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.720


#Path 82
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[13] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[8].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[13] (TDP36K)                       1.382     1.382
data arrival time                                                                                                    1.382

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.382
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.804


#Path 83
Startpoint: di[24].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[6] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[24].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[6] (TDP36K)                       1.382     1.382
data arrival time                                                                                                    1.382

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.382
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.804


#Path 84
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[6] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[1].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[6] (TDP36K)                       1.394     1.394
data arrival time                                                                                                   1.394

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   1.394
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.816


#Path 85
Startpoint: di[13].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[13] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[13].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[13] (TDP36K)                       1.406     1.406
data arrival time                                                                                                     1.406

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                          0.078     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.406
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.828


#Path 86
Startpoint: di[10].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[10] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[10].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[10] (TDP36K)                       1.406     1.406
data arrival time                                                                                                     1.406

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                          0.078     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.406
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.828


#Path 87
Startpoint: di[19].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[1] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[19].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[1] (TDP36K)                       1.406     1.406
data arrival time                                                                                                    1.406

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.406
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.828


#Path 88
Startpoint: di[23].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[5] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[23].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[5] (TDP36K)                       1.418     1.418
data arrival time                                                                                                    1.418

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.418
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.840


#Path 89
Startpoint: di[22].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[4] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[22].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[4] (TDP36K)                       1.418     1.418
data arrival time                                                                                                    1.418

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.418
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.840


#Path 90
Startpoint: di[7].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[7] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[7].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[7] (TDP36K)                       1.430     1.430
data arrival time                                                                                                    1.430

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.430
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.852


#Path 91
Startpoint: di[15].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[15] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[15].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[15] (TDP36K)                       1.502     1.502
data arrival time                                                                                                     1.502

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                          0.078     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.502
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.924


#Path 92
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[6] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[1].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[6] (TDP36K)                       1.502     1.502
data arrival time                                                                                                   1.502

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A1_i[0] (TDP36K)                        0.078     0.078
clock uncertainty                                                                                         0.000     0.078
cell hold time                                                                                            0.500     0.578
data required time                                                                                                  0.578
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.578
data arrival time                                                                                                   1.502
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.924


#Path 93
Startpoint: di[9].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[9] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[9].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[9] (TDP36K)                       1.514     1.514
data arrival time                                                                                                    1.514

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.514
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.936


#Path 94
Startpoint: di[8].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[8] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[8].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[8] (TDP36K)                       1.514     1.514
data arrival time                                                                                                    1.514

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.514
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.936


#Path 95
Startpoint: di[4].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[4] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[4].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[4] (TDP36K)                       1.526     1.526
data arrival time                                                                                                    1.526

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.526
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.948


#Path 96
Startpoint: di[2].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[2] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[2].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[2] (TDP36K)                       1.526     1.526
data arrival time                                                                                                    1.526

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.526
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.948


#Path 97
Startpoint: di[11].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[11] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[11].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[11] (TDP36K)                       1.610     1.610
data arrival time                                                                                                     1.610

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                          0.078     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.610
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           1.032


#Path 98
Startpoint: di[6].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[6] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[6].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[6] (TDP36K)                       1.634     1.634
data arrival time                                                                                                    1.634

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.634
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          1.056


#Path 99
Startpoint: di[18].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[0] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[18].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[0] (TDP36K)                       1.634     1.634
data arrival time                                                                                                    1.634

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.634
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          1.056


#Path 100
Startpoint: di[5].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[5] (TDP36K clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[5].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[5] (TDP36K)                       1.634     1.634
data arrival time                                                                                                    1.634

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.078     0.078
clock uncertainty                                                                                          0.000     0.078
cell hold time                                                                                             0.500     0.578
data required time                                                                                                   0.578
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.578
data arrival time                                                                                                    1.634
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          1.056


#End of timing report
