# Verilog
### 01. Mathematical Concepts
  - [Factorial](https://github.com/sathyan04/Verilog/tree/main/01.%20Mathematical%20Concepts/02.%20Factorial)
  - [4x1 MUX]()
  - [8x1 MUX](Combinational_Circuits/Multiplexers/8x1_MUX)
  - [Hierarchical MUX Designs](Combinational_Circuits/Multiplexers/Hierarchical_MUX_Designs)

## Combinational Circuits

- **Multiplexers**
  - [2x1 MUX](Combinational_Circuits/Multiplexers/2x1_MUX)
  - [4x1 MUX](Combinational_Circuits/Multiplexers/4x1_MUX)
  - [8x1 MUX](Combinational_Circuits/Multiplexers/8x1_MUX)
  - [Hierarchical MUX Designs](Combinational_Circuits/Multiplexers/Hierarchical_MUX_Designs)

- **Demultiplexers**
  - General Mux
    - [1x2 DEMUX](Combinational_Circuits/Demultiplexers/1x2_DEMUX)
    - [1x4 DEMUX](Combinational_Circuits/Demultiplexers/1x4_DEMUX)
    - [1x8 DEMUX](Combinational_Circuits/Demultiplexers/1x8_DEMUX)
  - [Hierarchical DEMUX Designs](Combinational_Circuits/Demultiplexers/Hierarchical_DEMUX_Designs)

- **Encoders**
  - [4-to-2 Encoder](Combinational_Circuits/Encoders/Encoder_4_to_2)
  - [Priority Encoder](Combinational_Circuits/Encoders/Priority_Encoder)

- **Decoders**
  - [Decoders](Combinational_Circuits/Decoders)
