#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Jul 21 14:18:00 2015
# Process ID: 16064
# Log file: E:/work/ise/MIPS_single/planAhead_run_5/planAhead.log
# Journal file: E:/work/ise/MIPS_single/planAhead_run_5/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/work/ise/MIPS_single/pa.fromNcd.tcl
# create_project -name MIPS_Single -dir "E:/work/ise/MIPS_single/planAhead_run_5" -part xc6slx16csg324-3
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "E:/work/ise/MIPS_single/CPU.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/work/ise/MIPS_single} }
# set_property target_constrs_file "E:/work/ise/MIPS_single/src/top.ucf" [current_fileset -constrset]
Adding file 'E:/work/ise/MIPS_single/src/top.ucf' to fileset 'constrs_1'
# add_files [list {E:/work/ise/MIPS_single/src/top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design CPU.ngc ...
WARNING:NetListWriters:298 - No output is written to CPU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus cnt_clk[10 : 0] on block CPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Instruction[31 : 0] on block CPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus data_memory1/rda[31 : 0] on block CPU is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file CPU.edif ...
