

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jun 12 06:07:59 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sec2_8
* Solution:       unroll_8
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.435 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       51| 0.430 us | 0.510 us |   43|   51|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TDL     |       18|       25|         9|          -|          -|     2|    no    |
        |- MAC     |       22|       22|         2|          -|          -|    11|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      2|       0|     320|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|      10|       2|    0|
|Multiplexer      |        -|      -|       -|     210|    -|
|Register         |        -|      -|     137|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      2|     147|     532|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |c1_U         |fir_c1         |        0|  10|   2|    0|    11|   10|     1|          110|
    |shift_reg_U  |fir_shift_reg  |        2|   0|   0|    0|    11|   32|     1|          352|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |               |        2|  10|   2|    0|    22|   42|     2|          462|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln25_fu_451_p2     |     *    |      2|  0|  20|          32|          10|
    |acc_fu_457_p2          |     +    |      0|  0|  39|          32|          32|
    |add_ln18_10_fu_351_p2  |     +    |      0|  0|  12|           4|           4|
    |add_ln18_11_fu_377_p2  |     +    |      0|  0|  12|           4|           4|
    |add_ln18_1_fu_258_p2   |     +    |      0|  0|  15|           5|           3|
    |add_ln18_2_fu_279_p2   |     +    |      0|  0|  15|           3|           5|
    |add_ln18_3_fu_310_p2   |     +    |      0|  0|  15|           5|           4|
    |add_ln18_4_fu_336_p2   |     +    |      0|  0|  15|           5|           4|
    |add_ln18_5_fu_362_p2   |     +    |      0|  0|  15|           5|           4|
    |add_ln18_6_fu_388_p2   |     +    |      0|  0|  15|           5|           4|
    |add_ln18_7_fu_408_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln18_8_fu_298_p2   |     +    |      0|  0|  12|           3|           4|
    |add_ln18_9_fu_325_p2   |     +    |      0|  0|  12|           4|           4|
    |add_ln18_fu_237_p2     |     +    |      0|  0|  15|           5|           2|
    |i_fu_441_p2            |     +    |      0|  0|  15|           5|           2|
    |icmp_ln17_1_fu_248_p2  |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln17_2_fu_273_p2  |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln17_3_fu_304_p2  |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln17_4_fu_330_p2  |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln17_5_fu_356_p2  |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln17_6_fu_382_p2  |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln17_7_fu_403_p2  |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln17_fu_231_p2    |   icmp   |      0|  0|  11|           5|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      2|  0| 320|         157|         100|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_0_reg_203       |   9|          2|   32|         64|
    |ap_NS_fsm           |  59|         14|    1|         14|
    |i_0_0_reg_191       |   9|          2|    5|         10|
    |i_1_reg_216         |   9|          2|    5|         10|
    |shift_reg_address0  |  47|         10|    4|         40|
    |shift_reg_address1  |  47|         10|    4|         40|
    |shift_reg_d0        |  15|          3|   32|         96|
    |shift_reg_d1        |  15|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 210|         46|  115|        370|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |acc_0_reg_203             |  32|   0|   32|          0|
    |add_ln18_7_reg_554        |   5|   0|    5|          0|
    |ap_CS_fsm                 |  13|   0|   13|          0|
    |i_0_0_cast_reg_468        |  32|   0|   32|          0|
    |i_0_0_reg_191             |   5|   0|    5|          0|
    |i_1_reg_216               |   5|   0|    5|          0|
    |i_reg_577                 |   5|   0|    5|          0|
    |icmp_ln17_1_reg_483       |   1|   0|    1|          0|
    |icmp_ln17_2_reg_492       |   1|   0|    1|          0|
    |icmp_ln17_3_reg_510       |   1|   0|    1|          0|
    |icmp_ln17_4_reg_520       |   1|   0|    1|          0|
    |icmp_ln17_5_reg_530       |   1|   0|    1|          0|
    |icmp_ln17_6_reg_540       |   1|   0|    1|          0|
    |icmp_ln17_7_reg_550       |   1|   0|    1|          0|
    |icmp_ln17_reg_473         |   1|   0|    1|          0|
    |shift_reg_addr_3_reg_514  |   4|   0|    4|          0|
    |shift_reg_addr_4_reg_524  |   4|   0|    4|          0|
    |shift_reg_addr_5_reg_534  |   4|   0|    4|          0|
    |shift_reg_addr_6_reg_544  |   4|   0|    4|          0|
    |shift_reg_addr_8_reg_487  |   4|   0|    4|          0|
    |shift_reg_addr_9_reg_496  |   4|   0|    4|          0|
    |shift_reg_addr_reg_477    |   4|   0|    4|          0|
    |trunc_ln18_reg_502        |   4|   0|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 137|   0|  137|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

