
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,32}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F9)
	S12= FU.OutID1=>A_EX.In                                     Premise(F10)
	S13= A_MEM.Out=>A_WB.In                                     Premise(F11)
	S14= FU.OutID2=>B_EX.In                                     Premise(F12)
	S15= B_MEM.Out=>B_WB.In                                     Premise(F13)
	S16= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F14)
	S17= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F15)
	S18= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F16)
	S19= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F17)
	S20= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F18)
	S21= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F19)
	S22= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F20)
	S23= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F21)
	S24= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F23)
	S26= FU.Bub_ID=>CU_ID.Bub                                   Premise(F24)
	S27= FU.Halt_ID=>CU_ID.Halt                                 Premise(F25)
	S28= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F26)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F27)
	S30= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F28)
	S31= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F29)
	S32= FU.Bub_IF=>CU_IF.Bub                                   Premise(F30)
	S33= FU.Halt_IF=>CU_IF.Halt                                 Premise(F31)
	S34= ICache.Hit=>CU_IF.ICacheHit                            Premise(F32)
	S35= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F33)
	S36= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F34)
	S37= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F35)
	S38= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F36)
	S39= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F37)
	S40= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F38)
	S41= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F39)
	S42= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F40)
	S43= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F41)
	S44= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F42)
	S45= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F43)
	S46= OVReg_WB.Out=>CU_WB.OV                                 Premise(F44)
	S47= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F45)
	S48= ICache.Hit=>FU.ICacheHit                               Premise(F46)
	S49= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F47)
	S50= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F48)
	S51= IR_EX.Out=>FU.IR_EX                                    Premise(F49)
	S52= IR_ID.Out=>FU.IR_ID                                    Premise(F50)
	S53= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F51)
	S54= IR_MEM.Out=>FU.IR_MEM                                  Premise(F52)
	S55= IR_WB.Out=>FU.IR_WB                                    Premise(F53)
	S56= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F54)
	S57= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F55)
	S58= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F56)
	S59= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F57)
	S60= ALU.Out=>FU.InEX                                       Premise(F58)
	S61= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F59)
	S62= GPR.Rdata1=>FU.InID1                                   Premise(F60)
	S63= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F61)
	S64= GPR.Rdata2=>FU.InID2                                   Premise(F62)
	S65= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F63)
	S66= ALUOut_MEM.Out=>FU.InMEM                               Premise(F64)
	S67= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F65)
	S68= ALUOut_WB.Out=>FU.InWB                                 Premise(F66)
	S69= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F67)
	S70= IR_ID.Out25_21=>GPR.RReg1                              Premise(F68)
	S71= IR_ID.Out20_16=>GPR.RReg2                              Premise(F69)
	S72= ALUOut_WB.Out=>GPR.WData                               Premise(F70)
	S73= IR_WB.Out15_11=>GPR.WReg                               Premise(F71)
	S74= IMMU.Addr=>IAddrReg.In                                 Premise(F72)
	S75= PC.Out=>ICache.IEA                                     Premise(F73)
	S76= ICache.IEA=addr                                        Path(S4,S75)
	S77= ICache.Hit=ICacheHit(addr)                             ICache-Search(S76)
	S78= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S77,S34)
	S79= FU.ICacheHit=ICacheHit(addr)                           Path(S77,S48)
	S80= PC.Out=>ICache.IEA                                     Premise(F74)
	S81= IMem.MEM8WordOut=>ICache.WData                         Premise(F75)
	S82= ICache.Out=>ICacheReg.In                               Premise(F76)
	S83= PC.Out=>IMMU.IEA                                       Premise(F77)
	S84= IMMU.IEA=addr                                          Path(S4,S83)
	S85= CP0.ASID=>IMMU.PID                                     Premise(F78)
	S86= IMMU.PID=pid                                           Path(S3,S85)
	S87= IMMU.Addr={pid,addr}                                   IMMU-Search(S86,S84)
	S88= IAddrReg.In={pid,addr}                                 Path(S87,S74)
	S89= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S86,S84)
	S90= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S89,S35)
	S91= IAddrReg.Out=>IMem.RAddr                               Premise(F79)
	S92= ICacheReg.Out=>IRMux.CacheData                         Premise(F80)
	S93= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F81)
	S94= IMem.Out=>IRMux.MemData                                Premise(F82)
	S95= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F83)
	S96= IR_MEM.Out=>IR_DMMU1.In                                Premise(F84)
	S97= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F85)
	S98= IR_ID.Out=>IR_EX.In                                    Premise(F86)
	S99= ICache.Out=>IR_ID.In                                   Premise(F87)
	S100= IRMux.Out=>IR_ID.In                                   Premise(F88)
	S101= ICache.Out=>IR_IMMU.In                                Premise(F89)
	S102= IR_EX.Out=>IR_MEM.In                                  Premise(F90)
	S103= IR_DMMU2.Out=>IR_WB.In                                Premise(F91)
	S104= IR_MEM.Out=>IR_WB.In                                  Premise(F92)
	S105= OVReg_MEM.Out=>OVReg_DMMU1.In                         Premise(F93)
	S106= OVReg_DMMU1.Out=>OVReg_DMMU2.In                       Premise(F94)
	S107= ALU.OV=>OVReg_MEM.In                                  Premise(F95)
	S108= OVReg_DMMU2.Out=>OVReg_WB.In                          Premise(F96)
	S109= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F97)
	S110= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F98)
	S111= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F99)
	S112= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F100)
	S113= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F101)
	S114= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F102)
	S115= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F103)
	S116= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F104)
	S117= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F105)
	S118= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F106)
	S119= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F107)
	S120= IR_EX.Out31_26=>CU_EX.Op                              Premise(F108)
	S121= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F109)
	S122= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F110)
	S123= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F111)
	S124= IR_ID.Out31_26=>CU_ID.Op                              Premise(F112)
	S125= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F113)
	S126= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F114)
	S127= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F115)
	S128= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F116)
	S129= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F117)
	S130= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F118)
	S131= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F119)
	S132= IR_WB.Out31_26=>CU_WB.Op                              Premise(F120)
	S133= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F121)
	S134= CtrlA_EX=0                                            Premise(F122)
	S135= CtrlB_EX=0                                            Premise(F123)
	S136= CtrlALUOut_MEM=0                                      Premise(F124)
	S137= CtrlALUOut_DMMU1=0                                    Premise(F125)
	S138= CtrlALUOut_DMMU2=0                                    Premise(F126)
	S139= CtrlALUOut_WB=0                                       Premise(F127)
	S140= CtrlA_MEM=0                                           Premise(F128)
	S141= CtrlA_WB=0                                            Premise(F129)
	S142= CtrlB_MEM=0                                           Premise(F130)
	S143= CtrlB_WB=0                                            Premise(F131)
	S144= CtrlICache=0                                          Premise(F132)
	S145= CtrlIMMU=0                                            Premise(F133)
	S146= CtrlOVReg_WB=0                                        Premise(F134)
	S147= CtrlIR_DMMU1=0                                        Premise(F135)
	S148= CtrlIR_DMMU2=0                                        Premise(F136)
	S149= CtrlIR_EX=0                                           Premise(F137)
	S150= CtrlIR_ID=0                                           Premise(F138)
	S151= CtrlIR_IMMU=1                                         Premise(F139)
	S152= CtrlIR_MEM=0                                          Premise(F140)
	S153= CtrlIR_WB=0                                           Premise(F141)
	S154= CtrlGPR=0                                             Premise(F142)
	S155= CtrlIAddrReg=1                                        Premise(F143)
	S156= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S88,S155)
	S157= CtrlPC=0                                              Premise(F144)
	S158= CtrlPCInc=0                                           Premise(F145)
	S159= PC[Out]=addr                                          PC-Hold(S1,S157,S158)
	S160= CtrlIMem=0                                            Premise(F146)
	S161= IMem[{pid,addr}]={0,rS,rT,rD,0,32}                    IMem-Hold(S2,S160)
	S162= CtrlICacheReg=1                                       Premise(F147)
	S163= CtrlASIDIn=0                                          Premise(F148)
	S164= CtrlCP0=0                                             Premise(F149)
	S165= CP0[ASID]=pid                                         CP0-Hold(S0,S164)
	S166= CtrlEPCIn=0                                           Premise(F150)
	S167= CtrlExCodeIn=0                                        Premise(F151)
	S168= CtrlIRMux=0                                           Premise(F152)
	S169= CtrlOVReg_MEM=0                                       Premise(F153)
	S170= CtrlOVReg_DMMU1=0                                     Premise(F154)
	S171= CtrlOVReg_DMMU2=0                                     Premise(F155)
	S172= GPR[rS]=a                                             Premise(F156)
	S173= GPR[rT]=b                                             Premise(F157)

IMMU	S174= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S156)
	S175= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S156)
	S176= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S156)
	S177= PC.Out=addr                                           PC-Out(S159)
	S178= CP0.ASID=pid                                          CP0-Read-ASID(S165)
	S179= A_EX.Out=>ALU.A                                       Premise(F158)
	S180= B_EX.Out=>ALU.B                                       Premise(F159)
	S181= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F160)
	S182= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F161)
	S183= ALU.Out=>ALUOut_MEM.In                                Premise(F162)
	S184= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F163)
	S185= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F164)
	S186= FU.OutID1=>A_EX.In                                    Premise(F165)
	S187= A_MEM.Out=>A_WB.In                                    Premise(F166)
	S188= FU.OutID2=>B_EX.In                                    Premise(F167)
	S189= B_MEM.Out=>B_WB.In                                    Premise(F168)
	S190= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F169)
	S191= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F170)
	S192= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F171)
	S193= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F172)
	S194= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F173)
	S195= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F174)
	S196= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F175)
	S197= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F176)
	S198= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F177)
	S199= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F178)
	S200= FU.Bub_ID=>CU_ID.Bub                                  Premise(F179)
	S201= FU.Halt_ID=>CU_ID.Halt                                Premise(F180)
	S202= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F181)
	S203= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F182)
	S204= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F183)
	S205= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F184)
	S206= FU.Bub_IF=>CU_IF.Bub                                  Premise(F185)
	S207= FU.Halt_IF=>CU_IF.Halt                                Premise(F186)
	S208= ICache.Hit=>CU_IF.ICacheHit                           Premise(F187)
	S209= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F188)
	S210= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F189)
	S211= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F190)
	S212= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F191)
	S213= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F192)
	S214= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F193)
	S215= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F194)
	S216= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F195)
	S217= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F196)
	S218= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F197)
	S219= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F198)
	S220= OVReg_WB.Out=>CU_WB.OV                                Premise(F199)
	S221= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F200)
	S222= ICache.Hit=>FU.ICacheHit                              Premise(F201)
	S223= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F202)
	S224= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F203)
	S225= IR_EX.Out=>FU.IR_EX                                   Premise(F204)
	S226= IR_ID.Out=>FU.IR_ID                                   Premise(F205)
	S227= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F206)
	S228= IR_MEM.Out=>FU.IR_MEM                                 Premise(F207)
	S229= IR_WB.Out=>FU.IR_WB                                   Premise(F208)
	S230= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F209)
	S231= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F210)
	S232= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F211)
	S233= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F212)
	S234= ALU.Out=>FU.InEX                                      Premise(F213)
	S235= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F214)
	S236= GPR.Rdata1=>FU.InID1                                  Premise(F215)
	S237= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F216)
	S238= GPR.Rdata2=>FU.InID2                                  Premise(F217)
	S239= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F218)
	S240= ALUOut_MEM.Out=>FU.InMEM                              Premise(F219)
	S241= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F220)
	S242= ALUOut_WB.Out=>FU.InWB                                Premise(F221)
	S243= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F222)
	S244= IR_ID.Out25_21=>GPR.RReg1                             Premise(F223)
	S245= IR_ID.Out20_16=>GPR.RReg2                             Premise(F224)
	S246= ALUOut_WB.Out=>GPR.WData                              Premise(F225)
	S247= IR_WB.Out15_11=>GPR.WReg                              Premise(F226)
	S248= IMMU.Addr=>IAddrReg.In                                Premise(F227)
	S249= PC.Out=>ICache.IEA                                    Premise(F228)
	S250= ICache.IEA=addr                                       Path(S177,S249)
	S251= ICache.Hit=ICacheHit(addr)                            ICache-Search(S250)
	S252= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S251,S208)
	S253= FU.ICacheHit=ICacheHit(addr)                          Path(S251,S222)
	S254= PC.Out=>ICache.IEA                                    Premise(F229)
	S255= IMem.MEM8WordOut=>ICache.WData                        Premise(F230)
	S256= ICache.Out=>ICacheReg.In                              Premise(F231)
	S257= PC.Out=>IMMU.IEA                                      Premise(F232)
	S258= IMMU.IEA=addr                                         Path(S177,S257)
	S259= CP0.ASID=>IMMU.PID                                    Premise(F233)
	S260= IMMU.PID=pid                                          Path(S178,S259)
	S261= IMMU.Addr={pid,addr}                                  IMMU-Search(S260,S258)
	S262= IAddrReg.In={pid,addr}                                Path(S261,S248)
	S263= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S260,S258)
	S264= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S263,S209)
	S265= IAddrReg.Out=>IMem.RAddr                              Premise(F234)
	S266= IMem.RAddr={pid,addr}                                 Path(S174,S265)
	S267= IMem.Out={0,rS,rT,rD,0,32}                            IMem-Read(S266,S161)
	S268= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S266,S161)
	S269= ICache.WData=IMemGet8Word({pid,addr})                 Path(S268,S255)
	S270= ICacheReg.Out=>IRMux.CacheData                        Premise(F235)
	S271= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F236)
	S272= IMem.Out=>IRMux.MemData                               Premise(F237)
	S273= IRMux.MemData={0,rS,rT,rD,0,32}                       Path(S267,S272)
	S274= IRMux.Out={0,rS,rT,rD,0,32}                           IRMux-Select2(S273)
	S275= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F238)
	S276= IR_MEM.Out=>IR_DMMU1.In                               Premise(F239)
	S277= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F240)
	S278= IR_ID.Out=>IR_EX.In                                   Premise(F241)
	S279= ICache.Out=>IR_ID.In                                  Premise(F242)
	S280= IRMux.Out=>IR_ID.In                                   Premise(F243)
	S281= IR_ID.In={0,rS,rT,rD,0,32}                            Path(S274,S280)
	S282= ICache.Out=>IR_IMMU.In                                Premise(F244)
	S283= IR_EX.Out=>IR_MEM.In                                  Premise(F245)
	S284= IR_DMMU2.Out=>IR_WB.In                                Premise(F246)
	S285= IR_MEM.Out=>IR_WB.In                                  Premise(F247)
	S286= OVReg_MEM.Out=>OVReg_DMMU1.In                         Premise(F248)
	S287= OVReg_DMMU1.Out=>OVReg_DMMU2.In                       Premise(F249)
	S288= ALU.OV=>OVReg_MEM.In                                  Premise(F250)
	S289= OVReg_DMMU2.Out=>OVReg_WB.In                          Premise(F251)
	S290= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F252)
	S291= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F253)
	S292= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F254)
	S293= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F255)
	S294= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F256)
	S295= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F257)
	S296= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F258)
	S297= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F259)
	S298= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F260)
	S299= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F261)
	S300= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F262)
	S301= IR_EX.Out31_26=>CU_EX.Op                              Premise(F263)
	S302= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F264)
	S303= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F265)
	S304= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F266)
	S305= IR_ID.Out31_26=>CU_ID.Op                              Premise(F267)
	S306= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F268)
	S307= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F269)
	S308= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F270)
	S309= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F271)
	S310= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F272)
	S311= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F273)
	S312= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F274)
	S313= IR_WB.Out31_26=>CU_WB.Op                              Premise(F275)
	S314= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F276)
	S315= CtrlA_EX=0                                            Premise(F277)
	S316= CtrlB_EX=0                                            Premise(F278)
	S317= CtrlALUOut_MEM=0                                      Premise(F279)
	S318= CtrlALUOut_DMMU1=0                                    Premise(F280)
	S319= CtrlALUOut_DMMU2=0                                    Premise(F281)
	S320= CtrlALUOut_WB=0                                       Premise(F282)
	S321= CtrlA_MEM=0                                           Premise(F283)
	S322= CtrlA_WB=0                                            Premise(F284)
	S323= CtrlB_MEM=0                                           Premise(F285)
	S324= CtrlB_WB=0                                            Premise(F286)
	S325= CtrlICache=1                                          Premise(F287)
	S326= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S250,S269,S325)
	S327= CtrlIMMU=0                                            Premise(F288)
	S328= CtrlOVReg_WB=0                                        Premise(F289)
	S329= CtrlIR_DMMU1=0                                        Premise(F290)
	S330= CtrlIR_DMMU2=0                                        Premise(F291)
	S331= CtrlIR_EX=0                                           Premise(F292)
	S332= CtrlIR_ID=1                                           Premise(F293)
	S333= [IR_ID]={0,rS,rT,rD,0,32}                             IR_ID-Write(S281,S332)
	S334= CtrlIR_IMMU=0                                         Premise(F294)
	S335= CtrlIR_MEM=0                                          Premise(F295)
	S336= CtrlIR_WB=0                                           Premise(F296)
	S337= CtrlGPR=0                                             Premise(F297)
	S338= GPR[rS]=a                                             GPR-Hold(S172,S337)
	S339= GPR[rT]=b                                             GPR-Hold(S173,S337)
	S340= CtrlIAddrReg=0                                        Premise(F298)
	S341= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S156,S340)
	S342= CtrlPC=0                                              Premise(F299)
	S343= CtrlPCInc=1                                           Premise(F300)
	S344= PC[Out]=addr+4                                        PC-Inc(S159,S342,S343)
	S345= PC[CIA]=addr                                          PC-Inc(S159,S342,S343)
	S346= CtrlIMem=0                                            Premise(F301)
	S347= IMem[{pid,addr}]={0,rS,rT,rD,0,32}                    IMem-Hold(S161,S346)
	S348= CtrlICacheReg=0                                       Premise(F302)
	S349= CtrlASIDIn=0                                          Premise(F303)
	S350= CtrlCP0=0                                             Premise(F304)
	S351= CP0[ASID]=pid                                         CP0-Hold(S165,S350)
	S352= CtrlEPCIn=0                                           Premise(F305)
	S353= CtrlExCodeIn=0                                        Premise(F306)
	S354= CtrlIRMux=0                                           Premise(F307)
	S355= CtrlOVReg_MEM=0                                       Premise(F308)
	S356= CtrlOVReg_DMMU1=0                                     Premise(F309)
	S357= CtrlOVReg_DMMU2=0                                     Premise(F310)

ID	S358= IR_ID.Out={0,rS,rT,rD,0,32}                           IR-Out(S333)
	S359= IR_ID.Out31_26=0                                      IR-Out(S333)
	S360= IR_ID.Out25_21=rS                                     IR-Out(S333)
	S361= IR_ID.Out20_16=rT                                     IR-Out(S333)
	S362= IR_ID.Out15_11=rD                                     IR-Out(S333)
	S363= IR_ID.Out10_6=0                                       IR-Out(S333)
	S364= IR_ID.Out5_0=32                                       IR-Out(S333)
	S365= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S341)
	S366= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S341)
	S367= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S341)
	S368= PC.Out=addr+4                                         PC-Out(S344)
	S369= PC.CIA=addr                                           PC-Out(S345)
	S370= PC.CIA31_28=addr[31:28]                               PC-Out(S345)
	S371= CP0.ASID=pid                                          CP0-Read-ASID(S351)
	S372= A_EX.Out=>ALU.A                                       Premise(F311)
	S373= B_EX.Out=>ALU.B                                       Premise(F312)
	S374= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F313)
	S375= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F314)
	S376= ALU.Out=>ALUOut_MEM.In                                Premise(F315)
	S377= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F316)
	S378= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F317)
	S379= FU.OutID1=>A_EX.In                                    Premise(F318)
	S380= A_MEM.Out=>A_WB.In                                    Premise(F319)
	S381= FU.OutID2=>B_EX.In                                    Premise(F320)
	S382= B_MEM.Out=>B_WB.In                                    Premise(F321)
	S383= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F322)
	S384= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F323)
	S385= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F324)
	S386= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F325)
	S387= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F326)
	S388= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F327)
	S389= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F328)
	S390= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F329)
	S391= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F330)
	S392= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F331)
	S393= FU.Bub_ID=>CU_ID.Bub                                  Premise(F332)
	S394= FU.Halt_ID=>CU_ID.Halt                                Premise(F333)
	S395= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F334)
	S396= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F335)
	S397= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F336)
	S398= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F337)
	S399= FU.Bub_IF=>CU_IF.Bub                                  Premise(F338)
	S400= FU.Halt_IF=>CU_IF.Halt                                Premise(F339)
	S401= ICache.Hit=>CU_IF.ICacheHit                           Premise(F340)
	S402= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F341)
	S403= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F342)
	S404= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F343)
	S405= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F344)
	S406= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F345)
	S407= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F346)
	S408= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F347)
	S409= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F348)
	S410= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F349)
	S411= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F350)
	S412= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F351)
	S413= OVReg_WB.Out=>CU_WB.OV                                Premise(F352)
	S414= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F353)
	S415= ICache.Hit=>FU.ICacheHit                              Premise(F354)
	S416= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F355)
	S417= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F356)
	S418= IR_EX.Out=>FU.IR_EX                                   Premise(F357)
	S419= IR_ID.Out=>FU.IR_ID                                   Premise(F358)
	S420= FU.IR_ID={0,rS,rT,rD,0,32}                            Path(S358,S419)
	S421= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F359)
	S422= IR_MEM.Out=>FU.IR_MEM                                 Premise(F360)
	S423= IR_WB.Out=>FU.IR_WB                                   Premise(F361)
	S424= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F362)
	S425= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F363)
	S426= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F364)
	S427= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F365)
	S428= ALU.Out=>FU.InEX                                      Premise(F366)
	S429= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F367)
	S430= GPR.Rdata1=>FU.InID1                                  Premise(F368)
	S431= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F369)
	S432= FU.InID1_RReg=rS                                      Path(S360,S431)
	S433= GPR.Rdata2=>FU.InID2                                  Premise(F370)
	S434= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F371)
	S435= FU.InID2_RReg=rT                                      Path(S361,S434)
	S436= ALUOut_MEM.Out=>FU.InMEM                              Premise(F372)
	S437= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F373)
	S438= ALUOut_WB.Out=>FU.InWB                                Premise(F374)
	S439= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F375)
	S440= IR_ID.Out25_21=>GPR.RReg1                             Premise(F376)
	S441= GPR.RReg1=rS                                          Path(S360,S440)
	S442= GPR.Rdata1=a                                          GPR-Read(S441,S338)
	S443= FU.InID1=a                                            Path(S442,S430)
	S444= FU.OutID1=FU(a)                                       FU-Forward(S443)
	S445= A_EX.In=FU(a)                                         Path(S444,S379)
	S446= IR_ID.Out20_16=>GPR.RReg2                             Premise(F377)
	S447= GPR.RReg2=rT                                          Path(S361,S446)
	S448= GPR.Rdata2=b                                          GPR-Read(S447,S339)
	S449= FU.InID2=b                                            Path(S448,S433)
	S450= FU.OutID2=FU(b)                                       FU-Forward(S449)
	S451= B_EX.In=FU(b)                                         Path(S450,S381)
	S452= ALUOut_WB.Out=>GPR.WData                              Premise(F378)
	S453= IR_WB.Out15_11=>GPR.WReg                              Premise(F379)
	S454= IMMU.Addr=>IAddrReg.In                                Premise(F380)
	S455= PC.Out=>ICache.IEA                                    Premise(F381)
	S456= ICache.IEA=addr+4                                     Path(S368,S455)
	S457= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S456)
	S458= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S457,S401)
	S459= FU.ICacheHit=ICacheHit(addr+4)                        Path(S457,S415)
	S460= PC.Out=>ICache.IEA                                    Premise(F382)
	S461= IMem.MEM8WordOut=>ICache.WData                        Premise(F383)
	S462= ICache.Out=>ICacheReg.In                              Premise(F384)
	S463= PC.Out=>IMMU.IEA                                      Premise(F385)
	S464= IMMU.IEA=addr+4                                       Path(S368,S463)
	S465= CP0.ASID=>IMMU.PID                                    Premise(F386)
	S466= IMMU.PID=pid                                          Path(S371,S465)
	S467= IMMU.Addr={pid,addr+4}                                IMMU-Search(S466,S464)
	S468= IAddrReg.In={pid,addr+4}                              Path(S467,S454)
	S469= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S466,S464)
	S470= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S469,S402)
	S471= IAddrReg.Out=>IMem.RAddr                              Premise(F387)
	S472= IMem.RAddr={pid,addr}                                 Path(S365,S471)
	S473= IMem.Out={0,rS,rT,rD,0,32}                            IMem-Read(S472,S347)
	S474= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S472,S347)
	S475= ICache.WData=IMemGet8Word({pid,addr})                 Path(S474,S461)
	S476= ICacheReg.Out=>IRMux.CacheData                        Premise(F388)
	S477= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F389)
	S478= IMem.Out=>IRMux.MemData                               Premise(F390)
	S479= IRMux.MemData={0,rS,rT,rD,0,32}                       Path(S473,S478)
	S480= IRMux.Out={0,rS,rT,rD,0,32}                           IRMux-Select2(S479)
	S481= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F391)
	S482= IR_MEM.Out=>IR_DMMU1.In                               Premise(F392)
	S483= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F393)
	S484= IR_ID.Out=>IR_EX.In                                   Premise(F394)
	S485= IR_EX.In={0,rS,rT,rD,0,32}                            Path(S358,S484)
	S486= ICache.Out=>IR_ID.In                                  Premise(F395)
	S487= IRMux.Out=>IR_ID.In                                   Premise(F396)
	S488= IR_ID.In={0,rS,rT,rD,0,32}                            Path(S480,S487)
	S489= ICache.Out=>IR_IMMU.In                                Premise(F397)
	S490= IR_EX.Out=>IR_MEM.In                                  Premise(F398)
	S491= IR_DMMU2.Out=>IR_WB.In                                Premise(F399)
	S492= IR_MEM.Out=>IR_WB.In                                  Premise(F400)
	S493= OVReg_MEM.Out=>OVReg_DMMU1.In                         Premise(F401)
	S494= OVReg_DMMU1.Out=>OVReg_DMMU2.In                       Premise(F402)
	S495= ALU.OV=>OVReg_MEM.In                                  Premise(F403)
	S496= OVReg_DMMU2.Out=>OVReg_WB.In                          Premise(F404)
	S497= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F405)
	S498= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F406)
	S499= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F407)
	S500= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F408)
	S501= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F409)
	S502= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F410)
	S503= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F411)
	S504= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F412)
	S505= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F413)
	S506= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F414)
	S507= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F415)
	S508= IR_EX.Out31_26=>CU_EX.Op                              Premise(F416)
	S509= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F417)
	S510= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F418)
	S511= CU_ID.IRFunc1=rT                                      Path(S361,S510)
	S512= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F419)
	S513= CU_ID.IRFunc2=rS                                      Path(S360,S512)
	S514= IR_ID.Out31_26=>CU_ID.Op                              Premise(F420)
	S515= CU_ID.Op=0                                            Path(S359,S514)
	S516= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F421)
	S517= CU_ID.IRFunc=32                                       Path(S364,S516)
	S518= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F422)
	S519= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F423)
	S520= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F424)
	S521= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F425)
	S522= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F426)
	S523= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F427)
	S524= IR_WB.Out31_26=>CU_WB.Op                              Premise(F428)
	S525= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F429)
	S526= CtrlA_EX=1                                            Premise(F430)
	S527= [A_EX]=FU(a)                                          A_EX-Write(S445,S526)
	S528= CtrlB_EX=1                                            Premise(F431)
	S529= [B_EX]=FU(b)                                          B_EX-Write(S451,S528)
	S530= CtrlALUOut_MEM=0                                      Premise(F432)
	S531= CtrlALUOut_DMMU1=0                                    Premise(F433)
	S532= CtrlALUOut_DMMU2=0                                    Premise(F434)
	S533= CtrlALUOut_WB=0                                       Premise(F435)
	S534= CtrlA_MEM=0                                           Premise(F436)
	S535= CtrlA_WB=0                                            Premise(F437)
	S536= CtrlB_MEM=0                                           Premise(F438)
	S537= CtrlB_WB=0                                            Premise(F439)
	S538= CtrlICache=0                                          Premise(F440)
	S539= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S326,S538)
	S540= CtrlIMMU=0                                            Premise(F441)
	S541= CtrlOVReg_WB=0                                        Premise(F442)
	S542= CtrlIR_DMMU1=0                                        Premise(F443)
	S543= CtrlIR_DMMU2=0                                        Premise(F444)
	S544= CtrlIR_EX=1                                           Premise(F445)
	S545= [IR_EX]={0,rS,rT,rD,0,32}                             IR_EX-Write(S485,S544)
	S546= CtrlIR_ID=0                                           Premise(F446)
	S547= [IR_ID]={0,rS,rT,rD,0,32}                             IR_ID-Hold(S333,S546)
	S548= CtrlIR_IMMU=0                                         Premise(F447)
	S549= CtrlIR_MEM=0                                          Premise(F448)
	S550= CtrlIR_WB=0                                           Premise(F449)
	S551= CtrlGPR=0                                             Premise(F450)
	S552= GPR[rS]=a                                             GPR-Hold(S338,S551)
	S553= GPR[rT]=b                                             GPR-Hold(S339,S551)
	S554= CtrlIAddrReg=0                                        Premise(F451)
	S555= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S341,S554)
	S556= CtrlPC=0                                              Premise(F452)
	S557= CtrlPCInc=0                                           Premise(F453)
	S558= PC[CIA]=addr                                          PC-Hold(S345,S557)
	S559= PC[Out]=addr+4                                        PC-Hold(S344,S556,S557)
	S560= CtrlIMem=0                                            Premise(F454)
	S561= IMem[{pid,addr}]={0,rS,rT,rD,0,32}                    IMem-Hold(S347,S560)
	S562= CtrlICacheReg=0                                       Premise(F455)
	S563= CtrlASIDIn=0                                          Premise(F456)
	S564= CtrlCP0=0                                             Premise(F457)
	S565= CP0[ASID]=pid                                         CP0-Hold(S351,S564)
	S566= CtrlEPCIn=0                                           Premise(F458)
	S567= CtrlExCodeIn=0                                        Premise(F459)
	S568= CtrlIRMux=0                                           Premise(F460)
	S569= CtrlOVReg_MEM=0                                       Premise(F461)
	S570= CtrlOVReg_DMMU1=0                                     Premise(F462)
	S571= CtrlOVReg_DMMU2=0                                     Premise(F463)

EX	S572= A_EX.Out=FU(a)                                        A_EX-Out(S527)
	S573= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S527)
	S574= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S527)
	S575= B_EX.Out=FU(b)                                        B_EX-Out(S529)
	S576= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S529)
	S577= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S529)
	S578= IR_EX.Out={0,rS,rT,rD,0,32}                           IR_EX-Out(S545)
	S579= IR_EX.Out31_26=0                                      IR_EX-Out(S545)
	S580= IR_EX.Out25_21=rS                                     IR_EX-Out(S545)
	S581= IR_EX.Out20_16=rT                                     IR_EX-Out(S545)
	S582= IR_EX.Out15_11=rD                                     IR_EX-Out(S545)
	S583= IR_EX.Out10_6=0                                       IR_EX-Out(S545)
	S584= IR_EX.Out5_0=32                                       IR_EX-Out(S545)
	S585= IR_ID.Out={0,rS,rT,rD,0,32}                           IR-Out(S547)
	S586= IR_ID.Out31_26=0                                      IR-Out(S547)
	S587= IR_ID.Out25_21=rS                                     IR-Out(S547)
	S588= IR_ID.Out20_16=rT                                     IR-Out(S547)
	S589= IR_ID.Out15_11=rD                                     IR-Out(S547)
	S590= IR_ID.Out10_6=0                                       IR-Out(S547)
	S591= IR_ID.Out5_0=32                                       IR-Out(S547)
	S592= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S555)
	S593= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S555)
	S594= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S555)
	S595= PC.CIA=addr                                           PC-Out(S558)
	S596= PC.CIA31_28=addr[31:28]                               PC-Out(S558)
	S597= PC.Out=addr+4                                         PC-Out(S559)
	S598= CP0.ASID=pid                                          CP0-Read-ASID(S565)
	S599= A_EX.Out=>ALU.A                                       Premise(F464)
	S600= ALU.A=FU(a)                                           Path(S572,S599)
	S601= B_EX.Out=>ALU.B                                       Premise(F465)
	S602= ALU.B=FU(b)                                           Path(S575,S601)
	S603= ALU.Func=6'b000010                                    Premise(F466)
	S604= ALU.Out=FU(a)+FU(b)                                   ALU(S600,S602)
	S605= ALU.Out1_0={FU(a)+FU(b)}[1:0]                         ALU(S600,S602)
	S606= ALU.CMP=Compare0(FU(a)+FU(b))                         ALU(S600,S602)
	S607= ALU.OV=OverFlow(FU(a)+FU(b))                          ALU(S600,S602)
	S608= ALU.CA=Carry(FU(a)+FU(b))                             ALU(S600,S602)
	S609= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F467)
	S610= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F468)
	S611= ALU.Out=>ALUOut_MEM.In                                Premise(F469)
	S612= ALUOut_MEM.In=FU(a)+FU(b)                             Path(S604,S611)
	S613= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F470)
	S614= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F471)
	S615= FU.OutID1=>A_EX.In                                    Premise(F472)
	S616= A_MEM.Out=>A_WB.In                                    Premise(F473)
	S617= FU.OutID2=>B_EX.In                                    Premise(F474)
	S618= B_MEM.Out=>B_WB.In                                    Premise(F475)
	S619= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F476)
	S620= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F477)
	S621= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F478)
	S622= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F479)
	S623= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F480)
	S624= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F481)
	S625= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F482)
	S626= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F483)
	S627= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F484)
	S628= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F485)
	S629= FU.Bub_ID=>CU_ID.Bub                                  Premise(F486)
	S630= FU.Halt_ID=>CU_ID.Halt                                Premise(F487)
	S631= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F488)
	S632= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F489)
	S633= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F490)
	S634= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F491)
	S635= FU.Bub_IF=>CU_IF.Bub                                  Premise(F492)
	S636= FU.Halt_IF=>CU_IF.Halt                                Premise(F493)
	S637= ICache.Hit=>CU_IF.ICacheHit                           Premise(F494)
	S638= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F495)
	S639= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F496)
	S640= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F497)
	S641= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F498)
	S642= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F499)
	S643= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F500)
	S644= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F501)
	S645= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F502)
	S646= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F503)
	S647= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F504)
	S648= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F505)
	S649= OVReg_WB.Out=>CU_WB.OV                                Premise(F506)
	S650= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F507)
	S651= ICache.Hit=>FU.ICacheHit                              Premise(F508)
	S652= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F509)
	S653= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F510)
	S654= IR_EX.Out=>FU.IR_EX                                   Premise(F511)
	S655= FU.IR_EX={0,rS,rT,rD,0,32}                            Path(S578,S654)
	S656= IR_ID.Out=>FU.IR_ID                                   Premise(F512)
	S657= FU.IR_ID={0,rS,rT,rD,0,32}                            Path(S585,S656)
	S658= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F513)
	S659= IR_MEM.Out=>FU.IR_MEM                                 Premise(F514)
	S660= IR_WB.Out=>FU.IR_WB                                   Premise(F515)
	S661= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F516)
	S662= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F517)
	S663= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F518)
	S664= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F519)
	S665= ALU.Out=>FU.InEX                                      Premise(F520)
	S666= FU.InEX=FU(a)+FU(b)                                   Path(S604,S665)
	S667= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F521)
	S668= FU.InEX_WReg=rD                                       Path(S582,S667)
	S669= GPR.Rdata1=>FU.InID1                                  Premise(F522)
	S670= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F523)
	S671= FU.InID1_RReg=rS                                      Path(S587,S670)
	S672= GPR.Rdata2=>FU.InID2                                  Premise(F524)
	S673= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F525)
	S674= FU.InID2_RReg=rT                                      Path(S588,S673)
	S675= ALUOut_MEM.Out=>FU.InMEM                              Premise(F526)
	S676= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F527)
	S677= ALUOut_WB.Out=>FU.InWB                                Premise(F528)
	S678= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F529)
	S679= IR_ID.Out25_21=>GPR.RReg1                             Premise(F530)
	S680= GPR.RReg1=rS                                          Path(S587,S679)
	S681= GPR.Rdata1=a                                          GPR-Read(S680,S552)
	S682= FU.InID1=a                                            Path(S681,S669)
	S683= FU.OutID1=FU(a)                                       FU-Forward(S682)
	S684= A_EX.In=FU(a)                                         Path(S683,S615)
	S685= IR_ID.Out20_16=>GPR.RReg2                             Premise(F531)
	S686= GPR.RReg2=rT                                          Path(S588,S685)
	S687= GPR.Rdata2=b                                          GPR-Read(S686,S553)
	S688= FU.InID2=b                                            Path(S687,S672)
	S689= FU.OutID2=FU(b)                                       FU-Forward(S688)
	S690= B_EX.In=FU(b)                                         Path(S689,S617)
	S691= ALUOut_WB.Out=>GPR.WData                              Premise(F532)
	S692= IR_WB.Out15_11=>GPR.WReg                              Premise(F533)
	S693= IMMU.Addr=>IAddrReg.In                                Premise(F534)
	S694= PC.Out=>ICache.IEA                                    Premise(F535)
	S695= ICache.IEA=addr+4                                     Path(S597,S694)
	S696= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S695)
	S697= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S696,S637)
	S698= FU.ICacheHit=ICacheHit(addr+4)                        Path(S696,S651)
	S699= PC.Out=>ICache.IEA                                    Premise(F536)
	S700= IMem.MEM8WordOut=>ICache.WData                        Premise(F537)
	S701= ICache.Out=>ICacheReg.In                              Premise(F538)
	S702= PC.Out=>IMMU.IEA                                      Premise(F539)
	S703= IMMU.IEA=addr+4                                       Path(S597,S702)
	S704= CP0.ASID=>IMMU.PID                                    Premise(F540)
	S705= IMMU.PID=pid                                          Path(S598,S704)
	S706= IMMU.Addr={pid,addr+4}                                IMMU-Search(S705,S703)
	S707= IAddrReg.In={pid,addr+4}                              Path(S706,S693)
	S708= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S705,S703)
	S709= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S708,S638)
	S710= IAddrReg.Out=>IMem.RAddr                              Premise(F541)
	S711= IMem.RAddr={pid,addr}                                 Path(S592,S710)
	S712= IMem.Out={0,rS,rT,rD,0,32}                            IMem-Read(S711,S561)
	S713= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S711,S561)
	S714= ICache.WData=IMemGet8Word({pid,addr})                 Path(S713,S700)
	S715= ICacheReg.Out=>IRMux.CacheData                        Premise(F542)
	S716= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F543)
	S717= IMem.Out=>IRMux.MemData                               Premise(F544)
	S718= IRMux.MemData={0,rS,rT,rD,0,32}                       Path(S712,S717)
	S719= IRMux.Out={0,rS,rT,rD,0,32}                           IRMux-Select2(S718)
	S720= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F545)
	S721= IR_MEM.Out=>IR_DMMU1.In                               Premise(F546)
	S722= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F547)
	S723= IR_ID.Out=>IR_EX.In                                   Premise(F548)
	S724= IR_EX.In={0,rS,rT,rD,0,32}                            Path(S585,S723)
	S725= ICache.Out=>IR_ID.In                                  Premise(F549)
	S726= IRMux.Out=>IR_ID.In                                   Premise(F550)
	S727= IR_ID.In={0,rS,rT,rD,0,32}                            Path(S719,S726)
	S728= ICache.Out=>IR_IMMU.In                                Premise(F551)
	S729= IR_EX.Out=>IR_MEM.In                                  Premise(F552)
	S730= IR_MEM.In={0,rS,rT,rD,0,32}                           Path(S578,S729)
	S731= IR_DMMU2.Out=>IR_WB.In                                Premise(F553)
	S732= IR_MEM.Out=>IR_WB.In                                  Premise(F554)
	S733= OVReg_MEM.Out=>OVReg_DMMU1.In                         Premise(F555)
	S734= OVReg_DMMU1.Out=>OVReg_DMMU2.In                       Premise(F556)
	S735= ALU.OV=>OVReg_MEM.In                                  Premise(F557)
	S736= OVReg_MEM.In=OverFlow(FU(a)+FU(b))                    Path(S607,S735)
	S737= OVReg_DMMU2.Out=>OVReg_WB.In                          Premise(F558)
	S738= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F559)
	S739= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F560)
	S740= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F561)
	S741= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F562)
	S742= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F563)
	S743= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F564)
	S744= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F565)
	S745= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F566)
	S746= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F567)
	S747= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F568)
	S748= CU_EX.IRFunc1=rT                                      Path(S581,S747)
	S749= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F569)
	S750= CU_EX.IRFunc2=rS                                      Path(S580,S749)
	S751= IR_EX.Out31_26=>CU_EX.Op                              Premise(F570)
	S752= CU_EX.Op=0                                            Path(S579,S751)
	S753= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F571)
	S754= CU_EX.IRFunc=32                                       Path(S584,S753)
	S755= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F572)
	S756= CU_ID.IRFunc1=rT                                      Path(S588,S755)
	S757= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F573)
	S758= CU_ID.IRFunc2=rS                                      Path(S587,S757)
	S759= IR_ID.Out31_26=>CU_ID.Op                              Premise(F574)
	S760= CU_ID.Op=0                                            Path(S586,S759)
	S761= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F575)
	S762= CU_ID.IRFunc=32                                       Path(S591,S761)
	S763= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F576)
	S764= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F577)
	S765= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F578)
	S766= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F579)
	S767= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F580)
	S768= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F581)
	S769= IR_WB.Out31_26=>CU_WB.Op                              Premise(F582)
	S770= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F583)
	S771= CtrlA_EX=0                                            Premise(F584)
	S772= [A_EX]=FU(a)                                          A_EX-Hold(S527,S771)
	S773= CtrlB_EX=0                                            Premise(F585)
	S774= [B_EX]=FU(b)                                          B_EX-Hold(S529,S773)
	S775= CtrlALUOut_MEM=1                                      Premise(F586)
	S776= [ALUOut_MEM]=FU(a)+FU(b)                              ALUOut_MEM-Write(S612,S775)
	S777= CtrlALUOut_DMMU1=0                                    Premise(F587)
	S778= CtrlALUOut_DMMU2=0                                    Premise(F588)
	S779= CtrlALUOut_WB=0                                       Premise(F589)
	S780= CtrlA_MEM=0                                           Premise(F590)
	S781= CtrlA_WB=0                                            Premise(F591)
	S782= CtrlB_MEM=0                                           Premise(F592)
	S783= CtrlB_WB=0                                            Premise(F593)
	S784= CtrlICache=0                                          Premise(F594)
	S785= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S539,S784)
	S786= CtrlIMMU=0                                            Premise(F595)
	S787= CtrlOVReg_WB=0                                        Premise(F596)
	S788= CtrlIR_DMMU1=0                                        Premise(F597)
	S789= CtrlIR_DMMU2=0                                        Premise(F598)
	S790= CtrlIR_EX=0                                           Premise(F599)
	S791= [IR_EX]={0,rS,rT,rD,0,32}                             IR_EX-Hold(S545,S790)
	S792= CtrlIR_ID=0                                           Premise(F600)
	S793= [IR_ID]={0,rS,rT,rD,0,32}                             IR_ID-Hold(S547,S792)
	S794= CtrlIR_IMMU=0                                         Premise(F601)
	S795= CtrlIR_MEM=1                                          Premise(F602)
	S796= [IR_MEM]={0,rS,rT,rD,0,32}                            IR_MEM-Write(S730,S795)
	S797= CtrlIR_WB=0                                           Premise(F603)
	S798= CtrlGPR=0                                             Premise(F604)
	S799= GPR[rS]=a                                             GPR-Hold(S552,S798)
	S800= GPR[rT]=b                                             GPR-Hold(S553,S798)
	S801= CtrlIAddrReg=0                                        Premise(F605)
	S802= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S555,S801)
	S803= CtrlPC=0                                              Premise(F606)
	S804= CtrlPCInc=0                                           Premise(F607)
	S805= PC[CIA]=addr                                          PC-Hold(S558,S804)
	S806= PC[Out]=addr+4                                        PC-Hold(S559,S803,S804)
	S807= CtrlIMem=0                                            Premise(F608)
	S808= IMem[{pid,addr}]={0,rS,rT,rD,0,32}                    IMem-Hold(S561,S807)
	S809= CtrlICacheReg=0                                       Premise(F609)
	S810= CtrlASIDIn=0                                          Premise(F610)
	S811= CtrlCP0=0                                             Premise(F611)
	S812= CP0[ASID]=pid                                         CP0-Hold(S565,S811)
	S813= CtrlEPCIn=0                                           Premise(F612)
	S814= CtrlExCodeIn=0                                        Premise(F613)
	S815= CtrlIRMux=0                                           Premise(F614)
	S816= CtrlOVReg_MEM=1                                       Premise(F615)
	S817= [OVReg_MEM]=OverFlow(FU(a)+FU(b))                     OVReg_MEM-Write(S736,S816)
	S818= CtrlOVReg_DMMU1=0                                     Premise(F616)
	S819= CtrlOVReg_DMMU2=0                                     Premise(F617)

MEM	S820= A_EX.Out=FU(a)                                        A_EX-Out(S772)
	S821= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S772)
	S822= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S772)
	S823= B_EX.Out=FU(b)                                        B_EX-Out(S774)
	S824= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S774)
	S825= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S774)
	S826= ALUOut_MEM.Out=FU(a)+FU(b)                            ALUOut_MEM-Out(S776)
	S827= ALUOut_MEM.Out1_0={FU(a)+FU(b)}[1:0]                  ALUOut_MEM-Out(S776)
	S828= ALUOut_MEM.Out4_0={FU(a)+FU(b)}[4:0]                  ALUOut_MEM-Out(S776)
	S829= IR_EX.Out={0,rS,rT,rD,0,32}                           IR_EX-Out(S791)
	S830= IR_EX.Out31_26=0                                      IR_EX-Out(S791)
	S831= IR_EX.Out25_21=rS                                     IR_EX-Out(S791)
	S832= IR_EX.Out20_16=rT                                     IR_EX-Out(S791)
	S833= IR_EX.Out15_11=rD                                     IR_EX-Out(S791)
	S834= IR_EX.Out10_6=0                                       IR_EX-Out(S791)
	S835= IR_EX.Out5_0=32                                       IR_EX-Out(S791)
	S836= IR_ID.Out={0,rS,rT,rD,0,32}                           IR-Out(S793)
	S837= IR_ID.Out31_26=0                                      IR-Out(S793)
	S838= IR_ID.Out25_21=rS                                     IR-Out(S793)
	S839= IR_ID.Out20_16=rT                                     IR-Out(S793)
	S840= IR_ID.Out15_11=rD                                     IR-Out(S793)
	S841= IR_ID.Out10_6=0                                       IR-Out(S793)
	S842= IR_ID.Out5_0=32                                       IR-Out(S793)
	S843= IR_MEM.Out={0,rS,rT,rD,0,32}                          IR_MEM-Out(S796)
	S844= IR_MEM.Out31_26=0                                     IR_MEM-Out(S796)
	S845= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S796)
	S846= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S796)
	S847= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S796)
	S848= IR_MEM.Out10_6=0                                      IR_MEM-Out(S796)
	S849= IR_MEM.Out5_0=32                                      IR_MEM-Out(S796)
	S850= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S802)
	S851= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S802)
	S852= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S802)
	S853= PC.CIA=addr                                           PC-Out(S805)
	S854= PC.CIA31_28=addr[31:28]                               PC-Out(S805)
	S855= PC.Out=addr+4                                         PC-Out(S806)
	S856= CP0.ASID=pid                                          CP0-Read-ASID(S812)
	S857= OVReg_MEM.Out=OverFlow(FU(a)+FU(b))                   OVReg_MEM-Out(S817)
	S858= OVReg_MEM.Out1_0={OverFlow(FU(a)+FU(b))}[1:0]         OVReg_MEM-Out(S817)
	S859= OVReg_MEM.Out4_0={OverFlow(FU(a)+FU(b))}[4:0]         OVReg_MEM-Out(S817)
	S860= A_EX.Out=>ALU.A                                       Premise(F618)
	S861= ALU.A=FU(a)                                           Path(S820,S860)
	S862= B_EX.Out=>ALU.B                                       Premise(F619)
	S863= ALU.B=FU(b)                                           Path(S823,S862)
	S864= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F620)
	S865= ALUOut_DMMU1.In=FU(a)+FU(b)                           Path(S826,S864)
	S866= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F621)
	S867= ALU.Out=>ALUOut_MEM.In                                Premise(F622)
	S868= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F623)
	S869= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F624)
	S870= ALUOut_WB.In=FU(a)+FU(b)                              Path(S826,S869)
	S871= FU.OutID1=>A_EX.In                                    Premise(F625)
	S872= A_MEM.Out=>A_WB.In                                    Premise(F626)
	S873= FU.OutID2=>B_EX.In                                    Premise(F627)
	S874= B_MEM.Out=>B_WB.In                                    Premise(F628)
	S875= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F629)
	S876= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F630)
	S877= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F631)
	S878= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F632)
	S879= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F633)
	S880= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F634)
	S881= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F635)
	S882= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F636)
	S883= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F637)
	S884= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F638)
	S885= FU.Bub_ID=>CU_ID.Bub                                  Premise(F639)
	S886= FU.Halt_ID=>CU_ID.Halt                                Premise(F640)
	S887= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F641)
	S888= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F642)
	S889= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F643)
	S890= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F644)
	S891= FU.Bub_IF=>CU_IF.Bub                                  Premise(F645)
	S892= FU.Halt_IF=>CU_IF.Halt                                Premise(F646)
	S893= ICache.Hit=>CU_IF.ICacheHit                           Premise(F647)
	S894= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F648)
	S895= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F649)
	S896= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F650)
	S897= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F651)
	S898= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F652)
	S899= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F653)
	S900= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F654)
	S901= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F655)
	S902= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F656)
	S903= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F657)
	S904= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F658)
	S905= OVReg_WB.Out=>CU_WB.OV                                Premise(F659)
	S906= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F660)
	S907= ICache.Hit=>FU.ICacheHit                              Premise(F661)
	S908= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F662)
	S909= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F663)
	S910= IR_EX.Out=>FU.IR_EX                                   Premise(F664)
	S911= FU.IR_EX={0,rS,rT,rD,0,32}                            Path(S829,S910)
	S912= IR_ID.Out=>FU.IR_ID                                   Premise(F665)
	S913= FU.IR_ID={0,rS,rT,rD,0,32}                            Path(S836,S912)
	S914= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F666)
	S915= IR_MEM.Out=>FU.IR_MEM                                 Premise(F667)
	S916= FU.IR_MEM={0,rS,rT,rD,0,32}                           Path(S843,S915)
	S917= IR_WB.Out=>FU.IR_WB                                   Premise(F668)
	S918= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F669)
	S919= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F670)
	S920= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F671)
	S921= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F672)
	S922= ALU.Out=>FU.InEX                                      Premise(F673)
	S923= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F674)
	S924= FU.InEX_WReg=rD                                       Path(S833,S923)
	S925= GPR.Rdata1=>FU.InID1                                  Premise(F675)
	S926= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F676)
	S927= FU.InID1_RReg=rS                                      Path(S838,S926)
	S928= GPR.Rdata2=>FU.InID2                                  Premise(F677)
	S929= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F678)
	S930= FU.InID2_RReg=rT                                      Path(S839,S929)
	S931= ALUOut_MEM.Out=>FU.InMEM                              Premise(F679)
	S932= FU.InMEM=FU(a)+FU(b)                                  Path(S826,S931)
	S933= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F680)
	S934= FU.InMEM_WReg=rD                                      Path(S847,S933)
	S935= ALUOut_WB.Out=>FU.InWB                                Premise(F681)
	S936= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F682)
	S937= IR_ID.Out25_21=>GPR.RReg1                             Premise(F683)
	S938= GPR.RReg1=rS                                          Path(S838,S937)
	S939= GPR.Rdata1=a                                          GPR-Read(S938,S799)
	S940= FU.InID1=a                                            Path(S939,S925)
	S941= FU.OutID1=FU(a)                                       FU-Forward(S940)
	S942= A_EX.In=FU(a)                                         Path(S941,S871)
	S943= IR_ID.Out20_16=>GPR.RReg2                             Premise(F684)
	S944= GPR.RReg2=rT                                          Path(S839,S943)
	S945= GPR.Rdata2=b                                          GPR-Read(S944,S800)
	S946= FU.InID2=b                                            Path(S945,S928)
	S947= FU.OutID2=FU(b)                                       FU-Forward(S946)
	S948= B_EX.In=FU(b)                                         Path(S947,S873)
	S949= ALUOut_WB.Out=>GPR.WData                              Premise(F685)
	S950= IR_WB.Out15_11=>GPR.WReg                              Premise(F686)
	S951= IMMU.Addr=>IAddrReg.In                                Premise(F687)
	S952= PC.Out=>ICache.IEA                                    Premise(F688)
	S953= ICache.IEA=addr+4                                     Path(S855,S952)
	S954= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S953)
	S955= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S954,S893)
	S956= FU.ICacheHit=ICacheHit(addr+4)                        Path(S954,S907)
	S957= PC.Out=>ICache.IEA                                    Premise(F689)
	S958= IMem.MEM8WordOut=>ICache.WData                        Premise(F690)
	S959= ICache.Out=>ICacheReg.In                              Premise(F691)
	S960= PC.Out=>IMMU.IEA                                      Premise(F692)
	S961= IMMU.IEA=addr+4                                       Path(S855,S960)
	S962= CP0.ASID=>IMMU.PID                                    Premise(F693)
	S963= IMMU.PID=pid                                          Path(S856,S962)
	S964= IMMU.Addr={pid,addr+4}                                IMMU-Search(S963,S961)
	S965= IAddrReg.In={pid,addr+4}                              Path(S964,S951)
	S966= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S963,S961)
	S967= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S966,S894)
	S968= IAddrReg.Out=>IMem.RAddr                              Premise(F694)
	S969= IMem.RAddr={pid,addr}                                 Path(S850,S968)
	S970= IMem.Out={0,rS,rT,rD,0,32}                            IMem-Read(S969,S808)
	S971= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S969,S808)
	S972= ICache.WData=IMemGet8Word({pid,addr})                 Path(S971,S958)
	S973= ICacheReg.Out=>IRMux.CacheData                        Premise(F695)
	S974= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F696)
	S975= IMem.Out=>IRMux.MemData                               Premise(F697)
	S976= IRMux.MemData={0,rS,rT,rD,0,32}                       Path(S970,S975)
	S977= IRMux.Out={0,rS,rT,rD,0,32}                           IRMux-Select2(S976)
	S978= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F698)
	S979= IR_MEM.Out=>IR_DMMU1.In                               Premise(F699)
	S980= IR_DMMU1.In={0,rS,rT,rD,0,32}                         Path(S843,S979)
	S981= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F700)
	S982= IR_ID.Out=>IR_EX.In                                   Premise(F701)
	S983= IR_EX.In={0,rS,rT,rD,0,32}                            Path(S836,S982)
	S984= ICache.Out=>IR_ID.In                                  Premise(F702)
	S985= IRMux.Out=>IR_ID.In                                   Premise(F703)
	S986= IR_ID.In={0,rS,rT,rD,0,32}                            Path(S977,S985)
	S987= ICache.Out=>IR_IMMU.In                                Premise(F704)
	S988= IR_EX.Out=>IR_MEM.In                                  Premise(F705)
	S989= IR_MEM.In={0,rS,rT,rD,0,32}                           Path(S829,S988)
	S990= IR_DMMU2.Out=>IR_WB.In                                Premise(F706)
	S991= IR_MEM.Out=>IR_WB.In                                  Premise(F707)
	S992= IR_WB.In={0,rS,rT,rD,0,32}                            Path(S843,S991)
	S993= OVReg_MEM.Out=>OVReg_DMMU1.In                         Premise(F708)
	S994= OVReg_DMMU1.In=OverFlow(FU(a)+FU(b))                  Path(S857,S993)
	S995= OVReg_DMMU1.Out=>OVReg_DMMU2.In                       Premise(F709)
	S996= ALU.OV=>OVReg_MEM.In                                  Premise(F710)
	S997= OVReg_DMMU2.Out=>OVReg_WB.In                          Premise(F711)
	S998= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F712)
	S999= OVReg_WB.In=OverFlow(FU(a)+FU(b))                     Path(S857,S998)
	S1000= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F713)
	S1001= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F714)
	S1002= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F715)
	S1003= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F716)
	S1004= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F717)
	S1005= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F718)
	S1006= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F719)
	S1007= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F720)
	S1008= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F721)
	S1009= CU_EX.IRFunc1=rT                                     Path(S832,S1008)
	S1010= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F722)
	S1011= CU_EX.IRFunc2=rS                                     Path(S831,S1010)
	S1012= IR_EX.Out31_26=>CU_EX.Op                             Premise(F723)
	S1013= CU_EX.Op=0                                           Path(S830,S1012)
	S1014= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F724)
	S1015= CU_EX.IRFunc=32                                      Path(S835,S1014)
	S1016= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F725)
	S1017= CU_ID.IRFunc1=rT                                     Path(S839,S1016)
	S1018= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F726)
	S1019= CU_ID.IRFunc2=rS                                     Path(S838,S1018)
	S1020= IR_ID.Out31_26=>CU_ID.Op                             Premise(F727)
	S1021= CU_ID.Op=0                                           Path(S837,S1020)
	S1022= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F728)
	S1023= CU_ID.IRFunc=32                                      Path(S842,S1022)
	S1024= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F729)
	S1025= CU_MEM.IRFunc1=rT                                    Path(S846,S1024)
	S1026= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F730)
	S1027= CU_MEM.IRFunc2=rS                                    Path(S845,S1026)
	S1028= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F731)
	S1029= CU_MEM.Op=0                                          Path(S844,S1028)
	S1030= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F732)
	S1031= CU_MEM.IRFunc=32                                     Path(S849,S1030)
	S1032= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F733)
	S1033= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F734)
	S1034= IR_WB.Out31_26=>CU_WB.Op                             Premise(F735)
	S1035= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F736)
	S1036= CtrlA_EX=0                                           Premise(F737)
	S1037= [A_EX]=FU(a)                                         A_EX-Hold(S772,S1036)
	S1038= CtrlB_EX=0                                           Premise(F738)
	S1039= [B_EX]=FU(b)                                         B_EX-Hold(S774,S1038)
	S1040= CtrlALUOut_MEM=0                                     Premise(F739)
	S1041= [ALUOut_MEM]=FU(a)+FU(b)                             ALUOut_MEM-Hold(S776,S1040)
	S1042= CtrlALUOut_DMMU1=1                                   Premise(F740)
	S1043= [ALUOut_DMMU1]=FU(a)+FU(b)                           ALUOut_DMMU1-Write(S865,S1042)
	S1044= CtrlALUOut_DMMU2=0                                   Premise(F741)
	S1045= CtrlALUOut_WB=1                                      Premise(F742)
	S1046= [ALUOut_WB]=FU(a)+FU(b)                              ALUOut_WB-Write(S870,S1045)
	S1047= CtrlA_MEM=0                                          Premise(F743)
	S1048= CtrlA_WB=1                                           Premise(F744)
	S1049= CtrlB_MEM=0                                          Premise(F745)
	S1050= CtrlB_WB=1                                           Premise(F746)
	S1051= CtrlICache=0                                         Premise(F747)
	S1052= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S785,S1051)
	S1053= CtrlIMMU=0                                           Premise(F748)
	S1054= CtrlOVReg_WB=1                                       Premise(F749)
	S1055= [OVReg_WB]=OverFlow(FU(a)+FU(b))                     OVReg_WB-Write(S999,S1054)
	S1056= CtrlIR_DMMU1=1                                       Premise(F750)
	S1057= [IR_DMMU1]={0,rS,rT,rD,0,32}                         IR_DMMU1-Write(S980,S1056)
	S1058= CtrlIR_DMMU2=0                                       Premise(F751)
	S1059= CtrlIR_EX=0                                          Premise(F752)
	S1060= [IR_EX]={0,rS,rT,rD,0,32}                            IR_EX-Hold(S791,S1059)
	S1061= CtrlIR_ID=0                                          Premise(F753)
	S1062= [IR_ID]={0,rS,rT,rD,0,32}                            IR_ID-Hold(S793,S1061)
	S1063= CtrlIR_IMMU=0                                        Premise(F754)
	S1064= CtrlIR_MEM=0                                         Premise(F755)
	S1065= [IR_MEM]={0,rS,rT,rD,0,32}                           IR_MEM-Hold(S796,S1064)
	S1066= CtrlIR_WB=1                                          Premise(F756)
	S1067= [IR_WB]={0,rS,rT,rD,0,32}                            IR_WB-Write(S992,S1066)
	S1068= CtrlGPR=0                                            Premise(F757)
	S1069= GPR[rS]=a                                            GPR-Hold(S799,S1068)
	S1070= GPR[rT]=b                                            GPR-Hold(S800,S1068)
	S1071= CtrlIAddrReg=0                                       Premise(F758)
	S1072= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S802,S1071)
	S1073= CtrlPC=0                                             Premise(F759)
	S1074= CtrlPCInc=0                                          Premise(F760)
	S1075= PC[CIA]=addr                                         PC-Hold(S805,S1074)
	S1076= PC[Out]=addr+4                                       PC-Hold(S806,S1073,S1074)
	S1077= CtrlIMem=0                                           Premise(F761)
	S1078= IMem[{pid,addr}]={0,rS,rT,rD,0,32}                   IMem-Hold(S808,S1077)
	S1079= CtrlICacheReg=0                                      Premise(F762)
	S1080= CtrlASIDIn=0                                         Premise(F763)
	S1081= CtrlCP0=0                                            Premise(F764)
	S1082= CP0[ASID]=pid                                        CP0-Hold(S812,S1081)
	S1083= CtrlEPCIn=0                                          Premise(F765)
	S1084= CtrlExCodeIn=0                                       Premise(F766)
	S1085= CtrlIRMux=0                                          Premise(F767)
	S1086= CtrlOVReg_MEM=0                                      Premise(F768)
	S1087= [OVReg_MEM]=OverFlow(FU(a)+FU(b))                    OVReg_MEM-Hold(S817,S1086)
	S1088= CtrlOVReg_DMMU1=1                                    Premise(F769)
	S1089= [OVReg_DMMU1]=OverFlow(FU(a)+FU(b))                  OVReg_DMMU1-Write(S994,S1088)
	S1090= CtrlOVReg_DMMU2=0                                    Premise(F770)

WB	S1091= A_EX.Out=FU(a)                                       A_EX-Out(S1037)
	S1092= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1037)
	S1093= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1037)
	S1094= B_EX.Out=FU(b)                                       B_EX-Out(S1039)
	S1095= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S1039)
	S1096= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S1039)
	S1097= ALUOut_MEM.Out=FU(a)+FU(b)                           ALUOut_MEM-Out(S1041)
	S1098= ALUOut_MEM.Out1_0={FU(a)+FU(b)}[1:0]                 ALUOut_MEM-Out(S1041)
	S1099= ALUOut_MEM.Out4_0={FU(a)+FU(b)}[4:0]                 ALUOut_MEM-Out(S1041)
	S1100= ALUOut_DMMU1.Out=FU(a)+FU(b)                         ALUOut_DMMU1-Out(S1043)
	S1101= ALUOut_DMMU1.Out1_0={FU(a)+FU(b)}[1:0]               ALUOut_DMMU1-Out(S1043)
	S1102= ALUOut_DMMU1.Out4_0={FU(a)+FU(b)}[4:0]               ALUOut_DMMU1-Out(S1043)
	S1103= ALUOut_WB.Out=FU(a)+FU(b)                            ALUOut_WB-Out(S1046)
	S1104= ALUOut_WB.Out1_0={FU(a)+FU(b)}[1:0]                  ALUOut_WB-Out(S1046)
	S1105= ALUOut_WB.Out4_0={FU(a)+FU(b)}[4:0]                  ALUOut_WB-Out(S1046)
	S1106= OVReg_WB.Out=OverFlow(FU(a)+FU(b))                   OVReg_WB-Out(S1055)
	S1107= OVReg_WB.Out1_0={OverFlow(FU(a)+FU(b))}[1:0]         OVReg_WB-Out(S1055)
	S1108= OVReg_WB.Out4_0={OverFlow(FU(a)+FU(b))}[4:0]         OVReg_WB-Out(S1055)
	S1109= IR_DMMU1.Out={0,rS,rT,rD,0,32}                       IR_DMMU1-Out(S1057)
	S1110= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1057)
	S1111= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1057)
	S1112= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1057)
	S1113= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1057)
	S1114= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1057)
	S1115= IR_DMMU1.Out5_0=32                                   IR_DMMU1-Out(S1057)
	S1116= IR_EX.Out={0,rS,rT,rD,0,32}                          IR_EX-Out(S1060)
	S1117= IR_EX.Out31_26=0                                     IR_EX-Out(S1060)
	S1118= IR_EX.Out25_21=rS                                    IR_EX-Out(S1060)
	S1119= IR_EX.Out20_16=rT                                    IR_EX-Out(S1060)
	S1120= IR_EX.Out15_11=rD                                    IR_EX-Out(S1060)
	S1121= IR_EX.Out10_6=0                                      IR_EX-Out(S1060)
	S1122= IR_EX.Out5_0=32                                      IR_EX-Out(S1060)
	S1123= IR_ID.Out={0,rS,rT,rD,0,32}                          IR-Out(S1062)
	S1124= IR_ID.Out31_26=0                                     IR-Out(S1062)
	S1125= IR_ID.Out25_21=rS                                    IR-Out(S1062)
	S1126= IR_ID.Out20_16=rT                                    IR-Out(S1062)
	S1127= IR_ID.Out15_11=rD                                    IR-Out(S1062)
	S1128= IR_ID.Out10_6=0                                      IR-Out(S1062)
	S1129= IR_ID.Out5_0=32                                      IR-Out(S1062)
	S1130= IR_MEM.Out={0,rS,rT,rD,0,32}                         IR_MEM-Out(S1065)
	S1131= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1065)
	S1132= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1065)
	S1133= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1065)
	S1134= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1065)
	S1135= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1065)
	S1136= IR_MEM.Out5_0=32                                     IR_MEM-Out(S1065)
	S1137= IR_WB.Out={0,rS,rT,rD,0,32}                          IR-Out(S1067)
	S1138= IR_WB.Out31_26=0                                     IR-Out(S1067)
	S1139= IR_WB.Out25_21=rS                                    IR-Out(S1067)
	S1140= IR_WB.Out20_16=rT                                    IR-Out(S1067)
	S1141= IR_WB.Out15_11=rD                                    IR-Out(S1067)
	S1142= IR_WB.Out10_6=0                                      IR-Out(S1067)
	S1143= IR_WB.Out5_0=32                                      IR-Out(S1067)
	S1144= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1072)
	S1145= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1072)
	S1146= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1072)
	S1147= PC.CIA=addr                                          PC-Out(S1075)
	S1148= PC.CIA31_28=addr[31:28]                              PC-Out(S1075)
	S1149= PC.Out=addr+4                                        PC-Out(S1076)
	S1150= CP0.ASID=pid                                         CP0-Read-ASID(S1082)
	S1151= OVReg_MEM.Out=OverFlow(FU(a)+FU(b))                  OVReg_MEM-Out(S1087)
	S1152= OVReg_MEM.Out1_0={OverFlow(FU(a)+FU(b))}[1:0]        OVReg_MEM-Out(S1087)
	S1153= OVReg_MEM.Out4_0={OverFlow(FU(a)+FU(b))}[4:0]        OVReg_MEM-Out(S1087)
	S1154= OVReg_DMMU1.Out=OverFlow(FU(a)+FU(b))                OVReg_DMMU1-Out(S1089)
	S1155= OVReg_DMMU1.Out1_0={OverFlow(FU(a)+FU(b))}[1:0]      OVReg_DMMU1-Out(S1089)
	S1156= OVReg_DMMU1.Out4_0={OverFlow(FU(a)+FU(b))}[4:0]      OVReg_DMMU1-Out(S1089)
	S1157= A_EX.Out=>ALU.A                                      Premise(F1077)
	S1158= ALU.A=FU(a)                                          Path(S1091,S1157)
	S1159= B_EX.Out=>ALU.B                                      Premise(F1078)
	S1160= ALU.B=FU(b)                                          Path(S1094,S1159)
	S1161= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F1079)
	S1162= ALUOut_DMMU1.In=FU(a)+FU(b)                          Path(S1097,S1161)
	S1163= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F1080)
	S1164= ALUOut_DMMU2.In=FU(a)+FU(b)                          Path(S1100,S1163)
	S1165= ALU.Out=>ALUOut_MEM.In                               Premise(F1081)
	S1166= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F1082)
	S1167= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F1083)
	S1168= ALUOut_WB.In=FU(a)+FU(b)                             Path(S1097,S1167)
	S1169= FU.OutID1=>A_EX.In                                   Premise(F1084)
	S1170= A_MEM.Out=>A_WB.In                                   Premise(F1085)
	S1171= FU.OutID2=>B_EX.In                                   Premise(F1086)
	S1172= B_MEM.Out=>B_WB.In                                   Premise(F1087)
	S1173= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1088)
	S1174= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1089)
	S1175= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1090)
	S1176= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1091)
	S1177= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1092)
	S1178= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1093)
	S1179= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1094)
	S1180= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1095)
	S1181= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1096)
	S1182= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1097)
	S1183= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1098)
	S1184= FU.Halt_ID=>CU_ID.Halt                               Premise(F1099)
	S1185= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1100)
	S1186= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1101)
	S1187= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1102)
	S1188= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1103)
	S1189= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1104)
	S1190= FU.Halt_IF=>CU_IF.Halt                               Premise(F1105)
	S1191= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1106)
	S1192= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1107)
	S1193= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1108)
	S1194= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1109)
	S1195= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1110)
	S1196= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1111)
	S1197= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1112)
	S1198= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1113)
	S1199= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1114)
	S1200= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1115)
	S1201= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1116)
	S1202= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1117)
	S1203= OVReg_WB.Out=>CU_WB.OV                               Premise(F1118)
	S1204= CU_WB.OV=OverFlow(FU(a)+FU(b))                       Path(S1106,S1203)
	S1205= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1119)
	S1206= ICache.Hit=>FU.ICacheHit                             Premise(F1120)
	S1207= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1121)
	S1208= FU.IR_DMMU1={0,rS,rT,rD,0,32}                        Path(S1109,S1207)
	S1209= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1122)
	S1210= IR_EX.Out=>FU.IR_EX                                  Premise(F1123)
	S1211= FU.IR_EX={0,rS,rT,rD,0,32}                           Path(S1116,S1210)
	S1212= IR_ID.Out=>FU.IR_ID                                  Premise(F1124)
	S1213= FU.IR_ID={0,rS,rT,rD,0,32}                           Path(S1123,S1212)
	S1214= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1125)
	S1215= IR_MEM.Out=>FU.IR_MEM                                Premise(F1126)
	S1216= FU.IR_MEM={0,rS,rT,rD,0,32}                          Path(S1130,S1215)
	S1217= IR_WB.Out=>FU.IR_WB                                  Premise(F1127)
	S1218= FU.IR_WB={0,rS,rT,rD,0,32}                           Path(S1137,S1217)
	S1219= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F1128)
	S1220= FU.InDMMU1=FU(a)+FU(b)                               Path(S1100,S1219)
	S1221= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F1129)
	S1222= FU.InDMMU1_WReg=rD                                   Path(S1113,S1221)
	S1223= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F1130)
	S1224= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F1131)
	S1225= ALU.Out=>FU.InEX                                     Premise(F1132)
	S1226= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F1133)
	S1227= FU.InEX_WReg=rD                                      Path(S1120,S1226)
	S1228= GPR.Rdata1=>FU.InID1                                 Premise(F1134)
	S1229= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1135)
	S1230= FU.InID1_RReg=rS                                     Path(S1125,S1229)
	S1231= GPR.Rdata2=>FU.InID2                                 Premise(F1136)
	S1232= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F1137)
	S1233= FU.InID2_RReg=rT                                     Path(S1126,S1232)
	S1234= ALUOut_MEM.Out=>FU.InMEM                             Premise(F1138)
	S1235= FU.InMEM=FU(a)+FU(b)                                 Path(S1097,S1234)
	S1236= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F1139)
	S1237= FU.InMEM_WReg=rD                                     Path(S1134,S1236)
	S1238= ALUOut_WB.Out=>FU.InWB                               Premise(F1140)
	S1239= FU.InWB=FU(a)+FU(b)                                  Path(S1103,S1238)
	S1240= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F1141)
	S1241= FU.InWB_WReg=rD                                      Path(S1141,S1240)
	S1242= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1142)
	S1243= GPR.RReg1=rS                                         Path(S1125,S1242)
	S1244= GPR.Rdata1=a                                         GPR-Read(S1243,S1069)
	S1245= FU.InID1=a                                           Path(S1244,S1228)
	S1246= FU.OutID1=FU(a)                                      FU-Forward(S1245)
	S1247= A_EX.In=FU(a)                                        Path(S1246,S1169)
	S1248= IR_ID.Out20_16=>GPR.RReg2                            Premise(F1143)
	S1249= GPR.RReg2=rT                                         Path(S1126,S1248)
	S1250= GPR.Rdata2=b                                         GPR-Read(S1249,S1070)
	S1251= FU.InID2=b                                           Path(S1250,S1231)
	S1252= FU.OutID2=FU(b)                                      FU-Forward(S1251)
	S1253= B_EX.In=FU(b)                                        Path(S1252,S1171)
	S1254= ALUOut_WB.Out=>GPR.WData                             Premise(F1144)
	S1255= GPR.WData=FU(a)+FU(b)                                Path(S1103,S1254)
	S1256= IR_WB.Out15_11=>GPR.WReg                             Premise(F1145)
	S1257= GPR.WReg=rD                                          Path(S1141,S1256)
	S1258= IMMU.Addr=>IAddrReg.In                               Premise(F1146)
	S1259= PC.Out=>ICache.IEA                                   Premise(F1147)
	S1260= ICache.IEA=addr+4                                    Path(S1149,S1259)
	S1261= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1260)
	S1262= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1261,S1191)
	S1263= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1261,S1206)
	S1264= PC.Out=>ICache.IEA                                   Premise(F1148)
	S1265= IMem.MEM8WordOut=>ICache.WData                       Premise(F1149)
	S1266= ICache.Out=>ICacheReg.In                             Premise(F1150)
	S1267= PC.Out=>IMMU.IEA                                     Premise(F1151)
	S1268= IMMU.IEA=addr+4                                      Path(S1149,S1267)
	S1269= CP0.ASID=>IMMU.PID                                   Premise(F1152)
	S1270= IMMU.PID=pid                                         Path(S1150,S1269)
	S1271= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1270,S1268)
	S1272= IAddrReg.In={pid,addr+4}                             Path(S1271,S1258)
	S1273= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1270,S1268)
	S1274= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1273,S1192)
	S1275= IAddrReg.Out=>IMem.RAddr                             Premise(F1153)
	S1276= IMem.RAddr={pid,addr}                                Path(S1144,S1275)
	S1277= IMem.Out={0,rS,rT,rD,0,32}                           IMem-Read(S1276,S1078)
	S1278= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1276,S1078)
	S1279= ICache.WData=IMemGet8Word({pid,addr})                Path(S1278,S1265)
	S1280= ICacheReg.Out=>IRMux.CacheData                       Premise(F1154)
	S1281= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1155)
	S1282= IMem.Out=>IRMux.MemData                              Premise(F1156)
	S1283= IRMux.MemData={0,rS,rT,rD,0,32}                      Path(S1277,S1282)
	S1284= IRMux.Out={0,rS,rT,rD,0,32}                          IRMux-Select2(S1283)
	S1285= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1157)
	S1286= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1158)
	S1287= IR_DMMU1.In={0,rS,rT,rD,0,32}                        Path(S1130,S1286)
	S1288= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1159)
	S1289= IR_DMMU2.In={0,rS,rT,rD,0,32}                        Path(S1109,S1288)
	S1290= IR_ID.Out=>IR_EX.In                                  Premise(F1160)
	S1291= IR_EX.In={0,rS,rT,rD,0,32}                           Path(S1123,S1290)
	S1292= ICache.Out=>IR_ID.In                                 Premise(F1161)
	S1293= IRMux.Out=>IR_ID.In                                  Premise(F1162)
	S1294= IR_ID.In={0,rS,rT,rD,0,32}                           Path(S1284,S1293)
	S1295= ICache.Out=>IR_IMMU.In                               Premise(F1163)
	S1296= IR_EX.Out=>IR_MEM.In                                 Premise(F1164)
	S1297= IR_MEM.In={0,rS,rT,rD,0,32}                          Path(S1116,S1296)
	S1298= IR_DMMU2.Out=>IR_WB.In                               Premise(F1165)
	S1299= IR_MEM.Out=>IR_WB.In                                 Premise(F1166)
	S1300= IR_WB.In={0,rS,rT,rD,0,32}                           Path(S1130,S1299)
	S1301= OVReg_MEM.Out=>OVReg_DMMU1.In                        Premise(F1167)
	S1302= OVReg_DMMU1.In=OverFlow(FU(a)+FU(b))                 Path(S1151,S1301)
	S1303= OVReg_DMMU1.Out=>OVReg_DMMU2.In                      Premise(F1168)
	S1304= OVReg_DMMU2.In=OverFlow(FU(a)+FU(b))                 Path(S1154,S1303)
	S1305= ALU.OV=>OVReg_MEM.In                                 Premise(F1169)
	S1306= OVReg_DMMU2.Out=>OVReg_WB.In                         Premise(F1170)
	S1307= OVReg_MEM.Out=>OVReg_WB.In                           Premise(F1171)
	S1308= OVReg_WB.In=OverFlow(FU(a)+FU(b))                    Path(S1151,S1307)
	S1309= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1172)
	S1310= CU_DMMU1.IRFunc1=rT                                  Path(S1112,S1309)
	S1311= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1173)
	S1312= CU_DMMU1.IRFunc2=rS                                  Path(S1111,S1311)
	S1313= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1174)
	S1314= CU_DMMU1.Op=0                                        Path(S1110,S1313)
	S1315= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1175)
	S1316= CU_DMMU1.IRFunc=32                                   Path(S1115,S1315)
	S1317= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1176)
	S1318= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1177)
	S1319= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1178)
	S1320= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1179)
	S1321= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1180)
	S1322= CU_EX.IRFunc1=rT                                     Path(S1119,S1321)
	S1323= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1181)
	S1324= CU_EX.IRFunc2=rS                                     Path(S1118,S1323)
	S1325= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1182)
	S1326= CU_EX.Op=0                                           Path(S1117,S1325)
	S1327= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1183)
	S1328= CU_EX.IRFunc=32                                      Path(S1122,S1327)
	S1329= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1184)
	S1330= CU_ID.IRFunc1=rT                                     Path(S1126,S1329)
	S1331= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1185)
	S1332= CU_ID.IRFunc2=rS                                     Path(S1125,S1331)
	S1333= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1186)
	S1334= CU_ID.Op=0                                           Path(S1124,S1333)
	S1335= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1187)
	S1336= CU_ID.IRFunc=32                                      Path(S1129,S1335)
	S1337= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1188)
	S1338= CU_MEM.IRFunc1=rT                                    Path(S1133,S1337)
	S1339= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1189)
	S1340= CU_MEM.IRFunc2=rS                                    Path(S1132,S1339)
	S1341= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1190)
	S1342= CU_MEM.Op=0                                          Path(S1131,S1341)
	S1343= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1191)
	S1344= CU_MEM.IRFunc=32                                     Path(S1136,S1343)
	S1345= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1192)
	S1346= CU_WB.IRFunc1=rT                                     Path(S1140,S1345)
	S1347= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1193)
	S1348= CU_WB.IRFunc2=rS                                     Path(S1139,S1347)
	S1349= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1194)
	S1350= CU_WB.Op=0                                           Path(S1138,S1349)
	S1351= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1195)
	S1352= CU_WB.IRFunc=32                                      Path(S1143,S1351)
	S1353= CtrlA_EX=0                                           Premise(F1196)
	S1354= [A_EX]=FU(a)                                         A_EX-Hold(S1037,S1353)
	S1355= CtrlB_EX=0                                           Premise(F1197)
	S1356= [B_EX]=FU(b)                                         B_EX-Hold(S1039,S1355)
	S1357= CtrlALUOut_MEM=0                                     Premise(F1198)
	S1358= [ALUOut_MEM]=FU(a)+FU(b)                             ALUOut_MEM-Hold(S1041,S1357)
	S1359= CtrlALUOut_DMMU1=0                                   Premise(F1199)
	S1360= [ALUOut_DMMU1]=FU(a)+FU(b)                           ALUOut_DMMU1-Hold(S1043,S1359)
	S1361= CtrlALUOut_DMMU2=0                                   Premise(F1200)
	S1362= CtrlALUOut_WB=0                                      Premise(F1201)
	S1363= [ALUOut_WB]=FU(a)+FU(b)                              ALUOut_WB-Hold(S1046,S1362)
	S1364= CtrlA_MEM=0                                          Premise(F1202)
	S1365= CtrlA_WB=0                                           Premise(F1203)
	S1366= CtrlB_MEM=0                                          Premise(F1204)
	S1367= CtrlB_WB=0                                           Premise(F1205)
	S1368= CtrlICache=0                                         Premise(F1206)
	S1369= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1052,S1368)
	S1370= CtrlIMMU=0                                           Premise(F1207)
	S1371= CtrlOVReg_WB=0                                       Premise(F1208)
	S1372= [OVReg_WB]=OverFlow(FU(a)+FU(b))                     OVReg_WB-Hold(S1055,S1371)
	S1373= CtrlIR_DMMU1=0                                       Premise(F1209)
	S1374= [IR_DMMU1]={0,rS,rT,rD,0,32}                         IR_DMMU1-Hold(S1057,S1373)
	S1375= CtrlIR_DMMU2=0                                       Premise(F1210)
	S1376= CtrlIR_EX=0                                          Premise(F1211)
	S1377= [IR_EX]={0,rS,rT,rD,0,32}                            IR_EX-Hold(S1060,S1376)
	S1378= CtrlIR_ID=0                                          Premise(F1212)
	S1379= [IR_ID]={0,rS,rT,rD,0,32}                            IR_ID-Hold(S1062,S1378)
	S1380= CtrlIR_IMMU=0                                        Premise(F1213)
	S1381= CtrlIR_MEM=0                                         Premise(F1214)
	S1382= [IR_MEM]={0,rS,rT,rD,0,32}                           IR_MEM-Hold(S1065,S1381)
	S1383= CtrlIR_WB=0                                          Premise(F1215)
	S1384= [IR_WB]={0,rS,rT,rD,0,32}                            IR_WB-Hold(S1067,S1383)
	S1385= CtrlGPR=0                                            Premise(F1216)
	S1386= GPR[rS]=a                                            GPR-Hold(S1069,S1385)
	S1387= GPR[rT]=b                                            GPR-Hold(S1070,S1385)
	S1388= CtrlIAddrReg=0                                       Premise(F1217)
	S1389= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1072,S1388)
	S1390= CtrlPC=0                                             Premise(F1218)
	S1391= CtrlPCInc=0                                          Premise(F1219)
	S1392= PC[CIA]=addr                                         PC-Hold(S1075,S1391)
	S1393= PC[Out]=addr+4                                       PC-Hold(S1076,S1390,S1391)
	S1394= CtrlIMem=0                                           Premise(F1220)
	S1395= IMem[{pid,addr}]={0,rS,rT,rD,0,32}                   IMem-Hold(S1078,S1394)
	S1396= CtrlICacheReg=0                                      Premise(F1221)
	S1397= CtrlASIDIn=0                                         Premise(F1222)
	S1398= CtrlCP0=0                                            Premise(F1223)
	S1399= CP0[ASID]=pid                                        CP0-Hold(S1082,S1398)
	S1400= CtrlEPCIn=0                                          Premise(F1224)
	S1401= CtrlExCodeIn=0                                       Premise(F1225)
	S1402= CtrlIRMux=0                                          Premise(F1226)
	S1403= CtrlOVReg_MEM=0                                      Premise(F1227)
	S1404= [OVReg_MEM]=OverFlow(FU(a)+FU(b))                    OVReg_MEM-Hold(S1087,S1403)
	S1405= CtrlOVReg_DMMU1=0                                    Premise(F1228)
	S1406= [OVReg_DMMU1]=OverFlow(FU(a)+FU(b))                  OVReg_DMMU1-Hold(S1089,S1405)
	S1407= CtrlOVReg_DMMU2=0                                    Premise(F1229)

POST	S1354= [A_EX]=FU(a)                                         A_EX-Hold(S1037,S1353)
	S1356= [B_EX]=FU(b)                                         B_EX-Hold(S1039,S1355)
	S1358= [ALUOut_MEM]=FU(a)+FU(b)                             ALUOut_MEM-Hold(S1041,S1357)
	S1360= [ALUOut_DMMU1]=FU(a)+FU(b)                           ALUOut_DMMU1-Hold(S1043,S1359)
	S1363= [ALUOut_WB]=FU(a)+FU(b)                              ALUOut_WB-Hold(S1046,S1362)
	S1369= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1052,S1368)
	S1372= [OVReg_WB]=OverFlow(FU(a)+FU(b))                     OVReg_WB-Hold(S1055,S1371)
	S1374= [IR_DMMU1]={0,rS,rT,rD,0,32}                         IR_DMMU1-Hold(S1057,S1373)
	S1377= [IR_EX]={0,rS,rT,rD,0,32}                            IR_EX-Hold(S1060,S1376)
	S1379= [IR_ID]={0,rS,rT,rD,0,32}                            IR_ID-Hold(S1062,S1378)
	S1382= [IR_MEM]={0,rS,rT,rD,0,32}                           IR_MEM-Hold(S1065,S1381)
	S1384= [IR_WB]={0,rS,rT,rD,0,32}                            IR_WB-Hold(S1067,S1383)
	S1386= GPR[rS]=a                                            GPR-Hold(S1069,S1385)
	S1387= GPR[rT]=b                                            GPR-Hold(S1070,S1385)
	S1389= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1072,S1388)
	S1392= PC[CIA]=addr                                         PC-Hold(S1075,S1391)
	S1393= PC[Out]=addr+4                                       PC-Hold(S1076,S1390,S1391)
	S1395= IMem[{pid,addr}]={0,rS,rT,rD,0,32}                   IMem-Hold(S1078,S1394)
	S1399= CP0[ASID]=pid                                        CP0-Hold(S1082,S1398)
	S1404= [OVReg_MEM]=OverFlow(FU(a)+FU(b))                    OVReg_MEM-Hold(S1087,S1403)
	S1406= [OVReg_DMMU1]=OverFlow(FU(a)+FU(b))                  OVReg_DMMU1-Hold(S1089,S1405)

