;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, 0
	JMZ <60, #21
	SUB 0, @42
	JMZ <700, #12
	SUB -7, <-420
	JMZ <700, #12
	JMP <10, @20
	JMZ <60, #21
	JMZ <60, #21
	ADD -277, 0
	JMP 0, <42
	SUB 7, @742
	JMZ <700, #12
	SLT @10, 20
	SLT 106, 207
	CMP 100, 200
	ADD #10, -24
	SUB @121, 106
	SUB @121, 106
	SLT -1, <-30
	SUB @-127, 100
	SUB <0, @2
	SUB @127, 100
	SUB @0, @1
	SUB @127, 100
	JMP 0, <42
	JMZ -700, -0
	ADD 106, 201
	SUB -207, <-120
	CMP @121, 106
	CMP @121, 106
	DAT #0, <3
	ADD 270, 0
	SUB -207, <-120
	JMZ <-127, 100
	JMZ <-127, 100
	SLT @10, 20
	MOV -1, <-20
	SUB 0, @242
	SUB @121, 103
	ADD #10, -24
	SPL 0, <702
	CMP -207, <-120
	MOV -7, <-20
