{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521754645314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521754645314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 22 17:37:25 2018 " "Processing started: Thu Mar 22 17:37:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521754645314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521754645314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off viterbi_hamming -c viterbi_hamming --generate_symbol=P:/ecse436/SPH/SPH/lab3/viterbi/convert_bit_to_8bit.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off viterbi_hamming -c viterbi_hamming --generate_symbol=P:/ecse436/SPH/SPH/lab3/viterbi/convert_bit_to_8bit.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521754645315 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out convert_bit_to_8bit.v(14) " "Verilog HDL Procedural Assignment error at convert_bit_to_8bit.v(14): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "convert_bit_to_8bit.v" "" { Text "P:/ecse436/SPH/SPH/lab3/viterbi/convert_bit_to_8bit.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1521754647044 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out convert_bit_to_8bit.v(17) " "Verilog HDL Procedural Assignment error at convert_bit_to_8bit.v(17): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "convert_bit_to_8bit.v" "" { Text "P:/ecse436/SPH/SPH/lab3/viterbi/convert_bit_to_8bit.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1521754647044 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "437 " "Peak virtual memory: 437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521754647045 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 22 17:37:27 2018 " "Processing ended: Thu Mar 22 17:37:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521754647045 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521754647045 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521754647045 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521754647045 ""}
