Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Apr 11 22:19:09 2024
| Host         : DESKTOP-4F7FHBE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PrimeChecker_control_sets_placed.rpt
| Design       : PrimeChecker
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    21 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               6 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                         |                  |                1 |              1 |
|  clk_IBUF_BUFG |                         | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG | state[3]_i_1_n_0        | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG | number_leds[2]_i_1_n_0  | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG | input_number[5]_i_1_n_0 |                  |                1 |              6 |
+----------------+-------------------------+------------------+------------------+----------------+


