{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534316605357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534316605364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 15 17:03:25 2018 " "Processing started: Wed Aug 15 17:03:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534316605364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1534316605364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW " "Command: quartus_drc Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1534316605364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1534316610761 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1534316611553 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1534316611553 ""}
{ "Info" "ISTA_SDC_FOUND" "WiPhase_top_level/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'WiPhase_top_level/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1534316611941 ""}
{ "Info" "ISTA_SDC_FOUND" "WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc " "Reading SDC File: 'WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1534316612001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 204 *\|altera_tse_mac_rx:*\|pause_quant_val* register " "Ignored filter at altera_eth_tse_mac.sdc(204): *\|altera_tse_mac_rx:*\|pause_quant_val* could not be matched with a register" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 204 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1534316612159 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 204 *\|altera_tse_mac_tx:*\|pause_latch* register " "Ignored filter at altera_eth_tse_mac.sdc(204): *\|altera_tse_mac_tx:*\|pause_latch* could not be matched with a register" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 204 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1534316612172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 204 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(204): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *\|altera_tse_mac_rx:*\|pause_quant_val*\] -to \[get_registers *\|altera_tse_mac_tx:*\|pause_latch*\] " "set_false_path -from \[get_registers *\|altera_tse_mac_rx:*\|pause_quant_val*\] -to \[get_registers *\|altera_tse_mac_tx:*\|pause_latch*\]" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534316612173 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 204 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(204): Argument <to> is an empty collection" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 212 *\|altera_tse_magic_detection:U_MAGIC\|* register " "Ignored filter at altera_eth_tse_mac.sdc(212): *\|altera_tse_magic_detection:U_MAGIC\|* could not be matched with a register" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 212 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1534316612191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 212 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(212): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_magic_detection:U_MAGIC\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_magic_detection:U_MAGIC\|*\}\]" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534316612192 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 213 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(213): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_magic_detection:U_MAGIC\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_magic_detection:U_MAGIC\|*\}\]" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534316612192 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1534316612344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1534316612348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534316612349 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1534316612354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534316612355 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534316612356 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q could not be matched with a pin" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1534316612424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534316612429 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] could not be matched with a register" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1534316612434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534316612435 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534316612435 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612435 ""}
{ "Info" "ISTA_SDC_FOUND" "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.sdc " "Reading SDC File: 'WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1534316612540 ""}
{ "Info" "ISTA_SDC_FOUND" "Phased_WiFi_Telescope_FW.out.sdc " "Reading SDC File: 'Phased_WiFi_Telescope_FW.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1534316612603 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Design Assistant" 0 -1 1534316612605 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Phased_WiFi_Telescope_FW.out.sdc 109 WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at Phased_WiFi_Telescope_FW.out.sdc(109): WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1534316612607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay Phased_WiFi_Telescope_FW.out.sdc 109 Argument <from> is an empty collection " "Ignored set_max_delay at Phased_WiFi_Telescope_FW.out.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534316612607 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Phased_WiFi_Telescope_FW.out.sdc 110 WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at Phased_WiFi_Telescope_FW.out.sdc(110): WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1534316612609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay Phased_WiFi_Telescope_FW.out.sdc 110 Argument <from> is an empty collection " "Ignored set_max_delay at Phased_WiFi_Telescope_FW.out.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534316612609 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay Phased_WiFi_Telescope_FW.out.sdc 121 Argument <from> is an empty collection " "Ignored set_min_delay at Phased_WiFi_Telescope_FW.out.sdc(121): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534316612610 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay Phased_WiFi_Telescope_FW.out.sdc 122 Argument <from> is an empty collection " "Ignored set_min_delay at Phased_WiFi_Telescope_FW.out.sdc(122): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534316612611 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew Phased_WiFi_Telescope_FW.out.sdc 144 Argument -from with value \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at Phased_WiFi_Telescope_FW.out.sdc(144): Argument -from with value \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534316612612 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew Phased_WiFi_Telescope_FW.out.sdc 145 Argument -from with value \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at Phased_WiFi_Telescope_FW.out.sdc(145): Argument -from with value \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534316612613 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534316612613 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1\|sample_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u1\|sample_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1534316612919 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Assistant" 0 -1 1534316612919 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534316612920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534316612920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534316612920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "C10_clk50M (Rise) C10_clk50M (Rise) setup and hold " "From C10_clk50M (Rise) to C10_clk50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534316612920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ENET_CLK_125M (Rise) C10_clk50M (Rise) setup and hold " "From ENET_CLK_125M (Rise) to C10_clk50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534316612920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "C10_clk50M (Rise) ENET_CLK_125M (Rise) setup and hold " "From C10_clk50M (Rise) to ENET_CLK_125M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534316612920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ENET_CLK_125M (Rise) ENET_CLK_125M (Rise) setup and hold " "From ENET_CLK_125M (Rise) to ENET_CLK_125M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534316612920 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Design Assistant" 0 -1 1534316612920 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 1 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 8624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617696 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1534316617696 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 109 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 109 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|d_address_offset_field\[1\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|d_address_offset_field\[1\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 9544 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 6604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|A_mem_stall " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|A_mem_stall\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 3790 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 7026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 22052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " C10_CLK50M~inputclkctrl " "Node  \"C10_CLK50M~inputclkctrl\"" {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 22056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 21472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 21473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 22046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 21557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 14509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 21562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|F_stall~0 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|F_stall~0\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 4867 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 10074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_rsp_demux_004:rsp_demux_006\|src1_valid~0 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_rsp_demux_004:rsp_demux_006\|src1_valid~0\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_rsp_demux_004.sv" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 9713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_jtag_uart:jtag_uart\|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic\|rst1 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_jtag_uart:jtag_uart\|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic\|rst1\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 2116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl " "Node  \"WiPhase_top_level:u1\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 22061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_004:cmd_mux_006\|saved_grant\[0\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_004:cmd_mux_006\|saved_grant\[0\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_004.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 7213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem\|jtag_ram_access " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem\|jtag_ram_access\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 2679 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 4579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper\|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk\|take_action_ocimem_b " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper\|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk\|take_action_ocimem_b\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 4354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper\|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk\|update_jdo_strobe " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper\|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk\|update_jdo_strobe\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 4351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy\|virtual_state_sdr~0 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy\|virtual_state_sdr~0\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 9356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[2\]\[1\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[2\]\[1\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 791 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 21503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|d_writedata\[24\]~32 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|d_writedata\[24\]~32\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 9786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|A_mem_bypass_pending " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|A_mem_bypass_pending\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 3788 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 7005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_ctrl_alu_subtract " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_ctrl_alu_subtract\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 4306 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 7095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|D_iw\[12\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|D_iw\[12\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 7212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|D_ctrl_src2_choose_imm " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|D_ctrl_src2_choose_imm\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 4054 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 7138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|D_src2_hazard_E " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|D_src2_hazard_E\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 4271 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 6909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|D_iw\[21\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|D_iw\[21\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 7212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_alu_result~0 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_alu_result~0\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 4283 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 10361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_ctrl_logic " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_ctrl_logic\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 4389 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 7081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_logic_op\[1\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_logic_op\[1\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 8344 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 6260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617701 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1534316617701 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1534316617701 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " C10_CLK50M~inputclkctrl " "Node  \"C10_CLK50M~inputclkctrl\"" {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 22056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 22052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " ENET_CLK_125M~inputclkctrl " "Node  \"ENET_CLK_125M~inputclkctrl\"" {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 22062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 22060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|A_mem_stall " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|A_mem_stall\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 3790 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 7026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 22058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl " "Node  \"WiPhase_top_level:u1\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 22061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|txclk_ena " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|txclk_ena\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_tse_clk_cntl.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_clk_cntl.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 3490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain_out~clkctrl " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain_out~clkctrl\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 22059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 22046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_3\|altera_tse_reset_synchronizer_chain_out~clkctrl " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_3\|altera_tse_reset_synchronizer_chain_out~clkctrl\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 22057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 14509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|F_stall~0 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|F_stall~0\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 4867 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 10074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|d_address_offset_field\[1\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|d_address_offset_field\[1\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 9544 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 6604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|d_address_offset_field\[0\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|d_address_offset_field\[0\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 9544 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 6605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|d_address_offset_field\[2\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|d_address_offset_field\[2\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 9544 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 6603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|d_address_line_field\[0\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|d_address_line_field\[0\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 9535 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 6602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|A_dc_fill_active " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|A_dc_fill_active\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 3637 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 6977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|D_src2_hazard_E " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|D_src2_hazard_E\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 4271 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 6909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 21473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|sw_cnt_reset_wire " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|sw_cnt_reset_wire\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_register_map.v" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 4259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_ram_onchip:ram_onchip\|wren~0 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_ram_onchip:ram_onchip\|wren~0\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_ram_onchip.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_ram_onchip.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 12632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|M_rot_rn\[4\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|M_rot_rn\[4\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 8503 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 6344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|M_rot_rn\[3\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|M_rot_rn\[3\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 8503 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 6345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 21562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_nios2_oci_break:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_break\|break_readreg\[24\]~1 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_nios2_oci_break:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_break\|break_readreg\[24\]~1\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 824 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 9446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_004:cmd_mux_006\|saved_grant\[0\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_004:cmd_mux_006\|saved_grant\[0\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_004.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 7213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|d_address_line_field\[1\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|d_address_line_field\[1\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 9535 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 6601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_ctrl_shift_rot_right " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_ctrl_shift_rot_right\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 4416 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 7073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|saved_grant\[0\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|saved_grant\[0\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_004.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 1547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534316617719 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1534316617719 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1534316617719 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "159 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 159 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1534316617725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 42 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534316618026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 15 17:03:38 2018 " "Processing ended: Wed Aug 15 17:03:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534316618026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534316618026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534316618026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1534316618026 ""}
