{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1515467039682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1515467039683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  8 19:03:59 2018 " "Processing started: Mon Jan  8 19:03:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1515467039683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467039683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cps2_digiav -c cps2_digiav " "Command: quartus_map --read_settings_files=on --write_settings_files=off cps2_digiav -c cps2_digiav" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467039683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1515467039852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1515467039852 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "sys.qsys " "Elaborating Qsys system entity \"sys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467049812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:14 Progress: Loading cps2_digiav/sys.qsys " "2018.01.08.19:04:14 Progress: Loading cps2_digiav/sys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467054114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:14 Progress: Reading input file " "2018.01.08.19:04:14 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467054492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:14 Progress: Adding clk_0 \[clock_source 17.0\] " "2018.01.08.19:04:14 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467054593 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 16.1 (instead of 17.0) " "Clk_0: Used clock_source 16.1 (instead of 17.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467055435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:15 Progress: Parameterizing module clk_0 " "2018.01.08.19:04:15 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467055435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:15 Progress: Adding i2c_opencores_0 \[i2c_opencores 17.0\] " "2018.01.08.19:04:15 Progress: Adding i2c_opencores_0 \[i2c_opencores 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467055436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Parameterizing module i2c_opencores_0 " "2018.01.08.19:04:16 Progress: Parameterizing module i2c_opencores_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\] " "2018.01.08.19:04:16 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056081 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Jtag_uart_0: Used altera_avalon_jtag_uart 16.1 (instead of 17.0) " "Jtag_uart_0: Used altera_avalon_jtag_uart 16.1 (instead of 17.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Parameterizing module jtag_uart_0 " "2018.01.08.19:04:16 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 17.0\] " "2018.01.08.19:04:16 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056136 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_gen2_0: Used altera_nios2_gen2 16.1 (instead of 17.0) " "Nios2_gen2_0: Used altera_nios2_gen2 16.1 (instead of 17.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Parameterizing module nios2_gen2_0 " "2018.01.08.19:04:16 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\] " "2018.01.08.19:04:16 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056310 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Onchip_memory2_0: Used altera_avalon_onchip_memory2 16.1 (instead of 17.0) " "Onchip_memory2_0: Used altera_avalon_onchip_memory2 16.1 (instead of 17.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Parameterizing module onchip_memory2_0 " "2018.01.08.19:04:16 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Adding pio_0 \[altera_avalon_pio 17.0\] " "2018.01.08.19:04:16 Progress: Adding pio_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056340 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_0: Used altera_avalon_pio 16.1 (instead of 17.0) " "Pio_0: Used altera_avalon_pio 16.1 (instead of 17.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Parameterizing module pio_0 " "2018.01.08.19:04:16 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Adding pio_1 \[altera_avalon_pio 17.0\] " "2018.01.08.19:04:16 Progress: Adding pio_1 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056364 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_1: Used altera_avalon_pio 16.1 (instead of 17.0) " "Pio_1: Used altera_avalon_pio 16.1 (instead of 17.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Parameterizing module pio_1 " "2018.01.08.19:04:16 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Adding pio_2 \[altera_avalon_pio 17.0\] " "2018.01.08.19:04:16 Progress: Adding pio_2 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056365 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_2: Used altera_avalon_pio 16.1 (instead of 17.0) " "Pio_2: Used altera_avalon_pio 16.1 (instead of 17.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Parameterizing module pio_2 " "2018.01.08.19:04:16 Progress: Parameterizing module pio_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Adding pio_3 \[altera_avalon_pio 17.0\] " "2018.01.08.19:04:16 Progress: Adding pio_3 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056367 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_3: Used altera_avalon_pio 16.1 (instead of 17.0) " "Pio_3: Used altera_avalon_pio 16.1 (instead of 17.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Parameterizing module pio_3 " "2018.01.08.19:04:16 Progress: Parameterizing module pio_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Building connections " "2018.01.08.19:04:16 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Parameterizing connections " "2018.01.08.19:04:16 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:16 Progress: Validating " "2018.01.08.19:04:16 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467056428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.01.08.19:04:17 Progress: Done reading input file " "2018.01.08.19:04:17 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467057356 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467057833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Sys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467057834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys: Generating sys \"sys\" for QUARTUS_SYNTH " "Sys: Generating sys \"sys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467058604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_opencores_0: \"sys\" instantiated i2c_opencores \"i2c_opencores_0\" " "I2c_opencores_0: \"sys\" instantiated i2c_opencores \"i2c_opencores_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467061780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'sys_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'sys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467061789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sys_jtag_uart_0 --dir=/tmp/alt7540_5582576801338841253.dir/0002_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7540_5582576801338841253.dir/0002_jtag_uart_0_gen//sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sys_jtag_uart_0 --dir=/tmp/alt7540_5582576801338841253.dir/0002_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7540_5582576801338841253.dir/0002_jtag_uart_0_gen//sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467061790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'sys_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'sys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467062009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"sys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"sys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467062011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"sys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"sys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467062075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'sys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'sys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467062082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sys_onchip_memory2_0 --dir=/tmp/alt7540_5582576801338841253.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7540_5582576801338841253.dir/0003_onchip_memory2_0_gen//sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sys_onchip_memory2_0 --dir=/tmp/alt7540_5582576801338841253.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7540_5582576801338841253.dir/0003_onchip_memory2_0_gen//sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467062082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'sys_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'sys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467062230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"sys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"sys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467062232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'sys_pio_0' " "Pio_0: Starting RTL generation for module 'sys_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467062236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_pio_0 --dir=/tmp/alt7540_5582576801338841253.dir/0004_pio_0_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7540_5582576801338841253.dir/0004_pio_0_gen//sys_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_pio_0 --dir=/tmp/alt7540_5582576801338841253.dir/0004_pio_0_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7540_5582576801338841253.dir/0004_pio_0_gen//sys_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467062236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'sys_pio_0' " "Pio_0: Done RTL generation for module 'sys_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467062338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"sys\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"sys\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467062338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'sys_pio_1' " "Pio_1: Starting RTL generation for module 'sys_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467062342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_pio_1 --dir=/tmp/alt7540_5582576801338841253.dir/0005_pio_1_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7540_5582576801338841253.dir/0005_pio_1_gen//sys_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_pio_1 --dir=/tmp/alt7540_5582576801338841253.dir/0005_pio_1_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7540_5582576801338841253.dir/0005_pio_1_gen//sys_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467062342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'sys_pio_1' " "Pio_1: Done RTL generation for module 'sys_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467062446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"sys\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"sys\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467062447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467063049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467063103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467063155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467063224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467063273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467063321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467063370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467063420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467063928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"sys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"sys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467063936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"sys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467063939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'sys_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'sys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467063950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=sys_nios2_gen2_0_cpu --dir=/tmp/alt7540_5582576801338841253.dir/0008_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/16.1/quartus/linux64/ --verilog --config=/tmp/alt7540_5582576801338841253.dir/0008_cpu_gen//sys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/intelFPGA_lite/16.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=sys_nios2_gen2_0_cpu --dir=/tmp/alt7540_5582576801338841253.dir/0008_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/16.1/quartus/linux64/ --verilog --config=/tmp/alt7540_5582576801338841253.dir/0008_cpu_gen//sys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467063950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.01.08 19:04:24 (*) Starting Nios II generation " "Cpu: # 2018.01.08 19:04:24 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.01.08 19:04:24 (*)   Checking for plaintext license. " "Cpu: # 2018.01.08 19:04:24 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.01.08 19:04:24 (*)   Plaintext license not found. " "Cpu: # 2018.01.08 19:04:24 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.01.08 19:04:24 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2018.01.08 19:04:24 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.01.08 19:04:24 (*)   Elaborating CPU configuration settings " "Cpu: # 2018.01.08 19:04:24 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.01.08 19:04:24 (*)   Creating all objects for CPU " "Cpu: # 2018.01.08 19:04:24 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.01.08 19:04:26 (*)   Generating RTL from CPU objects " "Cpu: # 2018.01.08 19:04:26 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.01.08 19:04:26 (*)   Creating plain-text RTL " "Cpu: # 2018.01.08 19:04:26 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.01.08 19:04:26 (*) Done Nios II generation " "Cpu: # 2018.01.08 19:04:26 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'sys_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'sys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys: Done \"sys\" with 29 modules, 46 files " "Sys: Done \"sys\" with 29 modules, 46 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467066882 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "sys.qsys " "Finished elaborating Qsys system entity \"sys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467068794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/btn_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/btn_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 btn_debounce " "Found entity 1: btn_debounce" {  } { { "rtl/btn_debounce.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/btn_debounce.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/linebuf.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/linebuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 linebuf " "Found entity 1: linebuf" {  } { { "rtl/linebuf.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/linebuf.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/scanconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/scanconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanconverter " "Found entity 1: scanconverter" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_cnt h_cnt videogen.v(32) " "Verilog HDL Declaration information at videogen.v(32): object \"H_cnt\" differs only in case from object \"h_cnt\" in the same scope" {  } { { "rtl/videogen.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/videogen.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1515467068921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V_cnt v_cnt videogen.v(34) " "Verilog HDL Declaration information at videogen.v(34): object \"V_cnt\" differs only in case from object \"v_cnt\" in the same scope" {  } { { "rtl/videogen.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/videogen.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1515467068921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/videogen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/videogen.v" { { "Info" "ISGN_ENTITY_NAME" "1 videogen " "Found entity 1: videogen" {  } { { "rtl/videogen.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/videogen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068921 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2s_upsampler.v(146) " "Verilog HDL information at i2s_upsampler.v(146): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/i2s_upsampler.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1515467068922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/i2s_upsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/i2s_upsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_upsampler " "Found entity 1: i2s_upsampler" {  } { { "rtl/i2s_upsampler.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cps2_digiav.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cps2_digiav.v" { { "Info" "ISGN_ENTITY_NAME" "1 cps2_digiav " "Found entity 1: cps2_digiav" {  } { { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pll_i2s.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pll_i2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_i2s " "Found entity 1: pll_i2s" {  } { { "rtl/pll_i2s.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/pll_i2s.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pll_pclk.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pll_pclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_pclk " "Found entity 1: pll_pclk" {  } { { "rtl/pll_pclk.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/pll_pclk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pll_pclk_hdtv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pll_pclk_hdtv.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_pclk_hdtv " "Found entity 1: pll_pclk_hdtv" {  } { { "rtl/pll_pclk_hdtv.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/pll_pclk_hdtv.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/sys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/sys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068929 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/sys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/sys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/sys/submodules/altera_merlin_master_agent.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/sys/submodules/altera_merlin_master_translator.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/sys/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/sys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sys/submodules/altera_reset_controller.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sys/submodules/altera_reset_synchronizer.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/sys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/sys/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/sys/submodules/i2c_master_top.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "db/ip/sys/submodules/i2c_opencores.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_irq_mapper " "Found entity 1: sys_irq_mapper" {  } { { "db/ip/sys/submodules/sys_irq_mapper.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/sys/submodules/sys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_jtag_uart_0_sim_scfifo_w " "Found entity 1: sys_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068944 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_jtag_uart_0_scfifo_w " "Found entity 2: sys_jtag_uart_0_scfifo_w" {  } { { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068944 ""} { "Info" "ISGN_ENTITY_NAME" "3 sys_jtag_uart_0_sim_scfifo_r " "Found entity 3: sys_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068944 ""} { "Info" "ISGN_ENTITY_NAME" "4 sys_jtag_uart_0_scfifo_r " "Found entity 4: sys_jtag_uart_0_scfifo_r" {  } { { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068944 ""} { "Info" "ISGN_ENTITY_NAME" "5 sys_jtag_uart_0 " "Found entity 5: sys_jtag_uart_0" {  } { { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_mm_interconnect_0 " "Found entity 1: sys_mm_interconnect_0" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_mm_interconnect_0_cmd_demux " "Found entity 1: sys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: sys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_mm_interconnect_0_cmd_mux " "Found entity 1: sys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: sys_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1515467068956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1515467068956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_mm_interconnect_0_router_default_decode " "Found entity 1: sys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068957 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_mm_interconnect_0_router " "Found entity 2: sys_mm_interconnect_0_router" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router_001.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1515467068957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router_001.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1515467068957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: sys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router_001.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068958 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_mm_interconnect_0_router_001 " "Found entity 2: sys_mm_interconnect_0_router_001" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router_001.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router_002.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1515467068958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router_002.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1515467068958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: sys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router_002.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068959 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_mm_interconnect_0_router_002 " "Found entity 2: sys_mm_interconnect_0_router_002" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router_002.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at sys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router_004.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1515467068959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at sys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router_004.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1515467068959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_mm_interconnect_0_router_004_default_decode " "Found entity 1: sys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router_004.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068960 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_mm_interconnect_0_router_004 " "Found entity 2: sys_mm_interconnect_0_router_004" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router_004.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_mm_interconnect_0_rsp_demux " "Found entity 1: sys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_mm_interconnect_0_rsp_mux " "Found entity 1: sys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: sys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_nios2_gen2_0 " "Found entity 1: sys_nios2_gen2_0" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: sys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: sys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "3 sys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: sys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "4 sys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: sys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "5 sys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: sys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "6 sys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: sys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "7 sys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: sys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "8 sys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: sys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "9 sys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: sys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "10 sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "11 sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "12 sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "13 sys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: sys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "14 sys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: sys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "15 sys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: sys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "16 sys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: sys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "17 sys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: sys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "18 sys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: sys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "19 sys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: sys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "20 sys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: sys_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""} { "Info" "ISGN_ENTITY_NAME" "21 sys_nios2_gen2_0_cpu " "Found entity 21: sys_nios2_gen2_0_cpu" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: sys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: sys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: sys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_nios2_gen2_0_cpu_test_bench " "Found entity 1: sys_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_onchip_memory2_0 " "Found entity 1: sys_onchip_memory2_0" {  } { { "db/ip/sys/submodules/sys_onchip_memory2_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pio_0 " "Found entity 1: sys_pio_0" {  } { { "db/ip/sys/submodules/sys_pio_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/submodules/sys_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/submodules/sys_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pio_1 " "Found entity 1: sys_pio_1" {  } { { "db/ip/sys/submodules/sys_pio_1.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sys/sys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sys/sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys " "Found entity 1: sys" {  } { { "db/ip/sys/sys.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467068983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467068983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h_unstable scanconverter.v(309) " "Verilog HDL Implicit Net warning at scanconverter.v(309): created implicit net for \"h_unstable\"" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 309 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467068983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cps2_digiav " "Elaborating entity \"cps2_digiav\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1515467069074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys sys:sys_inst " "Elaborating entity \"sys\" for hierarchy \"sys:sys_inst\"" {  } { { "rtl/cps2_digiav.v" "sys_inst" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores sys:sys_inst\|i2c_opencores:i2c_opencores_0 " "Elaborating entity \"i2c_opencores\" for hierarchy \"sys:sys_inst\|i2c_opencores:i2c_opencores_0\"" {  } { { "db/ip/sys/sys.v" "i2c_opencores_0" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/sys.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\"" {  } { { "db/ip/sys/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "db/ip/sys/submodules/i2c_master_top.v" "byte_controller" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "db/ip/sys/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069141 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "db/ip/sys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1515467069143 "|cps2_digiav|sys:sys_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_jtag_uart_0 sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"sys_jtag_uart_0\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/sys/sys.v" "jtag_uart_0" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/sys.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_jtag_uart_0_scfifo_w sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w " "Elaborating entity \"sys_jtag_uart_0_scfifo_w\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/sys/submodules/sys_jtag_uart_0.v" "the_sys_jtag_uart_0_scfifo_w" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/sys/submodules/sys_jtag_uart_0.v" "wfifo" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467069406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467069406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467069406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467069406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467069406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467069406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467069406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467069406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467069406 ""}  } { { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515467069406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069414 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\] " "Elaborating entity \"lpm_ff\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[31\]" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069426 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\] sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\]\", which is child of megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069510 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5tc " "Found entity 1: mux_5tc" {  } { { "db/mux_5tc.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/mux_5tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467069560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467069560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5tc sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_5tc:auto_generated " "Elaborating entity \"mux_5tc\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_5tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4bf " "Found entity 1: cntr_4bf" {  } { { "db/cntr_4bf.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/cntr_4bf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467069636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467069636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4bf sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_4bf:auto_generated " "Elaborating entity \"cntr_4bf\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_4bf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069652 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069663 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fefifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_afg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_afg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_afg " "Found entity 1: cmpr_afg" {  } { { "db/cmpr_afg.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/cmpr_afg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467069704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467069704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_afg sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_afg:auto_generated " "Elaborating entity \"cmpr_afg\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_afg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069710 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_w:the_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fefifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_jtag_uart_0_scfifo_r sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_r:the_sys_jtag_uart_0_scfifo_r " "Elaborating entity \"sys_jtag_uart_0_scfifo_r\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|sys_jtag_uart_0_scfifo_r:the_sys_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/sys/submodules/sys_jtag_uart_0.v" "the_sys_jtag_uart_0_scfifo_r" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467069721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/sys/submodules/sys_jtag_uart_0.v" "sys_jtag_uart_0_alt_jtag_atlantic" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 5 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 5 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070049 ""}  } { { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515467070049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070473 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"sys:sys_inst\|sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0 sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"sys_nios2_gen2_0\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/sys/sys.v" "nios2_gen2_0" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/sys.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"sys_nios2_gen2_0_cpu\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0.v" "cpu" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_test_bench sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_test_bench:the_sys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"sys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_test_bench:the_sys_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_test_bench" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_register_bank_a_module sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_register_bank_a_module:sys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"sys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_register_bank_a_module:sys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "sys_nios2_gen2_0_cpu_register_bank_a" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_register_bank_a_module:sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_register_bank_a_module:sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_register_bank_a_module:sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_register_bank_a_module:sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_register_bank_a_module:sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_register_bank_a_module:sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070679 ""}  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515467070679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467070720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467070720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_register_bank_a_module:sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_register_bank_a_module:sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_register_bank_b_module sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_register_bank_b_module:sys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"sys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_register_bank_b_module:sys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "sys_nios2_gen2_0_cpu_register_bank_b" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_nios2_oci sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"sys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_nios2_oci" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_nios2_oci_debug sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"sys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467070790 ""}  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515467070790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_nios2_oci_break sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_break:the_sys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"sys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_break:the_sys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_nios2_oci_xbrk sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_sys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"sys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_sys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_nios2_oci_dbrk sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_sys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"sys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_sys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_nios2_oci_itrace sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_itrace:the_sys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"sys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_itrace:the_sys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_nios2_oci_dtrace sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"sys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_nios2_oci_td_mode sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sys_nios2_gen2_0_cpu_nios2_oci_dtrace\|sys_nios2_gen2_0_cpu_nios2_oci_td_mode:sys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sys_nios2_gen2_0_cpu_nios2_oci_dtrace\|sys_nios2_gen2_0_cpu_nios2_oci_td_mode:sys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "sys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_nios2_oci_fifo sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"sys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_nios2_oci_pib sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_pib:the_sys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"sys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_pib:the_sys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_nios2_oci_im sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_im:the_sys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"sys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_oci_im:the_sys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_nios2_avalon_reg sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_avalon_reg:the_sys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"sys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_avalon_reg:the_sys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_nios2_ocimem sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_ocimem:the_sys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"sys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_ocimem:the_sys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_ociram_sp_ram_module sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_ocimem:the_sys_nios2_gen2_0_cpu_nios2_ocimem\|sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"sys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_ocimem:the_sys_nios2_gen2_0_cpu_nios2_ocimem\|sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "sys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467070977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_ocimem:the_sys_nios2_gen2_0_cpu_nios2_ocimem\|sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_ocimem:the_sys_nios2_gen2_0_cpu_nios2_ocimem\|sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_ocimem:the_sys_nios2_gen2_0_cpu_nios2_ocimem\|sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_ocimem:the_sys_nios2_gen2_0_cpu_nios2_ocimem\|sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_ocimem:the_sys_nios2_gen2_0_cpu_nios2_ocimem\|sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_ocimem:the_sys_nios2_gen2_0_cpu_nios2_ocimem\|sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071015 ""}  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515467071015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467071055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467071055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_ocimem:the_sys_nios2_gen2_0_cpu_nios2_ocimem\|sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_nios2_ocimem:the_sys_nios2_gen2_0_cpu_nios2_ocimem\|sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_debug_slave_wrapper sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"sys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "the_sys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_debug_slave_tck sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sys_nios2_gen2_0_cpu_debug_slave_tck:the_sys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"sys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sys_nios2_gen2_0_cpu_debug_slave_tck:the_sys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_sys_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_nios2_gen2_0_cpu_debug_slave_sysclk sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_sys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"sys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_sys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_sys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "sys_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071149 ""}  } { { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515467071149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071150 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sys:sys_inst\|sys_nios2_gen2_0:nios2_gen2_0\|sys_nios2_gen2_0_cpu:cpu\|sys_nios2_gen2_0_cpu_nios2_oci:the_sys_nios2_gen2_0_cpu_nios2_oci\|sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_onchip_memory2_0 sys:sys_inst\|sys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"sys_onchip_memory2_0\" for hierarchy \"sys:sys_inst\|sys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/sys/sys.v" "onchip_memory2_0" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/sys.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sys:sys_inst\|sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sys:sys_inst\|sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sys/submodules/sys_onchip_memory2_0.v" "the_altsyncram" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys:sys_inst\|sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sys:sys_inst\|sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sys/submodules/sys_onchip_memory2_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys:sys_inst\|sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"sys:sys_inst\|sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"sys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467071420 ""}  } { { "db/ip/sys/submodules/sys_onchip_memory2_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515467071420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vog1 " "Found entity 1: altsyncram_vog1" {  } { { "db/altsyncram_vog1.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/altsyncram_vog1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467071460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467071460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vog1 sys:sys_inst\|sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vog1:auto_generated " "Elaborating entity \"altsyncram_vog1\" for hierarchy \"sys:sys_inst\|sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071461 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "sys_onchip_memory2_0.hex 512 10 " "Width of data items in \"sys_onchip_memory2_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 512 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 sys_onchip_memory2_0.hex " "Data at line (2) of memory initialization file \"sys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" "" { Text "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1515467071482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 sys_onchip_memory2_0.hex " "Data at line (3) of memory initialization file \"sys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" "" { Text "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1515467071482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 sys_onchip_memory2_0.hex " "Data at line (4) of memory initialization file \"sys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" "" { Text "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1515467071482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 sys_onchip_memory2_0.hex " "Data at line (5) of memory initialization file \"sys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" "" { Text "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1515467071482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 sys_onchip_memory2_0.hex " "Data at line (6) of memory initialization file \"sys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" "" { Text "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1515467071482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 sys_onchip_memory2_0.hex " "Data at line (7) of memory initialization file \"sys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" "" { Text "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1515467071482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 sys_onchip_memory2_0.hex " "Data at line (8) of memory initialization file \"sys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" "" { Text "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1515467071482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 sys_onchip_memory2_0.hex " "Data at line (9) of memory initialization file \"sys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" "" { Text "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1515467071482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 sys_onchip_memory2_0.hex " "Data at line (10) of memory initialization file \"sys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" "" { Text "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1515467071482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 sys_onchip_memory2_0.hex " "Data at line (11) of memory initialization file \"sys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" "" { Text "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1515467071482 ""}  } { { "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" "" { Text "/home/andrew/FAB/cps2_digiav/software/sys_controller/mem_init/sys_onchip_memory2_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1515467071482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pio_0 sys:sys_inst\|sys_pio_0:pio_0 " "Elaborating entity \"sys_pio_0\" for hierarchy \"sys:sys_inst\|sys_pio_0:pio_0\"" {  } { { "db/ip/sys/sys.v" "pio_0" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/sys.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pio_1 sys:sys_inst\|sys_pio_1:pio_1 " "Elaborating entity \"sys_pio_1\" for hierarchy \"sys:sys_inst\|sys_pio_1:pio_1\"" {  } { { "db/ip/sys/sys.v" "pio_1" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/sys.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0 sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sys_mm_interconnect_0\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/sys/sys.v" "mm_interconnect_0" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/sys.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "i2c_opencores_0_avalon_slave_0_translator" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 1525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467071974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_router sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_router:router " "Elaborating entity \"sys_mm_interconnect_0_router\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_router:router\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "router" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 2416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_router_default_decode sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_router:router\|sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sys_mm_interconnect_0_router_default_decode\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_router:router\|sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_router_001 sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"sys_mm_interconnect_0_router_001\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "router_001" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 2432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_router_001_default_decode sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_router_001:router_001\|sys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"sys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_router_001:router_001\|sys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_router_002 sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sys_mm_interconnect_0_router_002\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "router_002" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 2448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_router_002_default_decode sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_router_002:router_002\|sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_router_002:router_002\|sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_router_004 sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"sys_mm_interconnect_0_router_004\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "router_004" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_router_004_default_decode sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_router_004:router_004\|sys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"sys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_router_004:router_004\|sys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_cmd_demux sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sys_mm_interconnect_0_cmd_demux\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "cmd_demux" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 2619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_cmd_demux_001 sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"sys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 2642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_cmd_mux sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sys_mm_interconnect_0_cmd_mux\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "cmd_mux" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_cmd_mux_002 sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"sys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_rsp_demux sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sys_mm_interconnect_0_rsp_demux\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "rsp_demux" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 2807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_rsp_mux sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sys_mm_interconnect_0_rsp_mux\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "rsp_mux" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 2997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_rsp_mux_001 sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"sys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 3020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_avalon_st_adapter sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0.v" 3049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sys:sys_inst\|sys_mm_interconnect_0:mm_interconnect_0\|sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/sys/submodules/sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_irq_mapper sys:sys_inst\|sys_irq_mapper:irq_mapper " "Elaborating entity \"sys_irq_mapper\" for hierarchy \"sys:sys_inst\|sys_irq_mapper:irq_mapper\"" {  } { { "db/ip/sys/sys.v" "irq_mapper" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/sys.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sys:sys_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sys:sys_inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/sys/sys.v" "rst_controller" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/sys.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sys:sys_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sys:sys_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/sys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sys:sys_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sys:sys_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/sys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanconverter scanconverter:scanconverter_inst " "Elaborating entity \"scanconverter\" for hierarchy \"scanconverter:scanconverter_inst\"" {  } { { "rtl/cps2_digiav.v" "scanconverter_inst" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_unstable scanconverter.v(309) " "Verilog HDL or VHDL warning at scanconverter.v(309): object \"h_unstable\" assigned a value but never read" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515467072220 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pclk_2x scanconverter.v(78) " "Verilog HDL warning at scanconverter.v(78): object pclk_2x used but never assigned" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 78 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1515467072220 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pclk_2x_lock scanconverter.v(79) " "Verilog HDL warning at scanconverter.v(79): object pclk_2x_lock used but never assigned" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 79 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1515467072220 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_1x scanconverter.v(85) " "Verilog HDL or VHDL warning at scanconverter.v(85): object \"R_1x\" assigned a value but never read" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515467072220 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G_1x scanconverter.v(85) " "Verilog HDL or VHDL warning at scanconverter.v(85): object \"G_1x\" assigned a value but never read" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515467072220 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_1x scanconverter.v(85) " "Verilog HDL or VHDL warning at scanconverter.v(85): object \"B_1x\" assigned a value but never read" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515467072220 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F_1x scanconverter.v(85) " "Verilog HDL or VHDL warning at scanconverter.v(85): object \"F_1x\" assigned a value but never read" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515467072220 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VSYNC_in_L scanconverter.v(90) " "Verilog HDL or VHDL warning at scanconverter.v(90): object \"VSYNC_in_L\" assigned a value but never read" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515467072221 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HSYNC_1x scanconverter.v(91) " "Verilog HDL or VHDL warning at scanconverter.v(91): object \"HSYNC_1x\" assigned a value but never read" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515467072221 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VSYNC_1x scanconverter.v(92) " "Verilog HDL or VHDL warning at scanconverter.v(92): object \"VSYNC_1x\" assigned a value but never read" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515467072221 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DE_1x scanconverter.v(93) " "Verilog HDL or VHDL warning at scanconverter.v(93): object \"DE_1x\" assigned a value but never read" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515467072221 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vcnt_2x_ref scanconverter.v(103) " "Verilog HDL warning at scanconverter.v(103): object vcnt_2x_ref used but never assigned" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 103 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1515467072221 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "col_id_act scanconverter.v(106) " "Verilog HDL warning at scanconverter.v(106): object col_id_act used but never assigned" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 106 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1515467072221 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vmax scanconverter.v(109) " "Verilog HDL or VHDL warning at scanconverter.v(109): object \"vmax\" assigned a value but never read" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515467072221 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 scanconverter.v(199) " "Verilog HDL assignment warning at scanconverter.v(199): truncated value with size 32 to match size of target (12)" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072222 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 scanconverter.v(229) " "Verilog HDL assignment warning at scanconverter.v(229): truncated value with size 32 to match size of target (12)" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072222 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scanconverter.v(189) " "Verilog HDL Case Statement information at scanconverter.v(189): all case item expressions in this case statement are onehot" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 189 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1515467072223 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 scanconverter.v(239) " "Verilog HDL assignment warning at scanconverter.v(239): truncated value with size 12 to match size of target (10)" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072223 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 scanconverter.v(240) " "Verilog HDL assignment warning at scanconverter.v(240): truncated value with size 32 to match size of target (10)" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072223 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 scanconverter.v(403) " "Verilog HDL assignment warning at scanconverter.v(403): truncated value with size 32 to match size of target (11)" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072228 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 scanconverter.v(430) " "Verilog HDL assignment warning at scanconverter.v(430): truncated value with size 32 to match size of target (11)" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072229 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vcnt_2x_ref 0 scanconverter.v(103) " "Net \"vcnt_2x_ref\" at scanconverter.v(103) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1515467072233 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col_id_act 0 scanconverter.v(106) " "Net \"col_id_act\" at scanconverter.v(106) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 106 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1515467072233 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pclk_2x 0 scanconverter.v(78) " "Net \"pclk_2x\" at scanconverter.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1515467072234 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pclk_2x_lock 0 scanconverter.v(79) " "Net \"pclk_2x_lock\" at scanconverter.v(79) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1515467072234 "|cps2_digiav|scanconverter:scanconverter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linebuf scanconverter:scanconverter_inst\|linebuf:linebuf_rgb " "Elaborating entity \"linebuf\" for hierarchy \"scanconverter:scanconverter_inst\|linebuf:linebuf_rgb\"" {  } { { "rtl/scanconverter.v" "linebuf_rgb" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram scanconverter:scanconverter_inst\|linebuf:linebuf_rgb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"scanconverter:scanconverter_inst\|linebuf:linebuf_rgb\|altsyncram:altsyncram_component\"" {  } { { "rtl/linebuf.v" "altsyncram_component" { Text "/home/andrew/FAB/cps2_digiav/rtl/linebuf.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scanconverter:scanconverter_inst\|linebuf:linebuf_rgb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"scanconverter:scanconverter_inst\|linebuf:linebuf_rgb\|altsyncram:altsyncram_component\"" {  } { { "rtl/linebuf.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/linebuf.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scanconverter:scanconverter_inst\|linebuf:linebuf_rgb\|altsyncram:altsyncram_component " "Instantiated megafunction \"scanconverter:scanconverter_inst\|linebuf:linebuf_rgb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072301 ""}  } { { "rtl/linebuf.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/linebuf.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515467072301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_inj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_inj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_inj1 " "Found entity 1: altsyncram_inj1" {  } { { "db/altsyncram_inj1.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/altsyncram_inj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467072339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467072339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_inj1 scanconverter:scanconverter_inst\|linebuf:linebuf_rgb\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated " "Elaborating entity \"altsyncram_inj1\" for hierarchy \"scanconverter:scanconverter_inst\|linebuf:linebuf_rgb\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_pclk pll_pclk:pll_pclk_inst " "Elaborating entity \"pll_pclk\" for hierarchy \"pll_pclk:pll_pclk_inst\"" {  } { { "rtl/cps2_digiav.v" "pll_pclk_inst" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_pclk:pll_pclk_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_pclk:pll_pclk_inst\|altpll:altpll_component\"" {  } { { "rtl/pll_pclk.v" "altpll_component" { Text "/home/andrew/FAB/cps2_digiav/rtl/pll_pclk.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_pclk:pll_pclk_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_pclk:pll_pclk_inst\|altpll:altpll_component\"" {  } { { "rtl/pll_pclk.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/pll_pclk.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_pclk:pll_pclk_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_pclk:pll_pclk_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type HIGH " "Parameter \"bandwidth_type\" = \"HIGH\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 16 " "Parameter \"clk0_divide_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 62500 " "Parameter \"inclk0_input_frequency\" = \"62500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_pclk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_pclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072409 ""}  } { { "rtl/pll_pclk.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/pll_pclk.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515467072409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_pclk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_pclk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_pclk_altpll " "Found entity 1: pll_pclk_altpll" {  } { { "db/pll_pclk_altpll.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/pll_pclk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467072448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467072448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_pclk_altpll pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated " "Elaborating entity \"pll_pclk_altpll\" for hierarchy \"pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videogen videogen:vg0 " "Elaborating entity \"videogen\" for hierarchy \"videogen:vg0\"" {  } { { "rtl/cps2_digiav.v" "vg0" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 videogen.v(80) " "Verilog HDL assignment warning at videogen.v(80): truncated value with size 12 to match size of target (11)" {  } { { "rtl/videogen.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/videogen.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072463 "|cps2_digiav|videogen:vg0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 videogen.v(107) " "Verilog HDL assignment warning at videogen.v(107): truncated value with size 32 to match size of target (12)" {  } { { "rtl/videogen.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/videogen.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072464 "|cps2_digiav|videogen:vg0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 videogen.v(112) " "Verilog HDL assignment warning at videogen.v(112): truncated value with size 32 to match size of target (1)" {  } { { "rtl/videogen.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/videogen.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072464 "|cps2_digiav|videogen:vg0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 videogen.v(135) " "Verilog HDL assignment warning at videogen.v(135): truncated value with size 32 to match size of target (11)" {  } { { "rtl/videogen.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/videogen.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072464 "|cps2_digiav|videogen:vg0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 videogen.v(140) " "Verilog HDL assignment warning at videogen.v(140): truncated value with size 32 to match size of target (1)" {  } { { "rtl/videogen.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/videogen.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072464 "|cps2_digiav|videogen:vg0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 videogen.v(159) " "Verilog HDL assignment warning at videogen.v(159): truncated value with size 32 to match size of target (8)" {  } { { "rtl/videogen.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/videogen.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072465 "|cps2_digiav|videogen:vg0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 videogen.v(170) " "Verilog HDL assignment warning at videogen.v(170): truncated value with size 8 to match size of target (1)" {  } { { "rtl/videogen.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/videogen.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072465 "|cps2_digiav|videogen:vg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_upsampler i2s_upsampler:upsampler0 " "Elaborating entity \"i2s_upsampler\" for hierarchy \"i2s_upsampler:upsampler0\"" {  } { { "rtl/cps2_digiav.v" "upsampler0" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072471 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_len_exp i2s_upsampler.v(60) " "Verilog HDL or VHDL warning at i2s_upsampler.v(60): object \"dbg_len_exp\" assigned a value but never read" {  } { { "rtl/i2s_upsampler.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515467072472 "|cps2_digiav|i2s_upsampler:upsampler0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_frame_exp i2s_upsampler.v(61) " "Verilog HDL or VHDL warning at i2s_upsampler.v(61): object \"dbg_frame_exp\" assigned a value but never read" {  } { { "rtl/i2s_upsampler.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515467072472 "|cps2_digiav|i2s_upsampler:upsampler0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_fifo_ovf i2s_upsampler.v(63) " "Verilog HDL or VHDL warning at i2s_upsampler.v(63): object \"dbg_fifo_ovf\" assigned a value but never read" {  } { { "rtl/i2s_upsampler.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515467072472 "|cps2_digiav|i2s_upsampler:upsampler0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_fifo_unf i2s_upsampler.v(64) " "Verilog HDL or VHDL warning at i2s_upsampler.v(64): object \"dbg_fifo_unf\" assigned a value but never read" {  } { { "rtl/i2s_upsampler.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515467072472 "|cps2_digiav|i2s_upsampler:upsampler0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2s_upsampler.v(99) " "Verilog HDL assignment warning at i2s_upsampler.v(99): truncated value with size 32 to match size of target (5)" {  } { { "rtl/i2s_upsampler.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072473 "|cps2_digiav|i2s_upsampler:upsampler0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2s_upsampler.v(104) " "Verilog HDL assignment warning at i2s_upsampler.v(104): truncated value with size 32 to match size of target (5)" {  } { { "rtl/i2s_upsampler.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072473 "|cps2_digiav|i2s_upsampler:upsampler0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 i2s_upsampler.v(117) " "Verilog HDL assignment warning at i2s_upsampler.v(117): truncated value with size 32 to match size of target (7)" {  } { { "rtl/i2s_upsampler.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072474 "|cps2_digiav|i2s_upsampler:upsampler0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 i2s_upsampler.v(128) " "Verilog HDL assignment warning at i2s_upsampler.v(128): truncated value with size 32 to match size of target (7)" {  } { { "rtl/i2s_upsampler.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072474 "|cps2_digiav|i2s_upsampler:upsampler0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2s_upsampler.v(133) " "Verilog HDL assignment warning at i2s_upsampler.v(133): truncated value with size 32 to match size of target (8)" {  } { { "rtl/i2s_upsampler.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072474 "|cps2_digiav|i2s_upsampler:upsampler0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2s_upsampler.v(177) " "Verilog HDL assignment warning at i2s_upsampler.v(177): truncated value with size 32 to match size of target (3)" {  } { { "rtl/i2s_upsampler.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072475 "|cps2_digiav|i2s_upsampler:upsampler0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2s_upsampler.v(182) " "Verilog HDL assignment warning at i2s_upsampler.v(182): truncated value with size 32 to match size of target (3)" {  } { { "rtl/i2s_upsampler.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072475 "|cps2_digiav|i2s_upsampler:upsampler0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2s_upsampler.v(200) " "Verilog HDL assignment warning at i2s_upsampler.v(200): truncated value with size 32 to match size of target (5)" {  } { { "rtl/i2s_upsampler.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072476 "|cps2_digiav|i2s_upsampler:upsampler0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2s_upsampler.v(205) " "Verilog HDL assignment warning at i2s_upsampler.v(205): truncated value with size 32 to match size of target (5)" {  } { { "rtl/i2s_upsampler.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072476 "|cps2_digiav|i2s_upsampler:upsampler0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_i2s i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst " "Elaborating entity \"pll_i2s\" for hierarchy \"i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\"" {  } { { "rtl/i2s_upsampler.v" "pll_i2s_inst" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\|altpll:altpll_component\"" {  } { { "rtl/pll_i2s.v" "altpll_component" { Text "/home/andrew/FAB/cps2_digiav/rtl/pll_i2s.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\|altpll:altpll_component\"" {  } { { "rtl/pll_i2s.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/pll_i2s.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\|altpll:altpll_component " "Instantiated megafunction \"i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 200000 " "Parameter \"inclk0_input_frequency\" = \"200000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_i2s " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_i2s\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467072519 ""}  } { { "rtl/pll_i2s.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/pll_i2s.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515467072519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_i2s_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_i2s_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_i2s_altpll " "Found entity 1: pll_i2s_altpll" {  } { { "db/pll_i2s_altpll.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/pll_i2s_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467072557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467072557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_i2s_altpll i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\|altpll:altpll_component\|pll_i2s_altpll:auto_generated " "Elaborating entity \"pll_i2s_altpll\" for hierarchy \"i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\|altpll:altpll_component\|pll_i2s_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_debounce btn_debounce:deb0 " "Elaborating entity \"btn_debounce\" for hierarchy \"btn_debounce:deb0\"" {  } { { "rtl/cps2_digiav.v" "deb0" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467072562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 btn_debounce.v(36) " "Verilog HDL assignment warning at btn_debounce.v(36): truncated value with size 32 to match size of target (15)" {  } { { "rtl/btn_debounce.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/btn_debounce.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1515467072562 "|cps2_digiav|btn_debounce:deb0"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1515467074172 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.01.08.19:04:38 Progress: Loading sldb2ff7b3c/alt_sld_fab_wrapper_hw.tcl " "2018.01.08.19:04:38 Progress: Loading sldb2ff7b3c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467078503 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467080571 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467080773 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467081556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467081652 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467081752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467081872 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467081876 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467081877 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1515467082543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb2ff7b3c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb2ff7b3c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb2ff7b3c/alt_sld_fab.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sldb2ff7b3c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467082819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467082819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467082908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467082908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467082909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467082909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467082973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467082973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467083066 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467083066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467083066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sldb2ff7b3c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467083135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467083135 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "i2s_upsampler:upsampler0\|samplebuf_r " "RAM logic \"i2s_upsampler:upsampler0\|samplebuf_r\" is uninferred due to asynchronous read logic" {  } { { "rtl/i2s_upsampler.v" "samplebuf_r" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 44 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1515467085624 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "i2s_upsampler:upsampler0\|samplebuf_l " "RAM logic \"i2s_upsampler:upsampler0\|samplebuf_l\" is uninferred due to asynchronous read logic" {  } { { "rtl/i2s_upsampler.v" "samplebuf_l" { Text "/home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v" 43 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1515467085624 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1515467085624 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "scanconverter:scanconverter_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scanconverter:scanconverter_inst\|Mult0\"" {  } { { "rtl/scanconverter.v" "Mult0" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1515467087175 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scanconverter:scanconverter_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scanconverter:scanconverter_inst\|Mult1\"" {  } { { "rtl/scanconverter.v" "Mult1" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1515467087175 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scanconverter:scanconverter_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scanconverter:scanconverter_inst\|Mult2\"" {  } { { "rtl/scanconverter.v" "Mult2" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1515467087175 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "scanconverter:scanconverter_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"scanconverter:scanconverter_inst\|Div0\"" {  } { { "rtl/scanconverter.v" "Div0" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 199 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1515467087175 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1515467087175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scanconverter:scanconverter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"scanconverter:scanconverter_inst\|lpm_mult:Mult0\"" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 179 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467087214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scanconverter:scanconverter_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"scanconverter:scanconverter_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467087214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467087214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467087214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467087214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467087214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467087214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467087214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467087214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467087214 ""}  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 179 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515467087214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/mult_l8t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467087251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467087251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scanconverter:scanconverter_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"scanconverter:scanconverter_inst\|lpm_divide:Div0\"" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 199 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467087316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scanconverter:scanconverter_inst\|lpm_divide:Div0 " "Instantiated megafunction \"scanconverter:scanconverter_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467087316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467087316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467087316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515467087316 ""}  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 199 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515467087316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467087352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467087352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467087357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467087357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467087367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467087367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467087418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467087418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515467087456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467087456 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scanconverter:scanconverter_inst\|lpm_mult:Mult2\|mult_l8t:auto_generated\|le5a\[5\] " "Synthesized away node \"scanconverter:scanconverter_inst\|lpm_mult:Mult2\|mult_l8t:auto_generated\|le5a\[5\]\"" {  } { { "db/mult_l8t.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/mult_l8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 179 -1 0 } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515467087545 "|cps2_digiav|scanconverter:scanconverter_inst|lpm_mult:Mult2|mult_l8t:auto_generated|le5a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scanconverter:scanconverter_inst\|lpm_mult:Mult1\|mult_l8t:auto_generated\|le5a\[5\] " "Synthesized away node \"scanconverter:scanconverter_inst\|lpm_mult:Mult1\|mult_l8t:auto_generated\|le5a\[5\]\"" {  } { { "db/mult_l8t.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/mult_l8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 179 -1 0 } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515467087545 "|cps2_digiav|scanconverter:scanconverter_inst|lpm_mult:Mult1|mult_l8t:auto_generated|le5a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scanconverter:scanconverter_inst\|lpm_mult:Mult0\|mult_l8t:auto_generated\|le5a\[5\] " "Synthesized away node \"scanconverter:scanconverter_inst\|lpm_mult:Mult0\|mult_l8t:auto_generated\|le5a\[5\]\"" {  } { { "db/mult_l8t.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/mult_l8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 179 -1 0 } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515467087545 "|cps2_digiav|scanconverter:scanconverter_inst|lpm_mult:Mult0|mult_l8t:auto_generated|le5a[5]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1515467087545 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1515467087545 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scanconverter:scanconverter_inst\|lpm_mult:Mult2\|mult_l8t:auto_generated\|le4a\[6\] " "Synthesized away node \"scanconverter:scanconverter_inst\|lpm_mult:Mult2\|mult_l8t:auto_generated\|le4a\[6\]\"" {  } { { "db/mult_l8t.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/mult_l8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 179 -1 0 } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515467087548 "|cps2_digiav|scanconverter:scanconverter_inst|lpm_mult:Mult2|mult_l8t:auto_generated|le4a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scanconverter:scanconverter_inst\|lpm_mult:Mult2\|mult_l8t:auto_generated\|le5a\[4\] " "Synthesized away node \"scanconverter:scanconverter_inst\|lpm_mult:Mult2\|mult_l8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_l8t.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/mult_l8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 179 -1 0 } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515467087548 "|cps2_digiav|scanconverter:scanconverter_inst|lpm_mult:Mult2|mult_l8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scanconverter:scanconverter_inst\|lpm_mult:Mult1\|mult_l8t:auto_generated\|le4a\[6\] " "Synthesized away node \"scanconverter:scanconverter_inst\|lpm_mult:Mult1\|mult_l8t:auto_generated\|le4a\[6\]\"" {  } { { "db/mult_l8t.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/mult_l8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 179 -1 0 } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515467087548 "|cps2_digiav|scanconverter:scanconverter_inst|lpm_mult:Mult1|mult_l8t:auto_generated|le4a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scanconverter:scanconverter_inst\|lpm_mult:Mult1\|mult_l8t:auto_generated\|le5a\[4\] " "Synthesized away node \"scanconverter:scanconverter_inst\|lpm_mult:Mult1\|mult_l8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_l8t.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/mult_l8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 179 -1 0 } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515467087548 "|cps2_digiav|scanconverter:scanconverter_inst|lpm_mult:Mult1|mult_l8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scanconverter:scanconverter_inst\|lpm_mult:Mult0\|mult_l8t:auto_generated\|le4a\[6\] " "Synthesized away node \"scanconverter:scanconverter_inst\|lpm_mult:Mult0\|mult_l8t:auto_generated\|le4a\[6\]\"" {  } { { "db/mult_l8t.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/mult_l8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 179 -1 0 } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515467087548 "|cps2_digiav|scanconverter:scanconverter_inst|lpm_mult:Mult0|mult_l8t:auto_generated|le4a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scanconverter:scanconverter_inst\|lpm_mult:Mult0\|mult_l8t:auto_generated\|le5a\[4\] " "Synthesized away node \"scanconverter:scanconverter_inst\|lpm_mult:Mult0\|mult_l8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_l8t.tdf" "" { Text "/home/andrew/FAB/cps2_digiav/db/mult_l8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 179 -1 0 } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515467087548 "|cps2_digiav|scanconverter:scanconverter_inst|lpm_mult:Mult0|mult_l8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1515467087548 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1515467087548 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1515467088048 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "117 " "Ignored 117 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "12 " "Ignored 12 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1515467088165 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "105 " "Ignored 105 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1515467088165 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1515467088165 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sys:sys_inst\|i2c_opencores:i2c_opencores_0\|scl_pad_io sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL " "Converted the fanout from the open-drain buffer \"sys:sys_inst\|i2c_opencores:i2c_opencores_0\|scl_pad_io\" to the node \"sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL\" into a wire" {  } { { "db/ip/sys/submodules/i2c_opencores.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_opencores.v" 30 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1515467088189 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1515467088189 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 398 -1 0 } } { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "db/ip/sys/submodules/sys_jtag_uart_0.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "db/ip/sys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.v" 2099 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1515467088212 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1515467088212 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_RST_N VCC " "Pin \"HDMI_TX_RST_N\" is stuck at VCC" {  } { { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515467090057 "|cps2_digiav|HDMI_TX_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_I2S_MCLK GND " "Pin \"HDMI_TX_I2S_MCLK\" is stuck at GND" {  } { { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515467090057 "|cps2_digiav|HDMI_TX_I2S_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1515467090057 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467090340 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "51 " "51 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1515467094440 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1515467094584 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1515467094584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467094718 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrew/FAB/cps2_digiav/output_files/cps2_digiav.map.smsg " "Generated suppressed messages file /home/andrew/FAB/cps2_digiav/output_files/cps2_digiav.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467095406 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1515467096500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515467096500 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT_N " "No output dependent on input pin \"HDMI_TX_INT_N\"" {  } { { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515467097036 "|cps2_digiav|HDMI_TX_INT_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1515467097036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4753 " "Implemented 4753 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1515467097038 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1515467097038 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1515467097038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4542 " "Implemented 4542 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1515467097038 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1515467097038 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1515467097038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1515467097038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1153 " "Peak virtual memory: 1153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1515467097086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  8 19:04:57 2018 " "Processing ended: Mon Jan  8 19:04:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1515467097086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1515467097086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1515467097086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1515467097086 ""}
