#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 19 23:36:59 2025
# Process ID: 18384
# Current directory: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9920 C:\Users\hk\Downloads\FPGAdazuoyepromaxultrasu7zuizhongbantest\FPGAdazuoye\FPGAdazuoye.xpr
# Log file: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/vivado.log
# Journal file: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7/FPGAdazuoye' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
reset_run synth_1
reset_run blk_mem_gen_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
[Wed Nov 19 23:37:33 2025] Launched blk_mem_gen_1_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_1_synth_1: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/blk_mem_gen_1_synth_1/runme.log
synth_1: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/synth_1/runme.log
[Wed Nov 19 23:37:33 2025] Launched impl_1...
Run output will be captured here: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 947.586 ; gain = 41.137
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 9
[Wed Nov 19 23:37:44 2025] Launched synth_1...
Run output will be captured here: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/synth_1/runme.log
[Wed Nov 19 23:37:44 2025] Launched impl_1...
Run output will be captured here: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 995.074 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/impl_1/top_lcd_test.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/impl_1/top_lcd_test.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2253.008 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
[Wed Nov 19 23:44:04 2025] Launched synth_1...
Run output will be captured here: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/synth_1/runme.log
[Wed Nov 19 23:44:04 2025] Launched impl_1...
Run output will be captured here: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/impl_1/top_lcd_test.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/impl_1/top_lcd_test.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2298.289 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
[Wed Nov 19 23:52:51 2025] Launched synth_1...
Run output will be captured here: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/synth_1/runme.log
[Wed Nov 19 23:52:51 2025] Launched impl_1...
Run output will be captured here: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2298.289 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/impl_1/top_lcd_test.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/impl_1/top_lcd_test.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2299.684 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
[Thu Nov 20 00:08:35 2025] Launched synth_1...
Run output will be captured here: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/synth_1/runme.log
[Thu Nov 20 00:08:35 2025] Launched impl_1...
Run output will be captured here: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/impl_1/top_lcd_test.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.641 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
[Thu Nov 20 00:19:37 2025] Launched synth_1...
Run output will be captured here: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/synth_1/runme.log
[Thu Nov 20 00:19:37 2025] Launched impl_1...
Run output will be captured here: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/impl_1/top_lcd_test.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.047 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
[Thu Nov 20 00:24:32 2025] Launched synth_1...
Run output will be captured here: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/synth_1/runme.log
[Thu Nov 20 00:24:32 2025] Launched impl_1...
Run output will be captured here: C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/hk/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbantest/FPGAdazuoye/FPGAdazuoye.runs/impl_1/top_lcd_test.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.367 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 20 00:30:28 2025...
