0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0015: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0019: jmp_imm:
	pc += 0x1, opcode= 0x07
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0027: mov_imm:
	regs[5] = 0xa1e2811b, opcode= 0x04
0x002d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0030: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0033: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0036: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0039: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x003c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x003f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0042: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0045: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0048: mov_imm:
	regs[5] = 0xc731e4bc, opcode= 0x04
0x004f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0054: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0058: jmp_imm:
	pc += 0x1, opcode= 0x07
0x005d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0061: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0066: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x006d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0072: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0078: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x007c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0081: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0084: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0088: jmp_imm:
	pc += 0x1, opcode= 0x07
0x008d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0090: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0093: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0096: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0099: mov_imm:
	regs[5] = 0x22a5216b, opcode= 0x04
0x00a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x00a8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x00ab: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x00ae: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x00b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x00ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x00bd: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x00c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x00c3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x00c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00cc: mov_imm:
	regs[5] = 0xc6bc4c4d, opcode= 0x04
0x00d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x00d5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x00d8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x00de: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x00e4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x00e7: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x00eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x00f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x00f6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x00f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x00fc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x00ff: mov_imm:
	regs[5] = 0xbb47ebeb, opcode= 0x04
0x0105: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0108: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x010b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x010f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0114: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0118: jmp_imm:
	pc += 0x1, opcode= 0x07
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0123: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0126: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0129: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x012d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0132: mov_imm:
	regs[5] = 0x936ceb3f, opcode= 0x04
0x0139: jmp_imm:
	pc += 0x1, opcode= 0x07
0x013e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0141: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0144: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x014a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0150: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0153: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0156: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x015a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x015f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0162: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0166: jmp_imm:
	pc += 0x1, opcode= 0x07
0x016b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x016e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0171: mov_imm:
	regs[5] = 0x97985828, opcode= 0x04
0x0177: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x017b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0180: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0183: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0186: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x018a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x018f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0193: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0198: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x019b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x019e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x01a1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x01a4: mov_imm:
	regs[5] = 0x650727c7, opcode= 0x04
0x01aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x01ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01b3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x01b6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x01bc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x01c2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x01c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01cb: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x01ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x01d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x01d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01da: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x01dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x01e0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x01e3: mov_imm:
	regs[5] = 0x8ce48c6, opcode= 0x04
0x01ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x01f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01f8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x01fb: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x01fe: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0201: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0204: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0208: jmp_imm:
	pc += 0x1, opcode= 0x07
0x020d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0210: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0214: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0219: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x021d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0222: mov_imm:
	regs[5] = 0xdc2663c7, opcode= 0x04
0x0228: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x022c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0231: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0234: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x023a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0240: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0244: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0249: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x024d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0252: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0255: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0258: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x025b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x025e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0261: mov_imm:
	regs[5] = 0x8c2e4784, opcode= 0x04
0x0267: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x026b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0270: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0273: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0276: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0279: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x027d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0282: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0285: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0288: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x028b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x028f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0294: mov_imm:
	regs[5] = 0x81e62c8b, opcode= 0x04
0x029a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x029d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x02a0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x02a6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x02ac: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x02b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02b5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x02b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x02c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x02c4: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x02c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x02ca: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x02cd: mov_imm:
	regs[5] = 0x11c514cd, opcode= 0x04
0x02d4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x02dc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x02df: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x02e2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x02e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x02ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x02f7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x02fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x02fd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0300: mov_imm:
	regs[5] = 0x2ad4468d, opcode= 0x04
0x0306: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x030a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x030f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0312: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0318: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x031e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0321: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0324: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0327: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x032b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0330: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0333: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0336: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0339: mov_imm:
	regs[5] = 0xb34c6471, opcode= 0x04
0x033f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0343: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0348: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x034c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0351: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0354: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0357: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x035a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x035d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0360: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0363: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0367: jmp_imm:
	pc += 0x1, opcode= 0x07
0x036c: mov_imm:
	regs[5] = 0x497387cb, opcode= 0x04
0x0372: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0375: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0378: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x037f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0384: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x038a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x038d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0390: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0393: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0396: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0399: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x039c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x03a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03a5: mov_imm:
	regs[5] = 0x70d46ee8, opcode= 0x04
0x03ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x03ae: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x03b1: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x03b4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x03b8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x03c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x03c9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x03cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x03d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03d5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x03d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03de: mov_imm:
	regs[5] = 0x760d85ce, opcode= 0x04
0x03e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x03e7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x03ea: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x03f0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x03f6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x03f9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x03fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x03ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0402: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0405: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0408: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x040c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0411: mov_imm:
	regs[5] = 0x581cb590, opcode= 0x04
0x0418: jmp_imm:
	pc += 0x1, opcode= 0x07
0x041d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0421: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0426: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0429: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x042c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0430: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0435: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0438: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x043b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x043e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0441: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0444: mov_imm:
	regs[5] = 0x7a6d85b2, opcode= 0x04
0x044a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x044d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0450: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0457: jmp_imm:
	pc += 0x1, opcode= 0x07
0x045c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0462: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0465: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0468: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x046b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x046e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0471: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0474: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0477: mov_imm:
	regs[5] = 0xbce28c49, opcode= 0x04
0x047d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0480: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0483: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0487: jmp_imm:
	pc += 0x1, opcode= 0x07
0x048c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x048f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0492: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0495: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0499: jmp_imm:
	pc += 0x1, opcode= 0x07
0x049e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x04a1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x04a4: mov_imm:
	regs[5] = 0xd7f59813, opcode= 0x04
0x04aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x04ad: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x04b0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x04b6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x04bc: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x04bf: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x04c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x04c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x04c8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x04cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x04d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04da: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x04dd: mov_imm:
	regs[5] = 0x91097b33, opcode= 0x04
0x04e4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x04ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04f2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x04f5: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x04f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04fe: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0501: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0505: jmp_imm:
	pc += 0x1, opcode= 0x07
0x050a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x050d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0511: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0516: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0519: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x051c: mov_imm:
	regs[5] = 0xbc03e9b3, opcode= 0x04
0x0522: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0525: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0528: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x052e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0535: jmp_imm:
	pc += 0x1, opcode= 0x07
0x053a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x053e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0543: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0546: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0549: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x054c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x054f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0553: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0558: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x055b: mov_imm:
	regs[5] = 0x86fd521d, opcode= 0x04
0x0561: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0564: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0567: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x056a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x056d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0571: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0576: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0579: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x057d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0582: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0586: jmp_imm:
	pc += 0x1, opcode= 0x07
0x058b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x058f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0594: mov_imm:
	regs[5] = 0x150b6baa, opcode= 0x04
0x059a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x059d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x05a1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05a6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x05ac: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x05b2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x05b5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x05b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x05bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x05be: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x05c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x05c4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x05c7: mov_imm:
	regs[5] = 0x7e7205d6, opcode= 0x04
0x05cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x05d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05d6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x05d9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x05dc: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x05e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x05e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x05eb: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x05f7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x05fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0600: mov_imm:
	regs[5] = 0x225a856c, opcode= 0x04
0x0606: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x060a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x060f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0612: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0619: jmp_imm:
	pc += 0x1, opcode= 0x07
0x061e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0625: jmp_imm:
	pc += 0x1, opcode= 0x07
0x062a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x062d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0630: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0633: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0636: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0639: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x063d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0642: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0646: jmp_imm:
	pc += 0x1, opcode= 0x07
0x064b: mov_imm:
	regs[5] = 0xfffbd055, opcode= 0x04
0x0652: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0657: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x065a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x065d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0660: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0663: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0666: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x066a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x066f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0672: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0675: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0678: mov_imm:
	regs[5] = 0x3d956936, opcode= 0x04
0x067e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0681: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0684: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x068b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0690: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0696: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0699: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x069c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x06a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x06a8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x06ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x06b4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x06b8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06bd: mov_imm:
	regs[5] = 0xc90352da, opcode= 0x04
0x06c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x06c6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x06ca: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06cf: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x06d2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x06d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x06de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x06e1: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x06e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x06e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06ed: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x06f0: mov_imm:
	regs[5] = 0xef7cd38a, opcode= 0x04
0x06f7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x06ff: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0702: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0708: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x070e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0711: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0714: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0718: jmp_imm:
	pc += 0x1, opcode= 0x07
0x071d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0720: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0723: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0726: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x072a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x072f: mov_imm:
	regs[5] = 0x796f79fe, opcode= 0x04
0x0735: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0738: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x073b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x073f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0744: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0748: jmp_imm:
	pc += 0x1, opcode= 0x07
0x074d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0750: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0753: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0756: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0759: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x075c: mov_imm:
	regs[5] = 0x47dff4d2, opcode= 0x04
0x0762: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0765: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0768: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x076e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0774: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0777: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x077a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x077d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0780: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0783: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0786: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0789: mov_imm:
	regs[5] = 0x4e9aab80, opcode= 0x04
0x0790: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0795: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0799: jmp_imm:
	pc += 0x1, opcode= 0x07
0x079e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x07a1: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x07a4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x07a8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x07b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x07b9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x07bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x07c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07c5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x07c8: mov_imm:
	regs[5] = 0xaa2d1a9d, opcode= 0x04
0x07cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x07d7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x07da: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x07e0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x07e6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x07ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07ef: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x07f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x07f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x07f8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x07fc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0801: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0805: jmp_imm:
	pc += 0x1, opcode= 0x07
0x080a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x080d: mov_imm:
	regs[5] = 0xc124c362, opcode= 0x04
0x0813: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0816: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0819: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x081c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x081f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0823: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0828: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x082c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0831: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0834: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0838: jmp_imm:
	pc += 0x1, opcode= 0x07
0x083d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0840: mov_imm:
	regs[5] = 0xb0fb1cc0, opcode= 0x04
0x0847: jmp_imm:
	pc += 0x1, opcode= 0x07
0x084c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x084f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0852: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0859: jmp_imm:
	pc += 0x1, opcode= 0x07
0x085e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0864: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0867: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x086b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0870: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0873: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0876: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x087a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x087f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0882: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0885: mov_imm:
	regs[5] = 0xf3b97ae0, opcode= 0x04
0x088b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x088e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0892: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0897: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x089a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x089d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x08a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x08a3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x08a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x08a9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x08ac: mov_imm:
	regs[5] = 0x766af297, opcode= 0x04
0x08b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x08b5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x08b8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x08be: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x08c4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x08c7: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x08ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x08cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x08d0: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x08d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x08d6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x08d9: mov_imm:
	regs[5] = 0xb3cc1031, opcode= 0x04
0x08df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x08e2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x08e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08eb: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x08ee: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x08f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x08fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0900: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0903: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0907: jmp_imm:
	pc += 0x1, opcode= 0x07
0x090c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0910: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0915: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0918: mov_imm:
	regs[5] = 0xc0842cad, opcode= 0x04
0x091e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0921: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0924: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x092a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0930: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0933: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0936: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x093a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x093f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0942: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0945: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0949: jmp_imm:
	pc += 0x1, opcode= 0x07
0x094e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0952: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0957: mov_imm:
	regs[5] = 0x51be83f, opcode= 0x04
0x095d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0960: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0964: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0969: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x096c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x096f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0972: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0975: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0978: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x097c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0981: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0984: mov_imm:
	regs[5] = 0xef8f69d6, opcode= 0x04
0x098b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0990: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0993: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0996: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x099d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09a2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x09a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09ae: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x09b1: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x09b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x09b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x09ba: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x09bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x09c0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x09c3: mov_imm:
	regs[5] = 0xbd90cd7d, opcode= 0x04
0x09c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x09cc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x09cf: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x09d2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x09d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x09df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x09e7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x09ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x09ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09f3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x09f6: mov_imm:
	regs[5] = 0xfedab8d0, opcode= 0x04
0x09fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x09ff: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0a03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a08: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0a0f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a14: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0a1a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0a1d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0a20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0a23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a27: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a2c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0a2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0a32: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0a35: mov_imm:
	regs[5] = 0xcb675e72, opcode= 0x04
0x0a3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0a3f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a44: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0a48: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a4d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0a50: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0a53: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0a57: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a5f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0a63: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0a6b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0a6e: mov_imm:
	regs[5] = 0xd1ad70c2, opcode= 0x04
0x0a74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0a77: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0a7b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a80: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0a86: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0a8c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0a8f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0a93: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0a9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a9e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0aa1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0aa5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0aaa: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0aad: mov_imm:
	regs[5] = 0x1e7b5a77, opcode= 0x04
0x0ab3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0ab6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0ab9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0abd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ac2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0ac5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ac9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ace: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0ad1: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0ad4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0ad7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0ada: mov_imm:
	regs[5] = 0x704418d1, opcode= 0x04
0x0ae0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0ae3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0ae6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0aec: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0af2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0af5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0af8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0afb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0aff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b04: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0b08: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0b10: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0b13: mov_imm:
	regs[5] = 0x2217711f, opcode= 0x04
0x0b1a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0b22: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0b25: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0b28: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0b2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0b31: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0b34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0b37: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0b3b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b40: mov_imm:
	regs[5] = 0xacd2d37b, opcode= 0x04
0x0b46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0b49: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0b4c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0b52: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0b58: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0b5c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b61: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0b65: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b6a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b6e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b73: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0b76: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0b79: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0b7d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b82: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0b85: mov_imm:
	regs[5] = 0x242a4922, opcode= 0x04
0x0b8b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0b8e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0b92: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b97: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0b9a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0b9e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ba3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ba6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0baa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0baf: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0bb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0bb5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0bb8: mov_imm:
	regs[5] = 0x635f1bba, opcode= 0x04
0x0bbe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0bc1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0bc4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0bca: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0bd0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0bd3: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0bd7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bdc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0bdf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0be2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0be5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0be8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0beb: mov_imm:
	regs[5] = 0x9e6ed5f9, opcode= 0x04
0x0bf2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bf7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0bfa: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0bfe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c03: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0c07: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c0c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0c0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c15: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0c18: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0c1c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c21: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0c25: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c2a: mov_imm:
	regs[5] = 0xca5a1538, opcode= 0x04
0x0c30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0c33: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0c36: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0c3c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0c43: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c48: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0c4b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0c4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c52: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c5b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c60: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0c63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0c66: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0c6a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c6f: mov_imm:
	regs[5] = 0x4ff6e4fa, opcode= 0x04
0x0c75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0c78: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0c7b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0c7e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0c81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c85: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c8d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0c90: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0c94: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c99: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0c9c: mov_imm:
	regs[5] = 0x3326e5fc, opcode= 0x04
0x0ca2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0ca5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cae: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0cb4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0cba: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0cbd: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0cc0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0cc3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0cc6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0cc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0ccc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0ccf: mov_imm:
	regs[5] = 0x8c6b3bcb, opcode= 0x04
0x0cd5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0cd8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0cdb: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0cde: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0ce2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ce7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ceb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cf0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0cf4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cf9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0cfd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0d05: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0d08: mov_imm:
	regs[5] = 0x7972f433, opcode= 0x04
0x0d0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0d11: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0d14: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0d1b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d20: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0d27: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d2c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0d2f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0d32: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d36: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0d3e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0d41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0d44: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0d47: mov_imm:
	regs[5] = 0xb4529594, opcode= 0x04
0x0d4d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0d51: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d56: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0d5a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d5f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0d62: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0d65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0d6b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0d6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0d72: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d77: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0d7b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d80: mov_imm:
	regs[5] = 0x9c391084, opcode= 0x04
0x0d86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0d8a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d8f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0d92: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0d98: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0d9e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0da1: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0da5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0daa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0dad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0db1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0db6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0db9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0dbc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0dbf: mov_imm:
	regs[5] = 0x4fa4491b, opcode= 0x04
0x0dc5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0dc9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dce: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0dd1: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0dd4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0dd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0dda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0ddd: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0de0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0de4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0de9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0dec: mov_imm:
	regs[5] = 0xf620427c, opcode= 0x04
0x0df3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0df8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0dfc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e01: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0e05: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e0a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0e10: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0e16: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0e19: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0e1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e22: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0e25: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0e28: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0e2b: mov_imm:
	regs[5] = 0x908cac1f, opcode= 0x04
0x0e31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0e35: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e3a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0e3d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0e41: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e46: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0e49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e4d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e55: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0e58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0e5b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0e5e: mov_imm:
	regs[5] = 0x338f7e5c, opcode= 0x04
0x0e64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0e67: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0e6a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0e70: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0e76: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0e79: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0e7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e82: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0e85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0e88: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0e8b: mov_imm:
	regs[5] = 0x1f77804f, opcode= 0x04
0x0e91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0e95: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e9a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0e9d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0ea0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0ea3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ea7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0eac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0eaf: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0eb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0eb5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0eb8: mov_imm:
	regs[5] = 0x61844d71, opcode= 0x04
0x0ebe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0ec1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0ec4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0ecb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ed0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0ed6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0eda: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0edf: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0ee3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ee8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0eeb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0eee: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0ef2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ef7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0efa: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0efd: mov_imm:
	regs[5] = 0xe44843c5, opcode= 0x04
0x0f03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0f06: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0f09: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0f0c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0f10: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f1b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0f1f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0f27: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0f2a: mov_imm:
	regs[5] = 0x7d114271, opcode= 0x04
0x0f30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0f33: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0f37: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f3c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0f42: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0f48: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0f4c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f51: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0f54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f5a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0f5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0f61: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f66: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0f69: mov_imm:
	regs[5] = 0x774719f8, opcode= 0x04
0x0f6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0f72: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0f76: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f7b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0f7e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0f82: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f8e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f93: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0f96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0f9a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f9f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0fa2: mov_imm:
	regs[5] = 0x7fe2e32d, opcode= 0x04
0x0fa8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0fab: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0faf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fb4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0fbb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fc0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0fc6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0fc9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0fcc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0fcf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0fd2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0fd6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fdb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0fde: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0fe1: mov_imm:
	regs[5] = 0x387b8f81, opcode= 0x04
0x0fe7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0feb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ff0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0ff3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0ff6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0ffa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1002: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1005: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1008: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x100b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x100e: mov_imm:
	regs[5] = 0xabb5e034, opcode= 0x04
0x1015: jmp_imm:
	pc += 0x1, opcode= 0x07
0x101a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x101d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1020: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1026: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x102d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1032: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1035: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1038: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x103b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x103e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1042: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1047: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x104a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x104d: mov_imm:
	regs[5] = 0xc0adace5, opcode= 0x04
0x1053: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1056: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x105a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x105f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1062: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1066: jmp_imm:
	pc += 0x1, opcode= 0x07
0x106b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x106e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1071: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1074: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1077: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x107a: mov_imm:
	regs[5] = 0x55a43b82, opcode= 0x04
0x1080: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1083: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1086: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x108d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1092: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1098: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x109c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x10a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x10a8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x10b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10b6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x10b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x10bc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x10bf: mov_imm:
	regs[5] = 0x54819202, opcode= 0x04
0x10c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x10c8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x10cb: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x10ce: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x10d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x10d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x10d7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x10da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x10dd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x10e0: mov_imm:
	regs[5] = 0xc25ac3fb, opcode= 0x04
0x10e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x10ef: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x10f2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x10f8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x10fe: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1101: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1104: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1107: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x110a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x110e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1113: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1116: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x111a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x111f: mov_imm:
	regs[5] = 0x63fea511, opcode= 0x04
0x1125: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1128: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x112b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x112e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1131: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1134: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1137: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x113a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x113d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1140: mov_imm:
	regs[5] = 0x77da45e3, opcode= 0x04
0x1147: jmp_imm:
	pc += 0x1, opcode= 0x07
0x114c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x114f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1152: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1158: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x115e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1161: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1165: jmp_imm:
	pc += 0x1, opcode= 0x07
0x116a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x116e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1173: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1176: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x117a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x117f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1183: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1188: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x118b: mov_imm:
	regs[5] = 0x8594b96c, opcode= 0x04
0x1192: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1197: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x119a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x119e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11a3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x11a6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x11a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x11ad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x11b5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x11b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x11bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11c1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x11c4: mov_imm:
	regs[5] = 0xa589e979, opcode= 0x04
0x11cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x11d3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x11d6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x11dc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x11e2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x11e5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x11e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x11f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x11f4: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x11f8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1200: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1203: mov_imm:
	regs[5] = 0xf416ce8d, opcode= 0x04
0x120a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x120f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1212: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1216: jmp_imm:
	pc += 0x1, opcode= 0x07
0x121b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x121e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1221: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1224: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1227: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x122a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x122d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1230: mov_imm:
	regs[5] = 0x14c5db0a, opcode= 0x04
0x1237: jmp_imm:
	pc += 0x1, opcode= 0x07
0x123c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x123f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1242: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1249: jmp_imm:
	pc += 0x1, opcode= 0x07
0x124e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1254: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1258: jmp_imm:
	pc += 0x1, opcode= 0x07
0x125d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1261: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1266: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1269: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x126c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x126f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1273: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1278: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x127b: mov_imm:
	regs[5] = 0xd0d7e79, opcode= 0x04
0x1281: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1284: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1287: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x128a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x128d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1290: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1294: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1299: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x129c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x129f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x12a2: mov_imm:
	regs[5] = 0xaba1a0e, opcode= 0x04
0x12a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x12ab: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x12ae: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x12b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12ba: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x12c0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x12c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12c9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x12cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x12d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x12d8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x12db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x12de: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x12e1: mov_imm:
	regs[5] = 0x37615298, opcode= 0x04
0x12e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x12f0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x12f4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12f9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x12fc: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x12ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1302: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1305: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1309: jmp_imm:
	pc += 0x1, opcode= 0x07
0x130e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1311: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1314: mov_imm:
	regs[5] = 0x39860fa3, opcode= 0x04
0x131a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x131d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1320: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1326: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x132c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x132f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1332: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1335: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1339: jmp_imm:
	pc += 0x1, opcode= 0x07
0x133e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1341: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1344: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1347: mov_imm:
	regs[5] = 0x3e1327be, opcode= 0x04
0x134d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1350: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1354: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1359: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x135d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1362: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1365: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1369: jmp_imm:
	pc += 0x1, opcode= 0x07
0x136e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1371: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1374: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1377: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x137b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1380: mov_imm:
	regs[5] = 0x6014c5af, opcode= 0x04
0x1386: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x138a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x138f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1392: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1398: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x139e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x13a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x13a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x13a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x13aa: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x13ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x13b6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x13b9: mov_imm:
	regs[5] = 0xfc35741d, opcode= 0x04
0x13bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x13c2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x13c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13cb: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x13ce: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x13d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x13d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x13d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13dd: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x13e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x13e3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x13e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13ec: mov_imm:
	regs[5] = 0x68defb9a, opcode= 0x04
0x13f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x13f5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x13f8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x13fe: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1405: jmp_imm:
	pc += 0x1, opcode= 0x07
0x140a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x140d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1410: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1413: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1416: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x141a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x141f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1423: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1428: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x142b: mov_imm:
	regs[5] = 0xfc7d4bf7, opcode= 0x04
0x1432: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1437: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x143a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x143d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1440: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1443: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1446: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1449: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x144c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1450: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1455: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1459: jmp_imm:
	pc += 0x1, opcode= 0x07
0x145e: mov_imm:
	regs[5] = 0xcdbcd97e, opcode= 0x04
0x1464: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1467: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x146a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1470: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1476: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x147a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x147f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1483: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1488: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x148b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x148e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1491: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1494: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1497: mov_imm:
	regs[5] = 0x7fe1a1ff, opcode= 0x04
0x149e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x14a6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x14a9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x14ac: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x14af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x14b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x14bb: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x14be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x14c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14c7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x14ca: mov_imm:
	regs[5] = 0x2b2651ab, opcode= 0x04
0x14d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x14d3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x14d6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x14dc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14e8: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x14ec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14f1: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x14f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x14fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1503: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1507: jmp_imm:
	pc += 0x1, opcode= 0x07
0x150c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x150f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1513: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1518: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x151b: mov_imm:
	regs[5] = 0xeddff186, opcode= 0x04
0x1521: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1524: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1527: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x152b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1530: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1533: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1536: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x153a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x153f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1542: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1545: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1549: jmp_imm:
	pc += 0x1, opcode= 0x07
0x154e: mov_imm:
	regs[5] = 0xb81104bd, opcode= 0x04
0x1555: jmp_imm:
	pc += 0x1, opcode= 0x07
0x155a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x155e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1563: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1566: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x156d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1572: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1578: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x157b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x157e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1581: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1584: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1588: jmp_imm:
	pc += 0x1, opcode= 0x07
0x158d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1590: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1594: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1599: mov_imm:
	regs[5] = 0x43f8f3f1, opcode= 0x04
0x159f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x15a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15a8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x15ab: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x15af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15b4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x15b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x15ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x15bd: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x15c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x15c9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x15cc: mov_imm:
	regs[5] = 0xef2ab938, opcode= 0x04
0x15d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x15db: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x15de: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x15e4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x15ea: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x15ed: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x15f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x15f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x15f6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x15f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x15fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1602: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1605: mov_imm:
	regs[5] = 0xcafcf811, opcode= 0x04
0x160b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x160e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1611: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1614: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1617: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x161b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1620: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1623: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1626: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1629: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x162d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1632: mov_imm:
	regs[5] = 0xc7d99dcf, opcode= 0x04
0x1638: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x163c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1641: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1644: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x164b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1650: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1656: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1659: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x165c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x165f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1663: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1668: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x166b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x166e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1671: mov_imm:
	regs[5] = 0xeb7182b6, opcode= 0x04
0x1677: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x167a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x167d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1680: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1683: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1686: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x168a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x168f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1692: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1695: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x07
0x169e: mov_imm:
	regs[5] = 0x12a58e3a, opcode= 0x04
0x16a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x16ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16b3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x16b6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x16bc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x16c2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x16c5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x16c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x16cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x16d4: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x16d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x16db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16e0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x16e3: mov_imm:
	regs[5] = 0xc37cb634, opcode= 0x04
0x16e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x16ec: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x16ef: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x16f2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x16f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x16fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1701: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1704: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1707: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x170a: mov_imm:
	regs[5] = 0x40dd1c84, opcode= 0x04
0x1711: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1716: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1719: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x171c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1723: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1728: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x172e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1731: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1734: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1737: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x173a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x173d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1740: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1744: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1749: mov_imm:
	regs[5] = 0xc5f88b83, opcode= 0x04
0x174f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1752: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1755: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1758: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x175b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x175f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1764: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1767: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x176a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x176e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1773: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1776: mov_imm:
	regs[5] = 0xbf06f3c2, opcode= 0x04
0x177c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x177f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1782: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1788: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x178f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1794: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1797: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x179a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x179e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x17a6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x17a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x17ac: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x17b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17b5: mov_imm:
	regs[5] = 0x96694e84, opcode= 0x04
0x17bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x17be: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x17c1: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x17c4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x17c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x17ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x17cd: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x17d9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x17dc: mov_imm:
	regs[5] = 0xcb7d0241, opcode= 0x04
0x17e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x17e5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x17e8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x17ee: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x17f4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x17f7: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x17fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x17fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1800: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1803: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1806: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1809: mov_imm:
	regs[5] = 0xddc3cedf, opcode= 0x04
0x180f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1812: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1816: jmp_imm:
	pc += 0x1, opcode= 0x07
0x181b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x181e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1822: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1827: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x182a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x182e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1833: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1836: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1839: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x183c: mov_imm:
	regs[5] = 0xfed620c, opcode= 0x04
0x1843: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1848: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x184b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x184e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1854: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x185a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x185d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1860: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1863: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1866: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1869: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1872: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1875: mov_imm:
	regs[5] = 0x3e5dc466, opcode= 0x04
0x187c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1881: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1884: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1887: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x188a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x188d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1891: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1896: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x189a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x189f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x18a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x18a5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18ae: mov_imm:
	regs[5] = 0x2fcbac81, opcode= 0x04
0x18b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x18b7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x18ba: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x18c0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x18c6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x18c9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x18cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x18cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x18d2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x18d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x18d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18de: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x18e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18e7: mov_imm:
	regs[5] = 0xe2feef16, opcode= 0x04
0x18ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x18f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18f6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x18f9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x18fc: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x18ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1903: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1908: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x190b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x190e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1911: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1915: jmp_imm:
	pc += 0x1, opcode= 0x07
0x191a: mov_imm:
	regs[5] = 0x67b0ec06, opcode= 0x04
0x1920: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1923: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1926: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x192c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1932: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1935: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1939: jmp_imm:
	pc += 0x1, opcode= 0x07
0x193e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1941: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1944: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1948: jmp_imm:
	pc += 0x1, opcode= 0x07
0x194d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1950: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1953: mov_imm:
	regs[5] = 0x3059791a, opcode= 0x04
0x195a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x195f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1962: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1965: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1969: jmp_imm:
	pc += 0x1, opcode= 0x07
0x196e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1972: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1977: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x197a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x197d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1980: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1984: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1989: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x198c: mov_imm:
	regs[5] = 0xd6ac3e79, opcode= 0x04
0x1992: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1995: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1998: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x199f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19a4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x19aa: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x19ad: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x19b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x19b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x19bc: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x19bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x19c2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x19c5: mov_imm:
	regs[5] = 0x8b4b2079, opcode= 0x04
0x19cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x19d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19da: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x19dd: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x19e0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x19e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x19e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x19ef: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x19f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x19f5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x19f8: mov_imm:
	regs[5] = 0x812700f5, opcode= 0x04
0x19fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1a01: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1a04: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1a0b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a10: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1a16: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1a19: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1a1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a22: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1a25: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1a28: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1a2b: mov_imm:
	regs[5] = 0x4ae1cdd1, opcode= 0x04
0x1a31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1a34: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1a37: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1a3a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1a3e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a49: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1a4c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1a4f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1a52: mov_imm:
	regs[5] = 0x42506ef1, opcode= 0x04
0x1a58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1a5c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a61: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1a64: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1a6a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1a71: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a76: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1a79: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1a7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a80: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a88: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1a8b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1a8e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1a91: mov_imm:
	regs[5] = 0xb060b3bc, opcode= 0x04
0x1a97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1a9a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1a9d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1aa0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1aa3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1aa6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1aaa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1aaf: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1ab2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1ab5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1ab8: mov_imm:
	regs[5] = 0xa34ff2bc, opcode= 0x04
0x1abf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ac4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1ac7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1aca: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1ad0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1ad6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1ad9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1add: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ae2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ae5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1ae8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1aeb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1aee: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1af2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1af7: mov_imm:
	regs[5] = 0xc8ffce49, opcode= 0x04
0x1afd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b06: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1b0a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b0f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1b13: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b18: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1b1c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b28: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b2d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1b30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1b33: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1b37: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b3c: mov_imm:
	regs[5] = 0x11524935, opcode= 0x04
0x1b42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1b45: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1b49: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b4e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1b54: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1b5a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1b5d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1b61: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b6c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1b6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1b72: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1b75: mov_imm:
	regs[5] = 0x58724293, opcode= 0x04
0x1b7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1b7f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b84: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1b88: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b8d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1b90: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1b93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b99: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1b9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1b9f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1ba2: mov_imm:
	regs[5] = 0x7fcb6527, opcode= 0x04
0x1ba8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1bac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bb1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1bb4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1bba: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1bc0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1bc3: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1bc7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bcc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1bcf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1bd2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1bd5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1bd8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1bdb: mov_imm:
	regs[5] = 0x51924581, opcode= 0x04
0x1be1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1be4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1be8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bed: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1bf1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bf6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1bf9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1bfc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1bff: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1c02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1c06: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c0b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1c0e: mov_imm:
	regs[5] = 0xd45c73f7, opcode= 0x04
0x1c15: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1c1d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1c21: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c26: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1c2d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c32: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1c38: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1c3b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1c3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1c44: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1c47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1c4a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1c4d: mov_imm:
	regs[5] = 0xe4cb114e, opcode= 0x04
0x1c53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1c56: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1c59: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1c5d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c62: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1c65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1c6b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1c6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1c71: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1c74: mov_imm:
	regs[5] = 0xac1f7a13, opcode= 0x04
0x1c7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1c7d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1c80: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1c86: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1c8c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1c8f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1c92: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1c99: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c9e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1ca2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ca7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1caa: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1cad: mov_imm:
	regs[5] = 0xb3df83d8, opcode= 0x04
0x1cb3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1cb6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1cba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cbf: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1cc2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1cc6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ccb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1cce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1cd1: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1cd4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1cd7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1cdb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ce0: mov_imm:
	regs[5] = 0x8158eb45, opcode= 0x04
0x1ce6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1cea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cef: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1cf2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1cf8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1cff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d04: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1d07: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1d0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d10: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1d13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1d17: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d1c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1d1f: mov_imm:
	regs[5] = 0xc7732f57, opcode= 0x04
0x1d25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1d29: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d2e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1d32: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d37: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1d3b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d40: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1d43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d4a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d4f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1d52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1d55: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1d58: mov_imm:
	regs[5] = 0x3bf49072, opcode= 0x04
0x1d5e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1d61: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1d65: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d6a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1d70: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1d76: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1d79: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1d7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d82: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1d86: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d8b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1d8e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1d91: mov_imm:
	regs[5] = 0x58e88dee, opcode= 0x04
0x1d97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1d9a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1d9e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1da3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1da6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1daa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1daf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1db2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1db5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1db9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dbe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1dc2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dc7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1dcb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dd0: mov_imm:
	regs[5] = 0x4ba6dea4, opcode= 0x04
0x1dd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1dda: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ddf: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1de3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1de8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1dee: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1df4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1df8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dfd: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1e00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e04: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e0c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1e0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1e12: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1e15: mov_imm:
	regs[5] = 0xb66456a2, opcode= 0x04
0x1e1b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1e1e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1e21: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1e25: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e2a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1e2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e33: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1e36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1e39: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1e3d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e42: mov_imm:
	regs[5] = 0xd8c9aec8, opcode= 0x04
0x1e49: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1e51: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1e54: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1e5a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1e60: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1e63: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1e66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e6c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1e6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1e72: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1e75: mov_imm:
	regs[5] = 0xefa08bc3, opcode= 0x04
0x1e7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1e7e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1e81: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1e85: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e8a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1e8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e93: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1e96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1e99: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1e9d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ea2: mov_imm:
	regs[5] = 0xf530bc4, opcode= 0x04
0x1ea9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1eae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1eb2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1eb7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1eba: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1ec0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1ec6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1ec9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1ecc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ecf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1ed2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1ed5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1ed9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ede: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1ee1: mov_imm:
	regs[5] = 0xb043f675, opcode= 0x04
0x1ee7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1eea: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1eed: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1ef1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ef6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1ef9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1efc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1eff: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1f02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1f05: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1f08: mov_imm:
	regs[5] = 0x71a7a44e, opcode= 0x04
0x1f0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1f11: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1f14: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1f1a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1f20: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1f23: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1f27: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f2c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f30: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f35: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f39: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f3e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1f42: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1f4a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1f4d: mov_imm:
	regs[5] = 0xb10bade9, opcode= 0x04
0x1f53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1f56: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1f59: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1f5c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1f60: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f6b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1f6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1f71: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1f74: mov_imm:
	regs[5] = 0x894f318c, opcode= 0x04
0x1f7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1f7d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1f80: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1f86: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1f8c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1f90: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f95: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1f98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f9e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1fa1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1fa4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1fa7: mov_imm:
	regs[5] = 0xbb95d0da, opcode= 0x04
0x1fad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1fb1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fb6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1fb9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1fbc: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1fbf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1fc2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1fc5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1fc9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1fd1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1fd5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fda: mov_imm:
	regs[5] = 0x34ab5518, opcode= 0x04
0x1fe0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1fe4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fe9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1fec: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1ff2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1ff9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ffe: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2002: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2007: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x200a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x200d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2011: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2016: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2019: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x201d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2022: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2025: mov_imm:
	regs[5] = 0x3c8715bd, opcode= 0x04
0x202b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x202e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2031: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2034: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2038: jmp_imm:
	pc += 0x1, opcode= 0x07
0x203d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2040: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2043: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2046: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2049: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x204c: mov_imm:
	regs[5] = 0x88a92092, opcode= 0x04
0x2052: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2056: jmp_imm:
	pc += 0x1, opcode= 0x07
0x205b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x205e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2064: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x206a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x206d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2071: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2076: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2079: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x207c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2080: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2085: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2089: jmp_imm:
	pc += 0x1, opcode= 0x07
0x208e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2091: mov_imm:
	regs[5] = 0xa14aa673, opcode= 0x04
0x2097: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x209b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20a0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x20a3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x20a6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x20a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x20ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x20af: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x20b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x20b5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x20b8: mov_imm:
	regs[5] = 0xc6d33a8a, opcode= 0x04
0x20bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x20c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20cd: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x20d0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x20d6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x20dc: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x20df: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x20e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x20e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x20ee: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x20f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x20fa: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x20fd: mov_imm:
	regs[5] = 0x35fbbc70, opcode= 0x04
0x2103: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2106: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x210a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x210f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2112: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2116: jmp_imm:
	pc += 0x1, opcode= 0x07
0x211b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x211f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2124: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2127: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x212a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2133: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2136: mov_imm:
	regs[5] = 0x2775a0f5, opcode= 0x04
0x213c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2140: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2145: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2148: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x214e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2154: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2158: jmp_imm:
	pc += 0x1, opcode= 0x07
0x215d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2161: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2166: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2169: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x216c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x216f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2172: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2175: mov_imm:
	regs[5] = 0x71da5db0, opcode= 0x04
0x217c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2181: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2184: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2187: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x218a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x218d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2190: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2193: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2196: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2199: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x219c: mov_imm:
	regs[5] = 0x6de15397, opcode= 0x04
0x21a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x21a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21ab: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x21ae: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x21b4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x21ba: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x21bd: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x21c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x21c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x21cc: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x21cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x21d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21d8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x21dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21e1: mov_imm:
	regs[5] = 0xe39559ee, opcode= 0x04
0x21e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x21ea: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x21ed: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x21f0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x21f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x21f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x21f9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x21fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x21ff: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2203: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2208: mov_imm:
	regs[5] = 0xd0f8db68, opcode= 0x04
0x220e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2211: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2215: jmp_imm:
	pc += 0x1, opcode= 0x07
0x221a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2220: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2226: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x222a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x222f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2232: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2235: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2238: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x223b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x223e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2242: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2247: mov_imm:
	regs[5] = 0xe8b5f0d, opcode= 0x04
0x224e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2253: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2256: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x225a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x225f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2262: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2265: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2268: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x226b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x226e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2272: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2277: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x227a: mov_imm:
	regs[5] = 0x72df83fe, opcode= 0x04
0x2280: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2283: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2286: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x228d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2292: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2298: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x229c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x22a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x22a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x22aa: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x22ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x22b0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x22b3: mov_imm:
	regs[5] = 0xdcf3d769, opcode= 0x04
0x22b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x22bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22c2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x22c5: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x22c8: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x22cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x22cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x22d7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x22da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x22dd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x22e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22e6: mov_imm:
	regs[5] = 0xbe9494c, opcode= 0x04
0x22ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x22f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22f5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x22f8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x22fe: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2305: jmp_imm:
	pc += 0x1, opcode= 0x07
0x230a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x230d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2310: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2313: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2316: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2319: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x231d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2322: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2325: mov_imm:
	regs[5] = 0x5f8836a8, opcode= 0x04
0x232b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x232e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2332: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2337: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x233a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x233d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2341: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2346: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2349: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x234c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x234f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2352: mov_imm:
	regs[5] = 0x4fe433ae, opcode= 0x04
0x2358: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x235b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x235e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2364: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x236a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x236d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2370: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2373: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2377: jmp_imm:
	pc += 0x1, opcode= 0x07
0x237c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x237f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2383: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2388: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x238b: mov_imm:
	regs[5] = 0x4eec9d26, opcode= 0x04
0x2391: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2394: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2397: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x239a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x239d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x23a1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x23aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23af: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x23b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x23b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23bb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x23bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23c4: mov_imm:
	regs[5] = 0x81431f8d, opcode= 0x04
0x23ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x23cd: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x23d0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x23d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23dc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x23e2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x23e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23eb: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x23ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x23f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x23fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2400: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2404: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2409: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x240c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x240f: mov_imm:
	regs[5] = 0xf5bd361f, opcode= 0x04
0x2416: jmp_imm:
	pc += 0x1, opcode= 0x07
0x241b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x241f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2424: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2427: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x242b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2430: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2433: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2436: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2439: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x243d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2442: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2445: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2448: mov_imm:
	regs[5] = 0x2e248df4, opcode= 0x04
0x244e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2451: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2455: jmp_imm:
	pc += 0x1, opcode= 0x07
0x245a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2460: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2466: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2469: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x246c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x246f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2473: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2478: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x247b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x247e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2481: mov_imm:
	regs[5] = 0x4c142423, opcode= 0x04
0x2487: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2490: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2493: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2496: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x249a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x249f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x24a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x24ab: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x24ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x24b1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x24b4: mov_imm:
	regs[5] = 0x6c905f14, opcode= 0x04
0x24ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x24bd: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24c6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x24cc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x24d2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x24d5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x24d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x24db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x24de: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x24e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x24e4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x24e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24ed: mov_imm:
	regs[5] = 0x661d06e0, opcode= 0x04
0x24f4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x24fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2502: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2505: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2509: jmp_imm:
	pc += 0x1, opcode= 0x07
0x250e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2511: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2514: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2517: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x251a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x251d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2521: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2526: mov_imm:
	regs[5] = 0x437f36ce, opcode= 0x04
0x252c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x252f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2532: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2539: jmp_imm:
	pc += 0x1, opcode= 0x07
0x253e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2545: jmp_imm:
	pc += 0x1, opcode= 0x07
0x254a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x254e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2553: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2556: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x255a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x255f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2563: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2568: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x256b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x256f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2574: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2578: jmp_imm:
	pc += 0x1, opcode= 0x07
0x257d: mov_imm:
	regs[5] = 0xf9143b61, opcode= 0x04
0x2583: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2586: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2589: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x258c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x258f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2592: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2595: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2598: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x259b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x259e: mov_imm:
	regs[5] = 0xbc0b26e6, opcode= 0x04
0x25a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x25a7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x25aa: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x25b0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x25b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25bc: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x25bf: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x25c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x25c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x25c8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x25cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x25ce: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x25d1: mov_imm:
	regs[5] = 0x8f56e983, opcode= 0x04
0x25d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x25e0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x25e3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x25e6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x25ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x25f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x25f5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x25f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x25fc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2601: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2605: jmp_imm:
	pc += 0x1, opcode= 0x07
0x260a: mov_imm:
	regs[5] = 0x43047bfe, opcode= 0x04
0x2610: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2613: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2616: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x261c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2622: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2625: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2628: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x262b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x262e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2631: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2635: jmp_imm:
	pc += 0x1, opcode= 0x07
0x263a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x263d: mov_imm:
	regs[5] = 0x5c5c16fb, opcode= 0x04
0x2643: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2646: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x264a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x264f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2652: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2655: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2658: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x265c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2661: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2664: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2667: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x266a: mov_imm:
	regs[5] = 0x7a1b3a20, opcode= 0x04
0x2671: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2676: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2679: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x267d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2682: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2688: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x268e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2692: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2697: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x269b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x26a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x26ac: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x26af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x26b2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x26b5: mov_imm:
	regs[5] = 0xecc7a5dc, opcode= 0x04
0x26bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x26c4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x26c7: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x26ca: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x26cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x26d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x26d3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x26d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x26d9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x26dc: mov_imm:
	regs[5] = 0x2a56b4e9, opcode= 0x04
0x26e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x26e5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x26e8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x26ee: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x26f4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x26f7: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x26fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x26fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2700: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2704: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2709: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x270c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x270f: mov_imm:
	regs[5] = 0xcd57540d, opcode= 0x04
0x2716: jmp_imm:
	pc += 0x1, opcode= 0x07
0x271b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x271e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2721: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2724: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2727: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x272a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x272d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2731: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2736: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2739: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x273c: mov_imm:
	regs[5] = 0x55aa0db8, opcode= 0x04
0x2742: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2745: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2749: jmp_imm:
	pc += 0x1, opcode= 0x07
0x274e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2755: jmp_imm:
	pc += 0x1, opcode= 0x07
0x275a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2761: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2766: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2769: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x276c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2770: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2775: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2779: jmp_imm:
	pc += 0x1, opcode= 0x07
0x277e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2782: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2787: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x278a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x278d: mov_imm:
	regs[5] = 0x37493f0, opcode= 0x04
0x2794: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2799: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x279c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x27a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27a5: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x27a8: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x27ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x27af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x27b8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27bd: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x27c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x27c9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x27cc: mov_imm:
	regs[5] = 0x84fc7ea8, opcode= 0x04
0x27d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x27d5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x27d8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x27de: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x27e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27ea: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x27ed: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x27f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x27f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x27f6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x27f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x27fc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2800: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2805: mov_imm:
	regs[5] = 0xafe1c780, opcode= 0x04
0x280b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x280e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2812: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2817: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x281b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2820: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2823: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2826: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x282a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x282f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2833: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2838: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x283b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x283e: mov_imm:
	regs[5] = 0x96371de4, opcode= 0x04
0x2845: jmp_imm:
	pc += 0x1, opcode= 0x07
0x284a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x284d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2851: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2856: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x285c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2862: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2865: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x07
0x286e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2872: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2877: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x287b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2880: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2883: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2886: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2889: mov_imm:
	regs[5] = 0xb40d69f1, opcode= 0x04
0x288f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2892: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2895: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2898: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x289c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x28a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x28a7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x28aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x28ad: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x28b0: mov_imm:
	regs[5] = 0x1fde9e97, opcode= 0x04
0x28b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x28bf: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x28c2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x28c8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x28ce: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x28d1: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x28d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x28d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x28da: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x28dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x28e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28e6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x28ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28ef: mov_imm:
	regs[5] = 0x22338a76, opcode= 0x04
0x28f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x28f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28fe: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2902: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2907: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x290b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2910: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2919: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x291c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2920: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2925: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2928: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x292b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x292f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2934: mov_imm:
	regs[5] = 0x38097f50, opcode= 0x04
0x293a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x293e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2943: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2946: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x294c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2952: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2956: jmp_imm:
	pc += 0x1, opcode= 0x07
0x295b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x295f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2964: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2967: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x296a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x296d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2970: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2974: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2979: mov_imm:
	regs[5] = 0xeedb4ad5, opcode= 0x04
0x297f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2983: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2988: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x298c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2991: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2994: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2997: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x299a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x299d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x29a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x29a3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x29a6: mov_imm:
	regs[5] = 0xaf3fba4d, opcode= 0x04
0x29ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x29b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29b5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x29b8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x29be: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x29c4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x29c7: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x29ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x29ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x29d6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x29d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x29dc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x29df: mov_imm:
	regs[5] = 0x58ead3ad, opcode= 0x04
0x29e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x29e8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x29eb: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x29ee: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x29f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x29f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x29f7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2a04: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a09: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2a0c: mov_imm:
	regs[5] = 0xc055fa82, opcode= 0x04
0x2a12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2a16: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a1b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2a1e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2a24: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2a2b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a30: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2a33: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2a36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2a39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a3d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a42: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2a45: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2a49: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a4e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2a51: mov_imm:
	regs[5] = 0x353aea4a, opcode= 0x04
0x2a58: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a5d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2a61: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a66: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2a69: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2a6c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2a6f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2a72: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a75: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2a79: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2a81: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2a84: mov_imm:
	regs[5] = 0xdedcc6c3, opcode= 0x04
0x2a8a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2a8e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a93: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2a96: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2a9c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2aa2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2aa6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2aab: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2aae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ab1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2ab5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2aba: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2abe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ac3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2ac6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2ac9: mov_imm:
	regs[5] = 0x7f4e67e6, opcode= 0x04
0x2acf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2ad2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2ad6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2adb: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2ade: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2ae1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ae4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2ae7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2aeb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2af0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2af3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2af6: mov_imm:
	regs[5] = 0x332ea694, opcode= 0x04
0x2afc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2aff: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2b03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b08: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2b0e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2b14: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2b17: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2b1a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b20: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2b23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2b26: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2b29: mov_imm:
	regs[5] = 0x4a46d07a, opcode= 0x04
0x2b2f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2b32: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2b36: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b3b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2b3e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2b41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b48: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b4d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2b51: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2b59: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2b5c: mov_imm:
	regs[5] = 0x6ad720fb, opcode= 0x04
0x2b62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2b65: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2b69: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b6e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2b75: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b7a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2b80: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2b83: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2b87: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b92: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2b95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2b98: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2b9b: mov_imm:
	regs[5] = 0x125f842a, opcode= 0x04
0x2ba2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ba7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2baa: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2bad: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2bb0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2bb4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bb9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2bbc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2bbf: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2bc3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bc8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2bcb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2bce: mov_imm:
	regs[5] = 0x695e1adc, opcode= 0x04
0x2bd5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2bde: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2be3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2be6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2bec: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2bf2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2bf6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bfb: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2bff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c0a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2c0e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2c17: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c1c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2c1f: mov_imm:
	regs[5] = 0xd99d7d8f, opcode= 0x04
0x2c25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2c28: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2c2b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2c2e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2c31: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c35: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c3d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2c40: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2c43: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2c46: mov_imm:
	regs[5] = 0xab67b033, opcode= 0x04
0x2c4d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c52: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2c55: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2c58: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2c5f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c64: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2c6a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2c6d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2c70: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c73: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c77: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c7c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2c7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2c83: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c88: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2c8b: mov_imm:
	regs[5] = 0x5aa126e3, opcode= 0x04
0x2c91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2c94: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2c97: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2c9b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ca0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2ca3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ca6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2ca9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2cac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2caf: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2cb3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cb8: mov_imm:
	regs[5] = 0x25cf6ca3, opcode= 0x04
0x2cbe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2cc2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cc7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2cca: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2cd0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2cd7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cdc: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2cdf: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2ce2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ce5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2ce8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2cec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cf1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2cf4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2cf7: mov_imm:
	regs[5] = 0xf1736a25, opcode= 0x04
0x2cfe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2d06: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2d09: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2d0c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2d0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d15: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2d18: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2d1b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2d1e: mov_imm:
	regs[5] = 0xe47fd160, opcode= 0x04
0x2d24: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2d27: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2d2a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2d31: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d36: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2d3c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2d3f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2d42: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d49: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d4e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2d51: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2d54: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2d57: mov_imm:
	regs[5] = 0x614c6a04, opcode= 0x04
0x2d5d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2d60: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2d63: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2d66: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2d69: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d70: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d75: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2d78: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2d7c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d81: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2d85: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d8a: mov_imm:
	regs[5] = 0x1ede4c62, opcode= 0x04
0x2d90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2d93: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2d96: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2d9c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2da2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2da5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2da8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2dac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2db1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2db4: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2db7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2dba: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2dbd: mov_imm:
	regs[5] = 0xf6e5df7c, opcode= 0x04
0x2dc4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dc9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2dcc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2dcf: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2dd2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2dd5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2dd8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2ddb: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2dde: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2de1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2de5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dea: mov_imm:
	regs[5] = 0xb51fdd86, opcode= 0x04
0x2df0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2df3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2df6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2dfc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e08: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2e0b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2e0e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e12: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e1a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2e1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2e20: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2e23: mov_imm:
	regs[5] = 0x80d55943, opcode= 0x04
0x2e29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2e2c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2e2f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2e32: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2e35: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e39: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e3e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e41: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2e44: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2e47: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2e4a: mov_imm:
	regs[5] = 0xe2abf1b8, opcode= 0x04
0x2e50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2e53: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2e57: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e5c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2e62: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2e68: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2e6b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2e6f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e74: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e7a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2e7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2e80: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2e83: mov_imm:
	regs[5] = 0xc87abdb0, opcode= 0x04
0x2e89: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2e8c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2e90: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e95: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2e99: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e9e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2ea1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ea4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2ea7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2eab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2eb0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2eb3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2eb6: mov_imm:
	regs[5] = 0xcfec6ea, opcode= 0x04
0x2ebd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ec2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2ec6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ecb: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2ece: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2ed5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2eda: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2ee1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ee6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2ee9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2eec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2eef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2ef3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ef8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2efc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2f04: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2f07: mov_imm:
	regs[5] = 0xd1d955f9, opcode= 0x04
0x2f0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2f10: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2f13: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2f16: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2f19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2f1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2f1f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2f23: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2f2b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2f2e: mov_imm:
	regs[5] = 0xfca92f76, opcode= 0x04
0x2f34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2f37: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2f3b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f40: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2f46: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2f4c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2f4f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2f5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2f5e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2f61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2f64: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2f67: mov_imm:
	regs[5] = 0x9dd88612, opcode= 0x04
0x2f6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2f70: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2f73: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2f76: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2f79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2f7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2f7f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2f83: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2f8c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f91: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2f94: mov_imm:
	regs[5] = 0x19557e38, opcode= 0x04
0x2f9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2f9d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2fa0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2fa6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2fac: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2faf: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2fb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2fb6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fbb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2fbe: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2fc1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2fc4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2fc8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fcd: mov_imm:
	regs[5] = 0xb4206f40, opcode= 0x04
0x2fd3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2fd6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2fd9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2fdc: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2fdf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2fe3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fe8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2feb: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2fee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2ff2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ff7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2ffa: mov_imm:
	regs[5] = 0xfdc4e625, opcode= 0x04
0x3000: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3003: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3007: jmp_imm:
	pc += 0x1, opcode= 0x07
0x300c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3013: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3018: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x301e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3021: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3024: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3027: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x302a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x302e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3033: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3037: jmp_imm:
	pc += 0x1, opcode= 0x07
0x303c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x303f: mov_imm:
	regs[5] = 0x598a7e85, opcode= 0x04
0x3045: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3049: jmp_imm:
	pc += 0x1, opcode= 0x07
0x304e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3051: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3054: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3057: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x305a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x305d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3063: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3067: jmp_imm:
	pc += 0x1, opcode= 0x07
0x306c: mov_imm:
	regs[5] = 0xab4e700c, opcode= 0x04
0x3073: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3078: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x307b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3084: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x308a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3090: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3093: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3096: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3099: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x309c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x309f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x30a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30a8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x30ab: mov_imm:
	regs[5] = 0xb3ca1a3, opcode= 0x04
0x30b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x30b4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x30b7: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30c0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x30c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x30c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x30cf: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x30d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x30d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30db: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x30df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30e4: mov_imm:
	regs[5] = 0x11585119, opcode= 0x04
0x30ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x30ed: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x30f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30f6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x30fc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3102: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3105: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3108: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x310b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x310f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3114: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3117: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x311b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3120: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3123: mov_imm:
	regs[5] = 0x848069c8, opcode= 0x04
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x312f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3132: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3135: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3138: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x313b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x313e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3141: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3145: jmp_imm:
	pc += 0x1, opcode= 0x07
0x314a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x314d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3150: mov_imm:
	regs[5] = 0x2f5a962c, opcode= 0x04
0x3157: jmp_imm:
	pc += 0x1, opcode= 0x07
0x315c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x315f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3162: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3168: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x316e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3171: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3174: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3177: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x317a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x317d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3180: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3183: mov_imm:
	regs[5] = 0x130661ae, opcode= 0x04
0x318a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x318f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3192: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3195: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3198: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x319c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x31a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x31a7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x31aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x31ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31b3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x31b6: mov_imm:
	regs[5] = 0x97cbfcd9, opcode= 0x04
0x31bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x31c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31c5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x31c8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x31ce: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x31d4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x31d7: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x31db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x31e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x31e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31ec: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x31ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x31f2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x31f5: mov_imm:
	regs[5] = 0xe591258, opcode= 0x04
0x31fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x31ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3204: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3207: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x320a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x320d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3210: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3213: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3216: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3219: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x321c: mov_imm:
	regs[5] = 0x75df8e4e, opcode= 0x04
0x3222: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3225: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3228: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x322e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3234: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3238: jmp_imm:
	pc += 0x1, opcode= 0x07
0x323d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3240: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3243: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3246: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3249: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x324d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3252: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3255: mov_imm:
	regs[5] = 0xf38cf55c, opcode= 0x04
0x325b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x325e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3262: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3267: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x326a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x326d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3271: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3276: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3279: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x327c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x327f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3283: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3288: mov_imm:
	regs[5] = 0x77a2e83f, opcode= 0x04
0x328e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3291: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3294: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x329a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x32a1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32a6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x32aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32af: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x32b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x32b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x32b8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x32bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x32be: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x32c1: mov_imm:
	regs[5] = 0xbf38aff6, opcode= 0x04
0x32c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x32ca: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x32ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32d3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x32d6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x32d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x32dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x32e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32e5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x32e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x32eb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x32ee: mov_imm:
	regs[5] = 0x2d3cf226, opcode= 0x04
0x32f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x32f7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x32fa: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3300: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3306: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x330a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x330f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3312: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3315: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3318: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x331b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x331e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3322: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3327: mov_imm:
	regs[5] = 0xdeb6c749, opcode= 0x04
0x332d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3330: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3333: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3336: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x333a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x333f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3343: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3348: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x334b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x334f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3354: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3357: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x335a: mov_imm:
	regs[5] = 0x455be882, opcode= 0x04
0x3361: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3366: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3369: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x336c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3372: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3379: jmp_imm:
	pc += 0x1, opcode= 0x07
0x337e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3381: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3385: jmp_imm:
	pc += 0x1, opcode= 0x07
0x338a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x338d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3390: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3394: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3399: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x339c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x339f: mov_imm:
	regs[5] = 0x33dfd9f9, opcode= 0x04
0x33a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x33a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33ae: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x33b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33b7: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x33ba: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x33bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x33c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x33c3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x33c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x33c9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x33cc: mov_imm:
	regs[5] = 0xaa25fed3, opcode= 0x04
0x33d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x33d5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x33d8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x33de: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x33e4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x33e7: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x33ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x33ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x33f6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x33f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x33fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3402: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3405: mov_imm:
	regs[5] = 0x123616f9, opcode= 0x04
0x340c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3411: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3414: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3418: jmp_imm:
	pc += 0x1, opcode= 0x07
0x341d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3420: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3423: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3427: jmp_imm:
	pc += 0x1, opcode= 0x07
0x342c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x342f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3432: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3436: jmp_imm:
	pc += 0x1, opcode= 0x07
0x343b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x343e: mov_imm:
	regs[5] = 0xae1d826c, opcode= 0x04
0x3444: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3447: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x344a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3450: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3456: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3459: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x345d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3462: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3465: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3468: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x346b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x346e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3472: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3477: mov_imm:
	regs[5] = 0x5c28e541, opcode= 0x04
0x347d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3481: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3486: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3489: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x348c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x348f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3492: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3496: jmp_imm:
	pc += 0x1, opcode= 0x07
0x349b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x349e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x34a1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x34a4: mov_imm:
	regs[5] = 0xe195035d, opcode= 0x04
0x34aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x34ad: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x34b0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x34b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34bc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x34c2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x34c5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x34c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x34cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x34ce: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x34d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x34d4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x34d7: mov_imm:
	regs[5] = 0x2c57a124, opcode= 0x04
0x34dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x34e0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x34e3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x34e6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x34ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x34f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x34f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34fb: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x34ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3504: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3507: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x350a: mov_imm:
	regs[5] = 0x208ac3b9, opcode= 0x04
0x3510: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3513: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3516: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x351d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3522: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3528: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x352b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x352f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3534: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3538: jmp_imm:
	pc += 0x1, opcode= 0x07
0x353d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3540: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3543: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3546: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x354a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x354f: mov_imm:
	regs[5] = 0x1082f620, opcode= 0x04
0x3556: jmp_imm:
	pc += 0x1, opcode= 0x07
0x355b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x355e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3561: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3565: jmp_imm:
	pc += 0x1, opcode= 0x07
0x356a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x356d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3570: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3573: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3576: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3579: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x357c: mov_imm:
	regs[5] = 0xdfa287bf, opcode= 0x04
0x3583: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3588: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x358b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x358e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3595: jmp_imm:
	pc += 0x1, opcode= 0x07
0x359a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x35a0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x35a3: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x35a7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x35b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x35b8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x35bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x35be: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x35c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35c7: mov_imm:
	regs[5] = 0xb32c4839, opcode= 0x04
0x35cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x35d0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x35d3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x35d6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x35d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x35dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x35df: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x35e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x35e5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x35e8: mov_imm:
	regs[5] = 0x86cd53b8, opcode= 0x04
0x35ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x35f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35f7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x35fa: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3600: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3606: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3609: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x360c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x360f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3612: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3615: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3618: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x361b: mov_imm:
	regs[5] = 0x74e3fb26, opcode= 0x04
0x3621: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3624: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3627: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x362a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x362d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3630: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3633: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3636: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3639: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x363c: mov_imm:
	regs[5] = 0xecd291c0, opcode= 0x04
0x3642: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3645: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3648: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x364f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3654: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x365a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x365d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3660: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3663: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3666: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3669: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x366c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x366f: mov_imm:
	regs[5] = 0x263ccf65, opcode= 0x04
0x3675: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3678: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x367c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3681: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3684: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3687: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x368a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x368d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3691: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3696: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3699: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x369c: mov_imm:
	regs[5] = 0xed254bcf, opcode= 0x04
0x36a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x36ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36b1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x36b4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x36ba: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x36c0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x36c3: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x36c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x36cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x36d2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x36d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x36d8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x36db: mov_imm:
	regs[5] = 0x7a9ad1d2, opcode= 0x04
0x36e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x36e4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x36e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36ed: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x36f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36f6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x36f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x36fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3700: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3705: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3708: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x370b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x370f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3714: mov_imm:
	regs[5] = 0xa11fba5c, opcode= 0x04
0x371b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3720: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3723: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3726: mov_imm:
	regs[30] = 0x68ebb2e1, opcode= 0x04
0x372c: mov_imm:
	regs[31] = 0x45c9f75b, opcode= 0x04
0x3733: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3738: xor_regs:
	regs[0] ^= regs[30], opcode= 0x06
0x373b: xor_regs:
	regs[1] ^= regs[31], opcode= 0x06
max register index:31
