//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24817639
// Cuda compilation tools, release 10.0, V10.0.130
// Based on LLVM 3.4svn
//

.version 6.3
.target sm_70
.address_size 64

	// .globl	_Z21deepcopy_body_171_gpuRN9benchmark5StateE

.visible .entry _Z21deepcopy_body_171_gpuRN9benchmark5StateE(
	.param .u32 _Z21deepcopy_body_171_gpuRN9benchmark5StateE_param_0,
	.param .u64 _Z21deepcopy_body_171_gpuRN9benchmark5StateE_param_1,
	.param .u64 _Z21deepcopy_body_171_gpuRN9benchmark5StateE_param_2,
	.param .u64 _Z21deepcopy_body_171_gpuRN9benchmark5StateE_param_3,
	.param .u64 _Z21deepcopy_body_171_gpuRN9benchmark5StateE_param_4,
	.param .f64 _Z21deepcopy_body_171_gpuRN9benchmark5StateE_param_5
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<14>;
	.reg .f64 	%fd<10>;
	.reg .b64 	%rd<14>;


	ld.param.u32 	%r5, [_Z21deepcopy_body_171_gpuRN9benchmark5StateE_param_0];
	ld.param.u64 	%rd1, [_Z21deepcopy_body_171_gpuRN9benchmark5StateE_param_1];
	ld.param.u64 	%rd2, [_Z21deepcopy_body_171_gpuRN9benchmark5StateE_param_2];
	ld.param.u64 	%rd3, [_Z21deepcopy_body_171_gpuRN9benchmark5StateE_param_3];
	ld.param.u64 	%rd4, [_Z21deepcopy_body_171_gpuRN9benchmark5StateE_param_4];
	ld.param.f64 	%fd1, [_Z21deepcopy_body_171_gpuRN9benchmark5StateE_param_5];
	mov.u32 	%r7, %nctaid.x;
	shl.b32 	%r1, %r7, 7;
	mov.u32 	%r13, 0;
	cvta.to.global.u64 	%rd5, %rd1;
	cvta.to.global.u64 	%rd8, %rd2;
	cvta.to.global.u64 	%rd10, %rd3;
	cvta.to.global.u64 	%rd12, %rd4;

BB0_1:
	mov.u32 	%r8, %tid.x;
	add.s32 	%r9, %r8, %r13;
	mov.u32 	%r10, %ctaid.x;
	shl.b32 	%r11, %r10, 7;
	add.s32 	%r3, %r9, %r11;
	add.s32 	%r12, %r5, -1;
	setp.gt.s32	%p1, %r3, %r12;
	@%p1 bra 	BB0_3;

	mul.wide.s32 	%rd6, %r3, 8;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.f64 	%fd2, [%rd7];
	mul.f64 	%fd3, %fd2, %fd1;
	st.global.f64 	[%rd7], %fd3;
	add.s64 	%rd9, %rd8, %rd6;
	ld.global.f64 	%fd4, [%rd9];
	mul.f64 	%fd5, %fd4, %fd1;
	st.global.f64 	[%rd9], %fd5;
	add.s64 	%rd11, %rd10, %rd6;
	ld.global.f64 	%fd6, [%rd11];
	mul.f64 	%fd7, %fd6, %fd1;
	st.global.f64 	[%rd11], %fd7;
	add.s64 	%rd13, %rd12, %rd6;
	ld.global.f64 	%fd8, [%rd13];
	mul.f64 	%fd9, %fd8, %fd1;
	st.global.f64 	[%rd13], %fd9;

BB0_3:
	add.s32 	%r13, %r1, %r13;
	setp.lt.s32	%p2, %r13, %r5;
	@%p2 bra 	BB0_1;

	ret;
}


