// Seed: 1602206348
module module_0;
  wor id_1;
  id_2 :
  assert property (@(*) (id_2))
    if (id_1) begin
      id_1 = id_2;
    end
  wire id_3, id_4, id_5, id_6, id_7, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always begin
    if (1) id_2 <= 1;
    id_3 <= id_3;
  end
  assign id_2 = id_2;
  module_0();
  wire id_4;
  bufif0 (id_1, id_2, id_3);
  assign id_1 = id_2;
endmodule
