strict digraph "compose( ,  )" {
	node [label="\N"];
	"1854:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f37fb9da110>",
		def_var="['TxStartFrmOut']",
		fillcolor=deepskyblue,
		label="1854:AS
TxStartFrmOut = (CtrlMux)? TxCtrlStartFrm : TxStartFrmIn & ~Pause;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['CtrlMux', 'TxCtrlStartFrm', 'TxStartFrmIn', 'Pause']"];
	"Leaf_1798:AL"	 [def_var="['TxAbortInLatched', 'TxDoneInLatched']",
		label="Leaf_1798:AL"];
	"1829:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fba50a50>",
		clk_sens=True,
		fillcolor=gold,
		label="1829:AL",
		sens="['MTxClk', 'TxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TxStartFrmIn', 'TxDoneIn', 'TxUsedDataOutDetected', 'TxReset', 'TxDoneInLatched']"];
	"Leaf_1798:AL" -> "1829:AL";
	"1815:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fba50110>",
		clk_sens=True,
		fillcolor=gold,
		label="1815:AL",
		sens="['MTxClk', 'TxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TxAbortInLatched', 'TxStartFrmIn', 'TxAbortIn', 'TxUsedDataOutDetected', 'TxReset']"];
	"Leaf_1798:AL" -> "1815:AL";
	"1837:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fba55110>",
		fillcolor=springgreen,
		label="1837:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1838:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba55310>",
		fillcolor=firebrick,
		label="1838:NS
MuxedDone <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba55310>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1837:IF" -> "1838:NS"	 [cond="['TxDoneIn', 'TxDoneInLatched', 'TxUsedDataOutDetected']",
		label="(TxDoneIn & ~TxDoneInLatched & TxUsedDataOutDetected)",
		lineno=1837];
	"1801:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fba4b990>",
		fillcolor=turquoise,
		label="1801:BL
TxAbortInLatched <= 1'b0;
TxDoneInLatched <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba4b9d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f37fba4bb50>]",
		style=filled,
		typ=Block];
	"1801:BL" -> "Leaf_1798:AL"	 [cond="[]",
		lineno=None];
	"1821:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba50550>",
		fillcolor=firebrick,
		label="1821:NS
MuxedAbort <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba50550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1815:AL"	 [def_var="['MuxedAbort']",
		label="Leaf_1815:AL"];
	"1821:NS" -> "Leaf_1815:AL"	 [cond="[]",
		lineno=None];
	"1861:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f37fb9da650>",
		def_var="['L2_wrap_en']",
		fillcolor=deepskyblue,
		label="1861:AS
L2_wrap_en = 1;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1863:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f37fb9da9d0>",
		def_var="['TxDataOut']",
		fillcolor=deepskyblue,
		label="1863:AS
TxDataOut[7:0] = (CtrlMux)? ControlData[7:0] : 
(L2_wrap_en)? TxData_wrapped_out[7:0] : TxDataIn;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['CtrlMux', 'ControlData', 'L2_wrap_en', 'TxData_wrapped_out', 'TxDataIn']"];
	"1861:AS" -> "1863:AS";
	"1800:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fba4bb10>",
		fillcolor=springgreen,
		label="1800:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1800:IF" -> "1801:BL"	 [cond="['TxReset']",
		label=TxReset,
		lineno=1800];
	"1806:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fba4bd10>",
		fillcolor=turquoise,
		label="1806:BL
TxAbortInLatched <= TxAbortIn;
TxDoneInLatched <= TxDoneIn;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba4bd50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f37fba4bed0>]",
		style=filled,
		typ=Block];
	"1800:IF" -> "1806:BL"	 [cond="['TxReset']",
		label="!(TxReset)",
		lineno=1800];
	"1834:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fba50ed0>",
		fillcolor=springgreen,
		label="1834:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1834:IF" -> "1837:IF"	 [cond="['TxStartFrmIn']",
		label="!(TxStartFrmIn)",
		lineno=1834];
	"1835:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba50e90>",
		fillcolor=firebrick,
		label="1835:NS
MuxedDone <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba50e90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1834:IF" -> "1835:NS"	 [cond="['TxStartFrmIn']",
		label=TxStartFrmIn,
		lineno=1834];
	"1820:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fba50590>",
		fillcolor=springgreen,
		label="1820:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1820:IF" -> "1821:NS"	 [cond="['TxStartFrmIn']",
		label=TxStartFrmIn,
		lineno=1820];
	"1823:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fba50790>",
		fillcolor=springgreen,
		label="1823:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1820:IF" -> "1823:IF"	 [cond="['TxStartFrmIn']",
		label="!(TxStartFrmIn)",
		lineno=1820];
	"1843:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f37fba55550>",
		def_var="['TxDoneOut']",
		fillcolor=deepskyblue,
		label="1843:AS
TxDoneOut = (CtrlMux)? ~TxStartFrmIn & ~BlockTxDone & MuxedDone : ~TxStartFrmIn & ~BlockTxDone & TxDoneIn;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['CtrlMux', 'TxStartFrmIn', 'BlockTxDone', 'MuxedDone', 'TxStartFrmIn', 'BlockTxDone', 'TxDoneIn']"];
	"1830:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fba50a90>",
		fillcolor=turquoise,
		label="1830:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1829:AL" -> "1830:BL"	 [cond="[]",
		lineno=None];
	"1793:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba4b750>",
		fillcolor=firebrick,
		label="1793:NS
TxUsedDataOutDetected <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba4b750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1784:AL"	 [def_var="['TxUsedDataOutDetected']",
		label="Leaf_1784:AL"];
	"1793:NS" -> "Leaf_1784:AL"	 [cond="[]",
		lineno=None];
	"1831:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fba50c10>",
		fillcolor=springgreen,
		label="1831:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1831:IF" -> "1834:IF"	 [cond="['TxReset']",
		label="!(TxReset)",
		lineno=1831];
	"1832:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba50bd0>",
		fillcolor=firebrick,
		label="1832:NS
MuxedDone <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba50bd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1831:IF" -> "1832:NS"	 [cond="['TxReset']",
		label=TxReset,
		lineno=1831];
	"1817:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fba502d0>",
		fillcolor=springgreen,
		label="1817:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1817:IF" -> "1820:IF"	 [cond="['TxReset']",
		label="!(TxReset)",
		lineno=1817];
	"1818:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba50290>",
		fillcolor=firebrick,
		label="1818:NS
MuxedAbort <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba50290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1817:IF" -> "1818:NS"	 [cond="['TxReset']",
		label=TxReset,
		lineno=1817];
	"Leaf_1829:AL"	 [def_var="['MuxedDone']",
		label="Leaf_1829:AL"];
	"1832:NS" -> "Leaf_1829:AL"	 [cond="[]",
		lineno=None];
	"1835:NS" -> "Leaf_1829:AL"	 [cond="[]",
		lineno=None];
	"1851:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f37fba55e10>",
		def_var="['TxUsedDataOut']",
		fillcolor=deepskyblue,
		label="1851:AS
TxUsedDataOut = ~CtrlMux & TxUsedDataIn;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['CtrlMux', 'TxUsedDataIn']"];
	"1784:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fba47f10>",
		clk_sens=True,
		fillcolor=gold,
		label="1784:AL",
		sens="['MTxClk', 'TxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TxDoneIn', 'TxAbortIn', 'TxUsedDataOut', 'TxReset']"];
	"1851:AS" -> "1784:AL";
	"1787:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba4b110>",
		fillcolor=firebrick,
		label="1787:NS
TxUsedDataOutDetected <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba4b110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1787:NS" -> "Leaf_1784:AL"	 [cond="[]",
		lineno=None];
	"1824:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba50990>",
		fillcolor=firebrick,
		label="1824:NS
MuxedAbort <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba50990>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1824:NS" -> "Leaf_1815:AL"	 [cond="[]",
		lineno=None];
	"1847:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f37fba55ad0>",
		def_var="['TxAbortOut']",
		fillcolor=deepskyblue,
		label="1847:AS
TxAbortOut = (CtrlMux)? ~TxStartFrmIn & ~BlockTxDone & MuxedAbort : ~TxStartFrmIn & ~BlockTxDone & TxAbortIn;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['CtrlMux', 'TxStartFrmIn', 'BlockTxDone', 'MuxedAbort', 'TxStartFrmIn', 'BlockTxDone', 'TxAbortIn']"];
	"1789:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fba4b490>",
		fillcolor=springgreen,
		label="1789:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1792:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fba4b650>",
		fillcolor=springgreen,
		label="1792:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1789:IF" -> "1792:IF"	 [cond="['TxDoneIn', 'TxAbortIn']",
		label="!((TxDoneIn | TxAbortIn))",
		lineno=1789];
	"1790:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba4b450>",
		fillcolor=firebrick,
		label="1790:NS
TxUsedDataOutDetected <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fba4b450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1789:IF" -> "1790:NS"	 [cond="['TxDoneIn', 'TxAbortIn']",
		label="(TxDoneIn | TxAbortIn)",
		lineno=1789];
	"1871:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f37fb9daf90>",
		def_var="['CrcEnOut']",
		fillcolor=deepskyblue,
		label="1871:AS
CrcEnOut = CrcEnIn | SendingCtrlFrm;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['CrcEnIn', 'SendingCtrlFrm']"];
	"1818:NS" -> "Leaf_1815:AL"	 [cond="[]",
		lineno=None];
	"1838:NS" -> "Leaf_1829:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1829:AL" -> "1843:AS";
	"1823:IF" -> "1824:NS"	 [cond="['TxAbortIn', 'TxAbortInLatched', 'TxUsedDataOutDetected']",
		label="(TxAbortIn & ~TxAbortInLatched & TxUsedDataOutDetected)",
		lineno=1823];
	"1792:IF" -> "1793:NS"	 [cond="['TxUsedDataOut']",
		label=TxUsedDataOut,
		lineno=1792];
	"1816:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fba50150>",
		fillcolor=turquoise,
		label="1816:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1816:BL" -> "1817:IF"	 [cond="[]",
		lineno=None];
	"1858:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f37fb9da450>",
		def_var="['TxEndFrmOut']",
		fillcolor=deepskyblue,
		label="1858:AS
TxEndFrmOut = (CtrlMux)? TxCtrlEndFrm : TxEndFrmOut_uc;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['CtrlMux', 'TxCtrlEndFrm', 'TxEndFrmOut_uc']"];
	"1799:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fba4b810>",
		fillcolor=turquoise,
		label="1799:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1799:BL" -> "1800:IF"	 [cond="[]",
		lineno=None];
	"1830:BL" -> "1831:IF"	 [cond="[]",
		lineno=None];
	"1785:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fba47f50>",
		fillcolor=turquoise,
		label="1785:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1786:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fba4b150>",
		fillcolor=springgreen,
		label="1786:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1785:BL" -> "1786:IF"	 [cond="[]",
		lineno=None];
	"1786:IF" -> "1787:NS"	 [cond="['TxReset']",
		label=TxReset,
		lineno=1786];
	"1786:IF" -> "1789:IF"	 [cond="['TxReset']",
		label="!(TxReset)",
		lineno=1786];
	"1798:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fba4b790>",
		clk_sens=True,
		fillcolor=gold,
		label="1798:AL",
		sens="['MTxClk', 'TxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TxDoneIn', 'TxAbortIn', 'TxReset']"];
	"1798:AL" -> "1799:BL"	 [cond="[]",
		lineno=None];
	"1815:AL" -> "1816:BL"	 [cond="[]",
		lineno=None];
	"Leaf_1784:AL" -> "1829:AL";
	"Leaf_1784:AL" -> "1815:AL";
	"1790:NS" -> "Leaf_1784:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1815:AL" -> "1847:AS";
	"1867:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f37fb9dad90>",
		def_var="['PadOut']",
		fillcolor=deepskyblue,
		label="1867:AS
PadOut = PadIn | SendingCtrlFrm;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['PadIn', 'SendingCtrlFrm']"];
	"1806:BL" -> "Leaf_1798:AL"	 [cond="[]",
		lineno=None];
	"1784:AL" -> "1785:BL"	 [cond="[]",
		lineno=None];
}
