read -sv run_verilog_mid/adder_32b_10_80_73c46001d24cf92d525b773218651406.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_80_73c46001d24cf92d525b773218651406_yosys.v
