[verilog]
include_paths = ["proj/"]

[option]
linter = true


