0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1735536814,verilog,,,,clk_wiz_0,,uvm,../../../../TeamProject_StereoDepth.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1735536814,verilog,,D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../TeamProject_StereoDepth.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sim_1/new/tb_SCCB.sv,1735610249,systemVerilog,,,,tb_SCCB,,uvm,../../../../TeamProject_StereoDepth.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/FrameBuffer.sv,1735563573,systemVerilog,,D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/new/SCCB.sv,,frameBuffer,,uvm,../../../../TeamProject_StereoDepth.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/ov7670_SetData.sv,1735526418,systemVerilog,,D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/vga_controller.sv,,ov7670_SetData,,uvm,../../../../TeamProject_StereoDepth.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv,1735604914,systemVerilog,,,,display_mux_2x1;qvga_addr_decoder;rbt2gray;top_VGA_CAMERA,,uvm,../../../../TeamProject_StereoDepth.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/vga_controller.sv,1735517992,systemVerilog,,D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv,,pixel_counter;vga_controller;vga_decoder,,uvm,../../../../TeamProject_StereoDepth.gen/sources_1/ip/clk_wiz_0,,,,,
D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/new/SCCB.sv,1735629088,systemVerilog,,D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sim_1/new/tb_SCCB.sv,,SCCB,,uvm,../../../../TeamProject_StereoDepth.gen/sources_1/ip/clk_wiz_0,,,,,
