# do phase-array_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/eric/Desktop/firmware-phased-array/rtl/altera_ip/pll_block.vho}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:20:24 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work C:/Users/eric/Desktop/firmware-phased-array/rtl/altera_ip/pll_block.vho 
# ** Error: (vcom-7) Failed to open design unit file "C:/Users/eric/Desktop/firmware-phased-array/rtl/altera_ip/pll_block.vho" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 17:20:24 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/altera/15.1/modelsim_ae/win32aloem/vcom failed.
# Error in macro ./phase-array_run_msim_rtl_vhdl.do line 8
# C:/altera/15.1/modelsim_ae/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/eric/Desktop/firmware-phased-array/rtl/altera_ip/pll_block.vho}"
