// Seed: 1716504293
module module_0 (
    output tri id_0
);
  wor id_3;
  module_2(
      id_3, id_3, id_3
  );
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input  wor  id_0,
    input  wor  id_1,
    input  tri0 id_2,
    input  tri  id_3,
    inout  tri1 id_4,
    output wor  id_5
);
  wand id_7 = id_4;
  module_0(
      id_4
  ); id_8(
      1, 1'b0, 1, 1, 1'h0 + 1'h0, id_0, id_3 - 1
  );
  wire id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_2;
endmodule
