<?xml version="1.0" encoding="UTF-8"?>
<HBootImage type="REGULAR">
	<Chunks>
		<Snip artifact="MMIO_config_NXHX4000_R1" group="com.hilscher.hboot.sniplib" version="1.0.0"/>

		<!-- Display the HW/memory configuration -->
		<Snip artifact="show_hwconfig_auto_netx4000" group="org.muhkuh.hboot.sniplib" version="1.0.2"/>
		
		<!-- ================================================================== -->
		<!-- netX intram tests: 
				CA9/0 code at 05000000, CA9/1 code at 05020000  
				netX_RAM0 0x05080000 - 0x0509ffff  
				netX_RAM1 0x050a0000 - 0x050bffff
				netX_RAM2 0x050c0000 - 0x050dffff
				netX_HS0  0x050e0000 - 0x050effff
				netX_HS2  0x050f0000 - 0x050fffff
				netX_ETH  0x05100000 - 0x05107fff
				
				AHB/AXI RAM tests: 
				AHB_RAM3 0x05060000 - 0x0507ffff
				AHB_RAM2 0x05040000 - 0x0505ffff
				AHB_RAM1 0x05020000 - 0x0503ffff  CA9/0 at 05040000, CA9/1 code at 05060000  
				AHB_RAM0 0x05000000 - 0x0501ffff  CA9/0 at 05040000, CA9/1 code at 05060000  
				
			-->
		
		<!-- R7: Open the firewalls -->
		<Data>
			<File name="@tElfCR7OpenFirewalls" />
		</Data>
		<Execute>
			<File name="@tElfCR7OpenFirewalls" />
		</Execute>
		
		
		<!-- CA9 core 0 parameters -->
		<Data>
			<Hex address="0x0501ff80">
				00 00 00 00 <!-- Start address of test area -->
				00 00 00 00 <!-- Size in bytes -->
				ff 01 00 00 <!-- Test Cases -->
				01 00 00 00 <!-- Loops -->
				00 00 00 00 <!-- PerfTestCases -->
				00 00 33 34 <!-- Status LED MMIO numbers  0 0 green (bit 16-23) yellow (bit 24-31) -->
				01 00 00 00 <!-- use UART -->
				00 00 00 ff <!-- tag mask -->
				00 00 00 22 <!-- tag value -->
			</Hex>
		</Data>
		<Data>
			<!-- CA9 core 1 parameters -->
			<Hex address="0x0503ff80">
				00 00 00 00 <!-- Start address of test area -->
				00 00 00 00 <!-- Size in bytes -->
				ff 01 00 00 <!-- Test Cases -->
				01 00 00 00 <!-- Loops -->
				00 00 00 00 <!-- PerfTestCases -->
				00 00 35 36 <!-- Status LED MMIO numbers  0 0 green yellow (bit 16-23) yellow (bit 24-31) -->
				00 00 00 00 <!-- do not use UART -->
				00 00 00 ff <!-- tag mask -->
				00 00 00 44 <!-- tag value -->
			</Hex>
		</Data>
		

		<Data>
			<Hex address="0x0501ffe0">
				00 00 00 00
				00 00 00 00
				00 00 00 00
			</Hex>
		</Data>

		<!-- R7: load ram test -->
		<Data>
			<File name="@tElfCA9core0" />
		</Data>
		<Data>
			<File name="@tElfCA9core1" />
		</Data>
		<Data>
			<File name="@tElfCR7SyncA9" />
		</Data>

		
		<!-- Intram test 07080000-0709ffff   Start           Size  -->
		<Data><Hex address="0x0501ff80"> 00 00 08 07    00 00 01 00 </Hex></Data> <!-- CA9 core 0 -->
		<Data><Hex address="0x0503ff80"> 00 00 09 07    00 00 01 00 </Hex></Data> <!-- CA9 core 1 -->
		<ExecuteCA9><Core0><File name="@tElfCA9core0" start="start_core0" /><R0>0x0501ff80</R0> </Core0>
								<Core1><File name="@tElfCA9core1" start="start_core1" /><R0>0x0503ff80</R0> </Core1></ExecuteCA9> 
		<Execute>          <File name="@tElfCR7SyncA9" /></Execute>
		
		<!-- Intram test 070a0000-070bffff   Start           Size  -->
		<Data><Hex address="0x0501ff80"> 00 00 0a 07    00 00 01 00 </Hex></Data> <!-- CA9 core 0 -->
		<Data><Hex address="0x0503ff80"> 00 00 0b 07    00 00 01 00 </Hex></Data> <!-- CA9 core 1 -->
		<ExecuteCA9><Core0><File name="@tElfCA9core0" start="start_core0" /><R0>0x0501ff80</R0> </Core0>
								<Core1><File name="@tElfCA9core1" start="start_core1" /><R0>0x0503ff80</R0> </Core1></ExecuteCA9> 
		<Execute>          <File name="@tElfCR7SyncA9" /></Execute>
		
		<!-- Intram test 070c0000-070dffff   Start           Size  -->
		<Data><Hex address="0x0501ff80"> 00 00 0c 07    00 00 01 00 </Hex></Data> <!-- CA9 core 0 -->
		<Data><Hex address="0x0503ff80"> 00 00 0d 07    00 00 01 00 </Hex></Data> <!-- CA9 core 1 -->
		<ExecuteCA9><Core0><File name="@tElfCA9core0" start="start_core0" /><R0>0x0501ff80</R0> </Core0>
								<Core1><File name="@tElfCA9core1" start="start_core1" /><R0>0x0503ff80</R0> </Core1></ExecuteCA9> 
		<Execute>          <File name="@tElfCR7SyncA9" /></Execute>
		
		<!-- Intram test 070e0000-070effff   Start           Size  -->
		<Data><Hex address="0x0501ff80"> 00 00 0e 07    00 80 00 00 </Hex></Data> <!-- CA9 core 0 -->
		<Data><Hex address="0x0503ff80"> 00 80 0e 07    00 80 00 00 </Hex></Data> <!-- CA9 core 1 -->
		<ExecuteCA9><Core0><File name="@tElfCA9core0" start="start_core0" /><R0>0x0501ff80</R0> </Core0>
								<Core1><File name="@tElfCA9core1" start="start_core1" /><R0>0x0503ff80</R0> </Core1></ExecuteCA9> 
		<Execute>          <File name="@tElfCR7SyncA9" /></Execute>
		
		<!-- Intram test 070f0000-070fffff   Start           Size  -->
		<Data><Hex address="0x0501ff80"> 00 00 0f 07    00 80 00 00 </Hex></Data> <!-- CA9 core 0 -->
		<Data><Hex address="0x0503ff80"> 00 80 0f 07    00 80 00 00 </Hex></Data> <!-- CA9 core 1 -->
		<ExecuteCA9><Core0><File name="@tElfCA9core0" start="start_core0" /><R0>0x0501ff80</R0> </Core0>
								<Core1><File name="@tElfCA9core1" start="start_core1" /><R0>0x0503ff80</R0> </Core1></ExecuteCA9> 
		<Execute>          <File name="@tElfCR7SyncA9" /></Execute>
		
		<!-- Intram test 07100000-07107fff   Start           Size  -->
		<Data><Hex address="0x0501ff80"> 00 00 10 07    00 40 00 00 </Hex></Data> <!-- CA9 core 0 -->
		<Data><Hex address="0x0503ff80"> 00 40 10 07    00 40 00 00 </Hex></Data> <!-- CA9 core 1 -->
		<ExecuteCA9><Core0><File name="@tElfCA9core0" start="start_core0" /><R0>0x0501ff80</R0> </Core0>
								<Core1><File name="@tElfCA9core1" start="start_core1" /><R0>0x0503ff80</R0> </Core1></ExecuteCA9> 
		<Execute>          <File name="@tElfCR7SyncA9" /></Execute>
		
		
		<!-- AXI RAM test 07060000-0707ffcf  Start           Size  (Exclude CA9 firmware vectors at 0507ffd0) -->
		<Data><Hex address="0x0501ff80"> 00 00 06 07    00 00 01 00 </Hex></Data> <!-- CA9 core 0 -->
		<Data><Hex address="0x0503ff80"> 00 00 07 07    d0 ff 00 00 </Hex></Data> <!-- CA9 core 1 -->
		<ExecuteCA9><Core0><File name="@tElfCA9core0" start="start_core0" /><R0>0x0501ff80</R0> </Core0>
								<Core1><File name="@tElfCA9core1" start="start_core1" /><R0>0x0503ff80</R0> </Core1></ExecuteCA9> 
		<Execute>          <File name="@tElfCR7SyncA9" /></Execute>
		
		<!-- AXI RAM test 07040000-0705ffff  Start           Size  -->
		<Data><Hex address="0x0501ff80"> 00 00 04 07    00 00 01 00 </Hex></Data> <!-- CA9 core 0 -->
		<Data><Hex address="0x0503ff80"> 00 00 05 07    00 00 01 00 </Hex></Data> <!-- CA9 core 1 -->
		<ExecuteCA9><Core0><File name="@tElfCA9core0" start="start_core0" /><R0>0x0501ff80</R0> </Core0>
								<Core1><File name="@tElfCA9core1" start="start_core1" /><R0>0x0503ff80</R0> </Core1></ExecuteCA9> 
		<Execute>          <File name="@tElfCR7SyncA9" /></Execute>
		
		
		<!-- CA9 core 0 parameters -->
		<Data>
			<Hex address="0x0505ff80">
				00 00 00 00 <!-- Start address of test area -->
				00 00 00 00 <!-- Size in bytes -->
				ff 01 00 00 <!-- Test Cases -->
				01 00 00 00 <!-- Loops -->
				00 00 00 00 <!-- PerfTestCases -->
				00 00 33 34 <!-- Status LED MMIO numbers  0 0 green (bit 16-23) yellow (bit 24-31) -->
				01 00 00 00 <!-- use UART -->
				00 00 00 ff <!-- tag mask -->
				00 00 00 22 <!-- tag value -->
			</Hex>
		</Data>
		<Data>
			<!-- CA9 core 1 parameters -->
			<Hex address="0x0507ff80">
				00 00 00 00 <!-- Start address of test area -->
				00 00 00 00 <!-- Size in bytes -->
				ff 01 00 00 <!-- Test Cases -->
				01 00 00 00 <!-- Loops -->
				00 00 00 00 <!-- PerfTestCases -->
				00 00 35 36 <!-- Status LED MMIO numbers  0 0 green yellow (bit 16-23) yellow (bit 24-31) -->
				00 00 00 00 <!-- do not use UART -->
				00 00 00 ff <!-- tag mask -->
				00 00 00 44 <!-- tag value -->
			</Hex>
		</Data>
		
		<!-- R7: load ram test -->
		<Data>
			<File name="@tElfCA9core0_rap2" />
		</Data>
		<Data>
			<File name="@tElfCA9core1_rap3" />
		</Data>
		
		<!-- AXI RAM test 07000000-0701ffff  Start           Size -->
		<Data><Hex address="0x0505ff80"> 00 00 00 07    00 00 01 00 </Hex></Data> <!-- CA9 core 0 -->
		<Data><Hex address="0x0507ff80"> 00 00 01 07    00 00 01 00 </Hex></Data> <!-- CA9 core 1 -->
		<ExecuteCA9><Core0><File name="@tElfCA9core0_rap2" start="start_core0" /><R0>0x0505ff80</R0> </Core0>
								<Core1><File name="@tElfCA9core1_rap3" start="start_core1" /><R0>0x0507ff80</R0> </Core1></ExecuteCA9> 
		<Execute>          <File name="@tElfCR7SyncA9" /></Execute>
		
		<!-- AXI RAM test 07020000-0703ffff  Start           Size -->
		<Data><Hex address="0x0505ff80"> 00 00 02 07    00 00 01 00 </Hex></Data> <!-- CA9 core 0 -->
		<Data><Hex address="0x0507ff80"> 00 00 03 07    00 00 01 00 </Hex></Data> <!-- CA9 core 1 -->
		<ExecuteCA9><Core0><File name="@tElfCA9core0_rap2" start="start_core0" /><R0>0x0505ff80</R0> </Core0>
								<Core1><File name="@tElfCA9core1_rap3" start="start_core1" /><R0>0x0507ff80</R0> </Core1></ExecuteCA9> 
		<Execute>          <File name="@tElfCR7SyncA9" /></Execute>

		<Execute>
			<Address>WFE_Loop</Address>
		</Execute>
		
	</Chunks>
</HBootImage>
