

================================================================
== Vitis HLS Report for 'init_module'
================================================================
* Date:           Sun Sep 10 13:54:16 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        SLDA_final
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.141 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INIT_LOOP_VITIS_LOOP_39_1  |     4096|     4096|         1|          1|          1|  4096|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %Lambda_V_dest_V, i5 %Lambda_V_id_V, i1 %Lambda_V_last_V, i2 %Lambda_V_user_V, i16 %Lambda_V_strb_V, i16 %Lambda_V_keep_V, i128 %Lambda_V_data_V, void @empty_14, i32 1, i32 1, void @empty_5, i32 0, i32 4096, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.42ns)   --->   "%br_ln38 = br void" [SLDA_final.cpp:38]   --->   Operation 5 'br' 'br_ln38' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 0, void %entry, i13 %add_ln38, void %.split64.i" [SLDA_final.cpp:38]   --->   Operation 6 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i7 0, void %entry, i7 %select_ln38_1, void %.split64.i" [SLDA_final.cpp:38]   --->   Operation 7 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%j = phi i7 0, void %entry, i7 %add_ln39, void %.split64.i" [SLDA_final.cpp:39]   --->   Operation 8 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.82ns)   --->   "%add_ln38 = add i13 %indvar_flatten, i13 1" [SLDA_final.cpp:38]   --->   Operation 9 'add' 'add_ln38' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.00ns)   --->   "%icmp_ln38 = icmp_eq  i13 %indvar_flatten, i13 4096" [SLDA_final.cpp:38]   --->   Operation 11 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split2.i, void %init_module.exit" [SLDA_final.cpp:38]   --->   Operation 12 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INIT_LOOP_VITIS_LOOP_39_1_str"   --->   Operation 13 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.81ns)   --->   "%icmp_ln39 = icmp_eq  i7 %j, i7 64" [SLDA_final.cpp:39]   --->   Operation 15 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.36ns)   --->   "%select_ln38 = select i1 %icmp_ln39, i7 0, i7 %j" [SLDA_final.cpp:38]   --->   Operation 16 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.77ns)   --->   "%add_ln38_1 = add i7 %i, i7 1" [SLDA_final.cpp:38]   --->   Operation 17 'add' 'add_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.36ns)   --->   "%select_ln38_1 = select i1 %icmp_ln39, i7 %add_ln38_1, i7 %i" [SLDA_final.cpp:38]   --->   Operation 18 'select' 'select_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i7 %select_ln38_1" [SLDA_final.cpp:38]   --->   Operation 19 'zext' 'zext_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 21 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_52 = read i174 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i2P0A.i1P0A.i5P0A.i6P0A, i128 %Lambda_V_data_V, i16 %Lambda_V_keep_V, i16 %Lambda_V_strb_V, i2 %Lambda_V_user_V, i1 %Lambda_V_last_V, i5 %Lambda_V_id_V, i6 %Lambda_V_dest_V"   --->   Operation 22 'read' 'empty_52' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ref_tmp_data_i = extractvalue i174 %empty_52"   --->   Operation 23 'extractvalue' 'ref_tmp_data_i' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i7 %select_ln38" [SLDA_final.cpp:40]   --->   Operation 24 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = trunc i128 %ref_tmp_data_i" [SLDA_final.cpp:40]   --->   Operation 25 'trunc' 'trunc_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.84ns)   --->   "%switch_ln40 = switch i6 %trunc_ln40, void %branch63.i, i6 0, void %branch0.i, i6 1, void %branch1.i, i6 2, void %branch2.i, i6 3, void %branch3.i, i6 4, void %branch4.i, i6 5, void %branch5.i, i6 6, void %branch6.i, i6 7, void %branch7.i, i6 8, void %branch8.i, i6 9, void %branch9.i, i6 10, void %branch10.i, i6 11, void %branch11.i, i6 12, void %branch12.i, i6 13, void %branch13.i, i6 14, void %branch14.i, i6 15, void %branch15.i, i6 16, void %branch16.i, i6 17, void %branch17.i, i6 18, void %branch18.i, i6 19, void %branch19.i, i6 20, void %branch20.i, i6 21, void %branch21.i, i6 22, void %branch22.i, i6 23, void %branch23.i, i6 24, void %branch24.i, i6 25, void %branch25.i, i6 26, void %branch26.i, i6 27, void %branch27.i, i6 28, void %branch28.i, i6 29, void %branch29.i, i6 30, void %branch30.i, i6 31, void %branch31.i, i6 32, void %branch32.i, i6 33, void %branch33.i, i6 34, void %branch34.i, i6 35, void %branch35.i, i6 36, void %branch36.i, i6 37, void %branch37.i, i6 38, void %branch38.i, i6 39, void %branch39.i, i6 40, void %branch40.i, i6 41, void %branch41.i, i6 42, void %branch42.i, i6 43, void %branch43.i, i6 44, void %branch44.i, i6 45, void %branch45.i, i6 46, void %branch46.i, i6 47, void %branch47.i, i6 48, void %branch48.i, i6 49, void %branch49.i, i6 50, void %branch50.i, i6 51, void %branch51.i, i6 52, void %branch52.i, i6 53, void %branch53.i, i6 54, void %branch54.i, i6 55, void %branch55.i, i6 56, void %branch56.i, i6 57, void %branch57.i, i6 58, void %branch58.i, i6 59, void %branch59.i, i6 60, void %branch60.i, i6 61, void %branch61.i, i6 62, void %branch62.i" [SLDA_final.cpp:40]   --->   Operation 26 'switch' 'switch_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.84>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%lambda_V_62_addr = getelementptr i4 %lambda_V_62, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 27 'getelementptr' 'lambda_V_62_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 62)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_62_addr" [SLDA_final.cpp:40]   --->   Operation 28 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 62)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 29 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 62)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%lambda_V_61_addr = getelementptr i4 %lambda_V_61, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 30 'getelementptr' 'lambda_V_61_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 61)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_61_addr" [SLDA_final.cpp:40]   --->   Operation 31 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 32 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 61)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%lambda_V_60_addr = getelementptr i4 %lambda_V_60, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 33 'getelementptr' 'lambda_V_60_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 60)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_60_addr" [SLDA_final.cpp:40]   --->   Operation 34 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 60)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 35 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 60)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%lambda_V_59_addr = getelementptr i4 %lambda_V_59, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 36 'getelementptr' 'lambda_V_59_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 59)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_59_addr" [SLDA_final.cpp:40]   --->   Operation 37 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 59)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 38 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 59)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%lambda_V_58_addr = getelementptr i4 %lambda_V_58, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 39 'getelementptr' 'lambda_V_58_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 58)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_58_addr" [SLDA_final.cpp:40]   --->   Operation 40 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 58)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 41 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 58)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%lambda_V_57_addr = getelementptr i4 %lambda_V_57, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 42 'getelementptr' 'lambda_V_57_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 57)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_57_addr" [SLDA_final.cpp:40]   --->   Operation 43 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 57)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 44 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 57)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%lambda_V_56_addr = getelementptr i4 %lambda_V_56, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 45 'getelementptr' 'lambda_V_56_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 56)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_56_addr" [SLDA_final.cpp:40]   --->   Operation 46 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 47 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 56)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%lambda_V_55_addr = getelementptr i4 %lambda_V_55, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 48 'getelementptr' 'lambda_V_55_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 55)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_55_addr" [SLDA_final.cpp:40]   --->   Operation 49 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 55)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 50 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 55)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%lambda_V_54_addr = getelementptr i4 %lambda_V_54, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 51 'getelementptr' 'lambda_V_54_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 54)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_54_addr" [SLDA_final.cpp:40]   --->   Operation 52 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 54)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 53 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 54)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%lambda_V_53_addr = getelementptr i4 %lambda_V_53, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 54 'getelementptr' 'lambda_V_53_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 53)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_53_addr" [SLDA_final.cpp:40]   --->   Operation 55 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 53)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 56 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 53)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%lambda_V_52_addr = getelementptr i4 %lambda_V_52, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 57 'getelementptr' 'lambda_V_52_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 52)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_52_addr" [SLDA_final.cpp:40]   --->   Operation 58 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 52)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 59 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 52)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%lambda_V_51_addr = getelementptr i4 %lambda_V_51, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 60 'getelementptr' 'lambda_V_51_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 51)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_51_addr" [SLDA_final.cpp:40]   --->   Operation 61 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 62 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 51)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%lambda_V_50_addr = getelementptr i4 %lambda_V_50, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 63 'getelementptr' 'lambda_V_50_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 50)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_50_addr" [SLDA_final.cpp:40]   --->   Operation 64 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 50)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 65 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 50)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%lambda_V_49_addr = getelementptr i4 %lambda_V_49, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 66 'getelementptr' 'lambda_V_49_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 49)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_49_addr" [SLDA_final.cpp:40]   --->   Operation 67 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 49)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 68 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 49)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%lambda_V_48_addr = getelementptr i4 %lambda_V_48, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 69 'getelementptr' 'lambda_V_48_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 48)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_48_addr" [SLDA_final.cpp:40]   --->   Operation 70 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 48)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 71 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 48)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%lambda_V_47_addr = getelementptr i4 %lambda_V_47, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 72 'getelementptr' 'lambda_V_47_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 47)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_47_addr" [SLDA_final.cpp:40]   --->   Operation 73 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 74 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 47)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%lambda_V_46_addr = getelementptr i4 %lambda_V_46, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 75 'getelementptr' 'lambda_V_46_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 46)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_46_addr" [SLDA_final.cpp:40]   --->   Operation 76 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 46)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 77 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 46)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%lambda_V_45_addr = getelementptr i4 %lambda_V_45, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 78 'getelementptr' 'lambda_V_45_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 45)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_45_addr" [SLDA_final.cpp:40]   --->   Operation 79 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 45)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 80 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 45)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%lambda_V_44_addr = getelementptr i4 %lambda_V_44, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 81 'getelementptr' 'lambda_V_44_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 44)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_44_addr" [SLDA_final.cpp:40]   --->   Operation 82 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 44)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 83 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 44)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%lambda_V_43_addr = getelementptr i4 %lambda_V_43, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 84 'getelementptr' 'lambda_V_43_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 43)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_43_addr" [SLDA_final.cpp:40]   --->   Operation 85 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 43)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 86 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 43)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%lambda_V_42_addr = getelementptr i4 %lambda_V_42, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 87 'getelementptr' 'lambda_V_42_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 42)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_42_addr" [SLDA_final.cpp:40]   --->   Operation 88 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 42)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 89 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 42)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%lambda_V_41_addr = getelementptr i4 %lambda_V_41, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 90 'getelementptr' 'lambda_V_41_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 41)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_41_addr" [SLDA_final.cpp:40]   --->   Operation 91 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 41)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 92 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 41)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%lambda_V_40_addr = getelementptr i4 %lambda_V_40, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 93 'getelementptr' 'lambda_V_40_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 40)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_40_addr" [SLDA_final.cpp:40]   --->   Operation 94 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 95 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 40)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%lambda_V_39_addr = getelementptr i4 %lambda_V_39, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 96 'getelementptr' 'lambda_V_39_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 39)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_39_addr" [SLDA_final.cpp:40]   --->   Operation 97 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 39)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 98 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 39)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%lambda_V_38_addr = getelementptr i4 %lambda_V_38, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 99 'getelementptr' 'lambda_V_38_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 38)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_38_addr" [SLDA_final.cpp:40]   --->   Operation 100 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 101 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 38)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%lambda_V_37_addr = getelementptr i4 %lambda_V_37, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 102 'getelementptr' 'lambda_V_37_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 37)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_37_addr" [SLDA_final.cpp:40]   --->   Operation 103 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 37)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 104 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 37)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%lambda_V_36_addr = getelementptr i4 %lambda_V_36, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 105 'getelementptr' 'lambda_V_36_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 36)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_36_addr" [SLDA_final.cpp:40]   --->   Operation 106 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 107 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 36)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%lambda_V_35_addr = getelementptr i4 %lambda_V_35, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 108 'getelementptr' 'lambda_V_35_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 35)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_35_addr" [SLDA_final.cpp:40]   --->   Operation 109 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 35)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 110 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 35)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%lambda_V_34_addr = getelementptr i4 %lambda_V_34, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 111 'getelementptr' 'lambda_V_34_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 34)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_34_addr" [SLDA_final.cpp:40]   --->   Operation 112 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 34)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 113 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 34)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%lambda_V_33_addr = getelementptr i4 %lambda_V_33, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 114 'getelementptr' 'lambda_V_33_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 33)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_33_addr" [SLDA_final.cpp:40]   --->   Operation 115 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 33)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 116 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 33)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%lambda_V_32_addr = getelementptr i4 %lambda_V_32, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 117 'getelementptr' 'lambda_V_32_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 32)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_32_addr" [SLDA_final.cpp:40]   --->   Operation 118 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 32)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 119 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 32)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%lambda_V_31_addr = getelementptr i4 %lambda_V_31, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 120 'getelementptr' 'lambda_V_31_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 31)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_31_addr" [SLDA_final.cpp:40]   --->   Operation 121 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 31)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 122 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 31)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%lambda_V_30_addr = getelementptr i4 %lambda_V_30, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 123 'getelementptr' 'lambda_V_30_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 30)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_30_addr" [SLDA_final.cpp:40]   --->   Operation 124 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 30)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 125 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 30)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%lambda_V_29_addr = getelementptr i4 %lambda_V_29, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 126 'getelementptr' 'lambda_V_29_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 29)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_29_addr" [SLDA_final.cpp:40]   --->   Operation 127 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 29)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 128 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 29)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%lambda_V_28_addr = getelementptr i4 %lambda_V_28, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 129 'getelementptr' 'lambda_V_28_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 28)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_28_addr" [SLDA_final.cpp:40]   --->   Operation 130 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 28)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 131 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 28)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%lambda_V_27_addr = getelementptr i4 %lambda_V_27, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 132 'getelementptr' 'lambda_V_27_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 27)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_27_addr" [SLDA_final.cpp:40]   --->   Operation 133 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 27)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 134 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 27)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%lambda_V_26_addr = getelementptr i4 %lambda_V_26, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 135 'getelementptr' 'lambda_V_26_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 26)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_26_addr" [SLDA_final.cpp:40]   --->   Operation 136 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 26)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 137 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 26)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%lambda_V_25_addr = getelementptr i4 %lambda_V_25, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 138 'getelementptr' 'lambda_V_25_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 25)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_25_addr" [SLDA_final.cpp:40]   --->   Operation 139 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 25)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 140 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 25)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%lambda_V_24_addr = getelementptr i4 %lambda_V_24, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 141 'getelementptr' 'lambda_V_24_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 24)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_24_addr" [SLDA_final.cpp:40]   --->   Operation 142 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 24)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 143 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 24)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%lambda_V_23_addr = getelementptr i4 %lambda_V_23, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 144 'getelementptr' 'lambda_V_23_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 23)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_23_addr" [SLDA_final.cpp:40]   --->   Operation 145 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 146 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 23)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%lambda_V_22_addr = getelementptr i4 %lambda_V_22, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 147 'getelementptr' 'lambda_V_22_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 22)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_22_addr" [SLDA_final.cpp:40]   --->   Operation 148 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 22)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 149 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 22)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%lambda_V_21_addr = getelementptr i4 %lambda_V_21, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 150 'getelementptr' 'lambda_V_21_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 21)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_21_addr" [SLDA_final.cpp:40]   --->   Operation 151 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 21)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 152 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 21)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%lambda_V_20_addr = getelementptr i4 %lambda_V_20, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 153 'getelementptr' 'lambda_V_20_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 20)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_20_addr" [SLDA_final.cpp:40]   --->   Operation 154 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 20)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 155 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 20)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%lambda_V_19_addr = getelementptr i4 %lambda_V_19, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 156 'getelementptr' 'lambda_V_19_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 19)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_19_addr" [SLDA_final.cpp:40]   --->   Operation 157 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 19)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 158 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 19)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%lambda_V_18_addr = getelementptr i4 %lambda_V_18, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 159 'getelementptr' 'lambda_V_18_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 18)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_18_addr" [SLDA_final.cpp:40]   --->   Operation 160 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 18)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 161 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 18)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%lambda_V_17_addr = getelementptr i4 %lambda_V_17, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 162 'getelementptr' 'lambda_V_17_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 17)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_17_addr" [SLDA_final.cpp:40]   --->   Operation 163 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 17)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 164 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 17)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%lambda_V_16_addr = getelementptr i4 %lambda_V_16, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 165 'getelementptr' 'lambda_V_16_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 16)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_16_addr" [SLDA_final.cpp:40]   --->   Operation 166 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 16)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 167 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 16)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%lambda_V_15_addr = getelementptr i4 %lambda_V_15, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 168 'getelementptr' 'lambda_V_15_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 15)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_15_addr" [SLDA_final.cpp:40]   --->   Operation 169 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 170 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 15)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%lambda_V_14_addr = getelementptr i4 %lambda_V_14, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 171 'getelementptr' 'lambda_V_14_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 14)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_14_addr" [SLDA_final.cpp:40]   --->   Operation 172 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 173 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 14)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%lambda_V_13_addr = getelementptr i4 %lambda_V_13, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 174 'getelementptr' 'lambda_V_13_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 13)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_13_addr" [SLDA_final.cpp:40]   --->   Operation 175 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 176 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 13)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%lambda_V_12_addr = getelementptr i4 %lambda_V_12, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 177 'getelementptr' 'lambda_V_12_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 12)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_12_addr" [SLDA_final.cpp:40]   --->   Operation 178 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 179 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 12)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%lambda_V_11_addr = getelementptr i4 %lambda_V_11, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 180 'getelementptr' 'lambda_V_11_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 11)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_11_addr" [SLDA_final.cpp:40]   --->   Operation 181 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 182 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 11)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%lambda_V_10_addr = getelementptr i4 %lambda_V_10, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 183 'getelementptr' 'lambda_V_10_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 10)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_10_addr" [SLDA_final.cpp:40]   --->   Operation 184 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 185 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 10)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%lambda_V_9_addr = getelementptr i4 %lambda_V_9, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 186 'getelementptr' 'lambda_V_9_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 9)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_9_addr" [SLDA_final.cpp:40]   --->   Operation 187 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 188 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 9)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%lambda_V_8_addr = getelementptr i4 %lambda_V_8, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 189 'getelementptr' 'lambda_V_8_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 8)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_8_addr" [SLDA_final.cpp:40]   --->   Operation 190 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 191 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 8)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%lambda_V_7_addr = getelementptr i4 %lambda_V_7, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 192 'getelementptr' 'lambda_V_7_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 7)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_7_addr" [SLDA_final.cpp:40]   --->   Operation 193 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 194 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 7)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%lambda_V_6_addr = getelementptr i4 %lambda_V_6, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 195 'getelementptr' 'lambda_V_6_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 6)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_6_addr" [SLDA_final.cpp:40]   --->   Operation 196 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 197 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 6)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%lambda_V_5_addr = getelementptr i4 %lambda_V_5, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 198 'getelementptr' 'lambda_V_5_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 5)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_5_addr" [SLDA_final.cpp:40]   --->   Operation 199 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 200 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 5)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%lambda_V_4_addr = getelementptr i4 %lambda_V_4, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 201 'getelementptr' 'lambda_V_4_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 4)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_4_addr" [SLDA_final.cpp:40]   --->   Operation 202 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 203 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 4)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%lambda_V_3_addr = getelementptr i4 %lambda_V_3, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 204 'getelementptr' 'lambda_V_3_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 3)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_3_addr" [SLDA_final.cpp:40]   --->   Operation 205 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 206 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 3)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%lambda_V_2_addr = getelementptr i4 %lambda_V_2, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 207 'getelementptr' 'lambda_V_2_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 2)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_2_addr" [SLDA_final.cpp:40]   --->   Operation 208 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 209 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 2)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%lambda_V_1_addr = getelementptr i4 %lambda_V_1, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 210 'getelementptr' 'lambda_V_1_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 1)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_1_addr" [SLDA_final.cpp:40]   --->   Operation 211 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 212 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 1)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%lambda_V_0_addr = getelementptr i4 %lambda_V_0, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 213 'getelementptr' 'lambda_V_0_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 0)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_0_addr" [SLDA_final.cpp:40]   --->   Operation 214 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 215 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 0)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%lambda_V_63_addr = getelementptr i4 %lambda_V_63, i64 0, i64 %zext_ln38" [SLDA_final.cpp:40]   --->   Operation 216 'getelementptr' 'lambda_V_63_addr' <Predicate = (!icmp_ln38 & trunc_ln40 == 63)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.67ns)   --->   "%store_ln40 = store i4 %trunc_ln40_1, i6 %lambda_V_63_addr" [SLDA_final.cpp:40]   --->   Operation 217 'store' 'store_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 63)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.split64.i" [SLDA_final.cpp:40]   --->   Operation 218 'br' 'br_ln40' <Predicate = (!icmp_ln38 & trunc_ln40 == 63)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.77ns)   --->   "%add_ln39 = add i7 %select_ln38, i7 1" [SLDA_final.cpp:39]   --->   Operation 219 'add' 'add_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 220 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 221 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', SLDA_final.cpp:38) with incoming values : ('add_ln38', SLDA_final.cpp:38) [76]  (0.427 ns)

 <State 2>: 2.14ns
The critical path consists of the following:
	'phi' operation ('j', SLDA_final.cpp:39) with incoming values : ('add_ln39', SLDA_final.cpp:39) [78]  (0 ns)
	'icmp' operation ('icmp_ln39', SLDA_final.cpp:39) [86]  (0.817 ns)
	'select' operation ('select_ln38', SLDA_final.cpp:38) [87]  (0.36 ns)
	blocking operation 0.964 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
