INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/Test/Test.srcs/sources_1/new/bcd2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/Test/Test.srcs/sources_1/new/cnt_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/Test/Test.srcs/sources_1/new/hex2bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/Test/Test.srcs/sources_1/new/hex_cnt_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_cnt_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/Test/Test.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_cnt_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/Test/Test.srcs/sim_1/new/cnt_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt_top_tb
