

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Oct 20 15:43:22 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 11.313 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max  |   Type  |
    +---------+---------+----------+----------+------+-------+---------+
    |     9954|    42626| 0.113 ms | 0.482 ms |  9954|  42626|   none  |
    +---------+---------+----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+------------+-----------+-----------+---------+----------+
        |                         |  Latency (cycles) |  Iteration |  Initiation Interval  |   Trip  |          |
        |        Loop Name        |   min   |   max   |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------------------+---------+---------+------------+-----------+-----------+---------+----------+
        |- Loop 1                 |     5184|     5184|           1|          -|          -|     5184|    no    |
        |- Loop 2                 |     4768|    37440| 298 ~ 1170 |          -|          -| 16 ~ 32 |    no    |
        | + Loop 2.1              |      296|     1168|  74 ~ 146  |          -|          -|  4 ~ 8  |    no    |
        |  ++ Loop 2.1.1          |       72|      144|          18|          -|          -|  4 ~ 8  |    no    |
        |   +++ Loop 2.1.1.1      |       16|       16|           8|          -|          -|        2|    no    |
        |    ++++ Loop 2.1.1.1.1  |        6|        6|           3|          -|          -|        2|    no    |
        +-------------------------+---------+---------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      0|       0|    231|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    158|    -|
|Register         |        -|      -|     142|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     142|    389|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |dut_mac_muladd_6nfYi_U22  |dut_mac_muladd_6nfYi  | i0 * i1 + i2 |
    |dut_mac_muladd_8neOg_U21  |dut_mac_muladd_8neOg  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln113_fu_273_p2    |     *    |      0|  0|  26|           4|           6|
    |add_ln113_1_fu_249_p2  |     +    |      0|  0|  15|           9|           9|
    |c_fu_347_p2            |     +    |      0|  0|  10|           2|           1|
    |i_fu_232_p2            |     +    |      0|  0|  17|          13|           1|
    |i_index_fu_387_p2      |     +    |      0|  0|  17|          13|          13|
    |m_fu_267_p2            |     +    |      0|  0|  15|           6|           1|
    |r_fu_367_p2            |     +    |      0|  0|  10|           2|           1|
    |tmp1_fu_373_p2         |     +    |      0|  0|   9|           9|           9|
    |tmp5_fu_379_p2         |     +    |      0|  0|   9|           9|           9|
    |tmp_fu_318_p2          |     +    |      0|  0|  15|           8|           8|
    |x_fu_287_p2            |     +    |      0|  0|  13|           4|           1|
    |y_fu_312_p2            |     +    |      0|  0|  13|           4|           1|
    |icmp_ln104_fu_226_p2   |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln106_fu_262_p2   |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln107_fu_282_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln108_fu_307_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln111_fu_341_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln112_fu_361_p2   |   icmp   |      0|  0|   9|           2|           3|
    |or_ln114_fu_396_p2     |    or    |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 231|         116|          95|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  47|         10|    1|         10|
    |c_0_reg_174        |   9|          2|    2|          4|
    |i_0_reg_105        |   9|          2|   13|         26|
    |m_0_reg_116        |   9|          2|    6|         12|
    |max_0_reg_161      |   9|          2|    1|          2|
    |max_1_reg_185      |   9|          2|    1|          2|
    |output_r_address0  |  15|          3|   13|         39|
    |output_r_d0        |  15|          3|    1|          3|
    |phi_mul_reg_127    |   9|          2|    9|         18|
    |r_0_reg_197        |   9|          2|    2|          4|
    |x_0_reg_139        |   9|          2|    4|          8|
    |y_0_reg_150        |   9|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 158|         34|   57|        136|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |I_cast_reg_455        |   6|   0|   13|          7|
    |O_reg_426             |   4|   0|    4|          0|
    |add_ln113_1_reg_460   |   9|   0|    9|          0|
    |ap_CS_fsm             |   9|   0|    9|          0|
    |c_0_reg_174           |   2|   0|    2|          0|
    |c_reg_522             |   2|   0|    2|          0|
    |i_0_reg_105           |  13|   0|   13|          0|
    |m_0_reg_116           |   6|   0|    6|          0|
    |m_reg_468             |   6|   0|    6|          0|
    |max_0_reg_161         |   1|   0|    1|          0|
    |max_1_reg_185         |   1|   0|    1|          0|
    |mul_ln113_reg_473     |   8|   0|    8|          0|
    |o_index_reg_504       |  11|   0|   11|          0|
    |phi_mul_reg_127       |   9|   0|    9|          0|
    |r_0_reg_197           |   2|   0|    2|          0|
    |r_reg_530             |   2|   0|    2|          0|
    |tmp5_reg_535          |   9|   0|    9|          0|
    |x_0_reg_139           |   4|   0|    4|          0|
    |x_reg_486             |   4|   0|    4|          0|
    |y_0_reg_150           |   4|   0|    4|          0|
    |y_reg_499             |   4|   0|    4|          0|
    |zext_ln107_reg_478    |   4|   0|   11|          7|
    |zext_ln109_reg_432    |   4|   0|   11|          7|
    |zext_ln111_reg_514    |   2|   0|   13|         11|
    |zext_ln113_1_reg_450  |   6|   0|    9|          3|
    |zext_ln113_3_reg_491  |   3|   0|   13|         10|
    |zext_ln113_4_reg_509  |   3|   0|    9|          6|
    |zext_ln113_reg_437    |   4|   0|    8|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 | 142|   0|  197|         55|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   max_pool   | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    1|  ap_memory |   output_r   |     array    |
|M                  |  in |    7|   ap_none  |       M      |    scalar    |
|I                  |  in |    6|   ap_none  |       I      |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

