

================================================================
== Vitis HLS Report for 'backward_fcc'
================================================================
* Date:           Thu Feb 17 16:02:07 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        backward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 2   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 3   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 4   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 5   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- LOOP1    |        ?|        ?|         7|          1|          1|      ?|       yes|
        |- LOOP3    |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + LOOP4   |        ?|        ?|        16|          -|          -|      ?|        no|
        |- Loop 8   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 9   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 10  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 7
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 121
* Pipeline : 9
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 20 21 22 }
  Pipeline-2 : II = 1, D = 3, States = { 33 34 35 }
  Pipeline-3 : II = 1, D = 3, States = { 43 44 45 }
  Pipeline-4 : II = 1, D = 3, States = { 53 54 55 }
  Pipeline-5 : II = 1, D = 7, States = { 60 61 62 63 64 65 66 }
  Pipeline-6 : II = 1, D = 3, States = { 98 99 100 }
  Pipeline-7 : II = 1, D = 3, States = { 106 107 108 }
  Pipeline-8 : II = 1, D = 3, States = { 114 115 116 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 23 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 23 21 
21 --> 22 
22 --> 20 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 36 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 37 46 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 46 44 
44 --> 45 
45 --> 43 
46 --> 47 56 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 56 54 
54 --> 55 
55 --> 53 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 67 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 60 
67 --> 68 
68 --> 69 97 105 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 88 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 72 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 68 
97 --> 98 
98 --> 101 99 
99 --> 100 
100 --> 98 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 113 106 
106 --> 109 107 
107 --> 108 
108 --> 106 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 121 114 
114 --> 117 115 
115 --> 116 
116 --> 114 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 122 [1/1] (1.00ns)   --->   "%lr_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %lr"   --->   Operation 122 'read' 'lr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 123 [1/1] (1.00ns)   --->   "%ydimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydimension"   --->   Operation 123 'read' 'ydimension_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 124 [1/1] (1.00ns)   --->   "%xdimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdimension"   --->   Operation 124 'read' 'xdimension_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 125 [1/1] (1.00ns)   --->   "%dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy"   --->   Operation 125 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 126 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx"   --->   Operation 126 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 127 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 127 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 128 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 128 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 129 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 129 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%empty = trunc i32 %xdimension_read"   --->   Operation 130 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%empty_24 = trunc i32 %ydimension_read"   --->   Operation 131 'trunc' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%x_t = alloca i32 1" [backward_fcc/backprop.cpp:27]   --->   Operation 132 'alloca' 'x_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%b_t = alloca i32 1" [backward_fcc/backprop.cpp:29]   --->   Operation 133 'alloca' 'b_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%w_t = alloca i32 1" [backward_fcc/backprop.cpp:30]   --->   Operation 134 'alloca' 'w_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%dx_t = alloca i32 1" [backward_fcc/backprop.cpp:32]   --->   Operation 135 'alloca' 'dx_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%dy_t = alloca i32 1" [backward_fcc/backprop.cpp:33]   --->   Operation 136 'alloca' 'dy_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 137 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp_ne  i32 %xdimension_read, i32 0" [backward_fcc/backprop.cpp:43]   --->   Operation 137 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16"   --->   Operation 138 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 100, void @empty_11, void @empty_18, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_2, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_7, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_17, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdimension"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdimension, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_5, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdimension, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydimension"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydimension, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_10, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydimension, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lr"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lr, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_12, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lr, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i32 %xdimension_read" [backward_fcc/backprop.cpp:43]   --->   Operation 161 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %loop-memcpy-residual-header60, void %loop-memcpy-expansion57.preheader" [backward_fcc/backprop.cpp:43]   --->   Operation 162 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %x_read, i32 2, i32 31"   --->   Operation 163 'partselect' 'p_cast' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i30 %p_cast"   --->   Operation 164 'sext' 'p_cast_cast' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %p_cast_cast"   --->   Operation 165 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 166 [7/7] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 166 'readreq' 'empty_25' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 167 [6/7] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 167 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 168 [5/7] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 168 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 169 [4/7] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 169 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 170 [3/7] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 170 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 171 [2/7] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 171 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 172 [1/7] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 172 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 173 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion57"   --->   Operation 173 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 3.46>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%loop_index58 = phi i62 %empty_26, void %loop-memcpy-expansion57.split, i62 0, void %loop-memcpy-expansion57.preheader"   --->   Operation 174 'phi' 'loop_index58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (3.46ns)   --->   "%empty_26 = add i62 %loop_index58, i62 1"   --->   Operation 175 'add' 'empty_26' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 176 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (2.79ns)   --->   "%exitcond8122 = icmp_eq  i62 %loop_index58, i62 %sext_ln43" [backward_fcc/backprop.cpp:43]   --->   Operation 177 'icmp' 'exitcond8122' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 178 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %exitcond8122, void %loop-memcpy-expansion57.split, void %loop-memcpy-residual-header60.loopexit" [backward_fcc/backprop.cpp:43]   --->   Operation 179 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%empty_29 = trunc i62 %loop_index58"   --->   Operation 180 'trunc' 'empty_29' <Predicate = (!exitcond8122)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 181 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 181 'read' 'gmem_addr_read' <Predicate = (!exitcond8122)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%empty_28 = bitcast i32 %gmem_addr_read"   --->   Operation 182 'bitcast' 'empty_28' <Predicate = (!exitcond8122)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%loop_index58_cast_cast = zext i7 %empty_29"   --->   Operation 183 'zext' 'loop_index58_cast_cast' <Predicate = (!exitcond8122)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%x_t_addr = getelementptr i32 %x_t, i32 0, i32 %loop_index58_cast_cast"   --->   Operation 184 'getelementptr' 'x_t_addr' <Predicate = (!exitcond8122)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_28, i7 %x_t_addr"   --->   Operation 185 'store' 'store_ln0' <Predicate = (!exitcond8122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion57"   --->   Operation 186 'br' 'br_ln0' <Predicate = (!exitcond8122)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 2.47>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header60"   --->   Operation 187 'br' 'br_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (2.47ns)   --->   "%icmp_ln44 = icmp_ne  i32 %ydimension_read, i32 0" [backward_fcc/backprop.cpp:44]   --->   Operation 188 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i32 %ydimension_read" [backward_fcc/backprop.cpp:44]   --->   Operation 189 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %loop-memcpy-residual-header54, void %loop-memcpy-expansion51.preheader" [backward_fcc/backprop.cpp:44]   --->   Operation 190 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %b_read, i32 2, i32 31"   --->   Operation 191 'partselect' 'p_cast1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%p_cast1_cast = sext i30 %p_cast1"   --->   Operation 192 'sext' 'p_cast1_cast' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %p_cast1_cast"   --->   Operation 193 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_13 : Operation 194 [7/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 194 'readreq' 'empty_69' <Predicate = (icmp_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 195 [6/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 195 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 196 [5/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 196 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 197 [4/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 197 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 198 [3/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 198 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 199 [2/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 199 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 200 [1/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 200 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 201 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion51"   --->   Operation 201 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 20 <SV = 17> <Delay = 3.46>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%loop_index52 = phi i62 %empty_30, void %loop-memcpy-expansion51.split, i62 0, void %loop-memcpy-expansion51.preheader"   --->   Operation 202 'phi' 'loop_index52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (3.46ns)   --->   "%empty_30 = add i62 %loop_index52, i62 1"   --->   Operation 203 'add' 'empty_30' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 204 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (2.79ns)   --->   "%exitcond8021 = icmp_eq  i62 %loop_index52, i62 %sext_ln44" [backward_fcc/backprop.cpp:44]   --->   Operation 205 'icmp' 'exitcond8021' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 206 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %exitcond8021, void %loop-memcpy-expansion51.split, void %loop-memcpy-residual-header54.loopexit" [backward_fcc/backprop.cpp:44]   --->   Operation 207 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (0.00ns)   --->   "%empty_33 = trunc i62 %loop_index52"   --->   Operation 208 'trunc' 'empty_33' <Predicate = (!exitcond8021)> <Delay = 0.00>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 209 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 209 'read' 'gmem_addr_1_read' <Predicate = (!exitcond8021)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 3.25>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%empty_32 = bitcast i32 %gmem_addr_1_read"   --->   Operation 210 'bitcast' 'empty_32' <Predicate = (!exitcond8021)> <Delay = 0.00>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "%loop_index52_cast_cast = zext i7 %empty_33"   --->   Operation 211 'zext' 'loop_index52_cast_cast' <Predicate = (!exitcond8021)> <Delay = 0.00>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%b_t_addr = getelementptr i32 %b_t, i32 0, i32 %loop_index52_cast_cast"   --->   Operation 212 'getelementptr' 'b_t_addr' <Predicate = (!exitcond8021)> <Delay = 0.00>
ST_22 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_32, i7 %b_t_addr"   --->   Operation 213 'store' 'store_ln0' <Predicate = (!exitcond8021)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion51"   --->   Operation 214 'br' 'br_ln0' <Predicate = (!exitcond8021)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 6.91>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header54"   --->   Operation 215 'br' 'br_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_23 : Operation 216 [2/2] (6.91ns)   --->   "%mul_ln45 = mul i32 %ydimension_read, i32 %xdimension_read" [backward_fcc/backprop.cpp:45]   --->   Operation 216 'mul' 'mul_ln45' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 6.91>
ST_24 : Operation 217 [1/2] (6.91ns)   --->   "%mul_ln45 = mul i32 %ydimension_read, i32 %xdimension_read" [backward_fcc/backprop.cpp:45]   --->   Operation 217 'mul' 'mul_ln45' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 2.47>
ST_25 : Operation 218 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp_ne  i32 %mul_ln45, i32 0" [backward_fcc/backprop.cpp:45]   --->   Operation 218 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i32 %mul_ln45" [backward_fcc/backprop.cpp:45]   --->   Operation 219 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %loop-memcpy-residual-header48, void %loop-memcpy-expansion45.preheader" [backward_fcc/backprop.cpp:45]   --->   Operation 220 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w_read, i32 2, i32 31"   --->   Operation 221 'partselect' 'p_cast2' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%p_cast2_cast = sext i30 %p_cast2"   --->   Operation 222 'sext' 'p_cast2_cast' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %p_cast2_cast"   --->   Operation 223 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_26 : Operation 224 [7/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln45" [backward_fcc/backprop.cpp:45]   --->   Operation 224 'readreq' 'empty_68' <Predicate = (icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 225 [6/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln45" [backward_fcc/backprop.cpp:45]   --->   Operation 225 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 226 [5/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln45" [backward_fcc/backprop.cpp:45]   --->   Operation 226 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 227 [4/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln45" [backward_fcc/backprop.cpp:45]   --->   Operation 227 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 7.30>
ST_30 : Operation 228 [3/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln45" [backward_fcc/backprop.cpp:45]   --->   Operation 228 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 26> <Delay = 7.30>
ST_31 : Operation 229 [2/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln45" [backward_fcc/backprop.cpp:45]   --->   Operation 229 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 27> <Delay = 7.30>
ST_32 : Operation 230 [1/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln45" [backward_fcc/backprop.cpp:45]   --->   Operation 230 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 231 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion45"   --->   Operation 231 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 33 <SV = 28> <Delay = 3.46>
ST_33 : Operation 232 [1/1] (0.00ns)   --->   "%loop_index46 = phi i62 %empty_34, void %loop-memcpy-expansion45.split, i62 0, void %loop-memcpy-expansion45.preheader"   --->   Operation 232 'phi' 'loop_index46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (3.46ns)   --->   "%empty_34 = add i62 %loop_index46, i62 1"   --->   Operation 233 'add' 'empty_34' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 234 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 234 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 235 [1/1] (2.79ns)   --->   "%exitcond7920 = icmp_eq  i62 %loop_index46, i62 %sext_ln45" [backward_fcc/backprop.cpp:45]   --->   Operation 235 'icmp' 'exitcond7920' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 236 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 236 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %exitcond7920, void %loop-memcpy-expansion45.split, void %loop-memcpy-residual-header48.loopexit" [backward_fcc/backprop.cpp:45]   --->   Operation 237 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 238 [1/1] (0.00ns)   --->   "%empty_37 = trunc i62 %loop_index46"   --->   Operation 238 'trunc' 'empty_37' <Predicate = (!exitcond7920)> <Delay = 0.00>

State 34 <SV = 29> <Delay = 7.30>
ST_34 : Operation 239 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2"   --->   Operation 239 'read' 'gmem_addr_2_read' <Predicate = (!exitcond7920)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 30> <Delay = 3.25>
ST_35 : Operation 240 [1/1] (0.00ns)   --->   "%empty_36 = bitcast i32 %gmem_addr_2_read"   --->   Operation 240 'bitcast' 'empty_36' <Predicate = (!exitcond7920)> <Delay = 0.00>
ST_35 : Operation 241 [1/1] (0.00ns)   --->   "%loop_index46_cast_cast = zext i14 %empty_37"   --->   Operation 241 'zext' 'loop_index46_cast_cast' <Predicate = (!exitcond7920)> <Delay = 0.00>
ST_35 : Operation 242 [1/1] (0.00ns)   --->   "%w_t_addr = getelementptr i32 %w_t, i32 0, i32 %loop_index46_cast_cast"   --->   Operation 242 'getelementptr' 'w_t_addr' <Predicate = (!exitcond7920)> <Delay = 0.00>
ST_35 : Operation 243 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_36, i14 %w_t_addr"   --->   Operation 243 'store' 'store_ln0' <Predicate = (!exitcond7920)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion45"   --->   Operation 244 'br' 'br_ln0' <Predicate = (!exitcond7920)> <Delay = 0.00>

State 36 <SV = 29> <Delay = 7.30>
ST_36 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header48"   --->   Operation 245 'br' 'br_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_36 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln43, void %loop-memcpy-residual-header42, void %loop-memcpy-expansion39.preheader" [backward_fcc/backprop.cpp:46]   --->   Operation 246 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 247 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %dx_read, i32 2, i32 31"   --->   Operation 247 'partselect' 'p_cast3' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_36 : Operation 248 [1/1] (0.00ns)   --->   "%p_cast3_cast = sext i30 %p_cast3"   --->   Operation 248 'sext' 'p_cast3_cast' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_36 : Operation 249 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i32 %p_cast3_cast"   --->   Operation 249 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_36 : Operation 250 [7/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %xdimension_read"   --->   Operation 250 'readreq' 'empty_67' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 30> <Delay = 7.30>
ST_37 : Operation 251 [6/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %xdimension_read"   --->   Operation 251 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 31> <Delay = 7.30>
ST_38 : Operation 252 [5/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %xdimension_read"   --->   Operation 252 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 32> <Delay = 7.30>
ST_39 : Operation 253 [4/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %xdimension_read"   --->   Operation 253 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 33> <Delay = 7.30>
ST_40 : Operation 254 [3/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %xdimension_read"   --->   Operation 254 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 34> <Delay = 7.30>
ST_41 : Operation 255 [2/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %xdimension_read"   --->   Operation 255 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 35> <Delay = 7.30>
ST_42 : Operation 256 [1/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %xdimension_read"   --->   Operation 256 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 257 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion39"   --->   Operation 257 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 43 <SV = 36> <Delay = 3.46>
ST_43 : Operation 258 [1/1] (0.00ns)   --->   "%loop_index40 = phi i62 %empty_38, void %loop-memcpy-expansion39.split, i62 0, void %loop-memcpy-expansion39.preheader"   --->   Operation 258 'phi' 'loop_index40' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 259 [1/1] (3.46ns)   --->   "%empty_38 = add i62 %loop_index40, i62 1"   --->   Operation 259 'add' 'empty_38' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 260 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 260 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 261 [1/1] (2.79ns)   --->   "%exitcond7819 = icmp_eq  i62 %loop_index40, i62 %sext_ln43" [backward_fcc/backprop.cpp:43]   --->   Operation 261 'icmp' 'exitcond7819' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 262 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 262 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %exitcond7819, void %loop-memcpy-expansion39.split, void %loop-memcpy-residual-header42.loopexit" [backward_fcc/backprop.cpp:43]   --->   Operation 263 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 264 [1/1] (0.00ns)   --->   "%empty_41 = trunc i62 %loop_index40"   --->   Operation 264 'trunc' 'empty_41' <Predicate = (!exitcond7819)> <Delay = 0.00>

State 44 <SV = 37> <Delay = 7.30>
ST_44 : Operation 265 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3"   --->   Operation 265 'read' 'gmem_addr_3_read' <Predicate = (!exitcond7819)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 38> <Delay = 3.25>
ST_45 : Operation 266 [1/1] (0.00ns)   --->   "%empty_40 = bitcast i32 %gmem_addr_3_read"   --->   Operation 266 'bitcast' 'empty_40' <Predicate = (!exitcond7819)> <Delay = 0.00>
ST_45 : Operation 267 [1/1] (0.00ns)   --->   "%loop_index40_cast_cast = zext i7 %empty_41"   --->   Operation 267 'zext' 'loop_index40_cast_cast' <Predicate = (!exitcond7819)> <Delay = 0.00>
ST_45 : Operation 268 [1/1] (0.00ns)   --->   "%dx_t_addr = getelementptr i32 %dx_t, i32 0, i32 %loop_index40_cast_cast"   --->   Operation 268 'getelementptr' 'dx_t_addr' <Predicate = (!exitcond7819)> <Delay = 0.00>
ST_45 : Operation 269 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_40, i7 %dx_t_addr"   --->   Operation 269 'store' 'store_ln0' <Predicate = (!exitcond7819)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_45 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion39"   --->   Operation 270 'br' 'br_ln0' <Predicate = (!exitcond7819)> <Delay = 0.00>

State 46 <SV = 37> <Delay = 7.30>
ST_46 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header42"   --->   Operation 271 'br' 'br_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_46 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln44, void %loop-memcpy-residual-header36, void %loop-memcpy-expansion33.preheader" [backward_fcc/backprop.cpp:47]   --->   Operation 272 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 273 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %dy_read, i32 2, i32 31"   --->   Operation 273 'partselect' 'p_cast4' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_46 : Operation 274 [1/1] (0.00ns)   --->   "%p_cast4_cast = sext i30 %p_cast4"   --->   Operation 274 'sext' 'p_cast4_cast' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_46 : Operation 275 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i32 %p_cast4_cast"   --->   Operation 275 'getelementptr' 'gmem_addr_4' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_46 : Operation 276 [7/7] (7.30ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydimension_read"   --->   Operation 276 'readreq' 'empty_66' <Predicate = (icmp_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 38> <Delay = 7.30>
ST_47 : Operation 277 [6/7] (7.30ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydimension_read"   --->   Operation 277 'readreq' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 39> <Delay = 7.30>
ST_48 : Operation 278 [5/7] (7.30ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydimension_read"   --->   Operation 278 'readreq' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 40> <Delay = 7.30>
ST_49 : Operation 279 [4/7] (7.30ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydimension_read"   --->   Operation 279 'readreq' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 41> <Delay = 7.30>
ST_50 : Operation 280 [3/7] (7.30ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydimension_read"   --->   Operation 280 'readreq' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 42> <Delay = 7.30>
ST_51 : Operation 281 [2/7] (7.30ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydimension_read"   --->   Operation 281 'readreq' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 43> <Delay = 7.30>
ST_52 : Operation 282 [1/7] (7.30ns)   --->   "%empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydimension_read"   --->   Operation 282 'readreq' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 283 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion33"   --->   Operation 283 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 53 <SV = 44> <Delay = 3.46>
ST_53 : Operation 284 [1/1] (0.00ns)   --->   "%loop_index34 = phi i62 %empty_42, void %loop-memcpy-expansion33.split, i62 0, void %loop-memcpy-expansion33.preheader"   --->   Operation 284 'phi' 'loop_index34' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 285 [1/1] (3.46ns)   --->   "%empty_42 = add i62 %loop_index34, i62 1"   --->   Operation 285 'add' 'empty_42' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 286 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 286 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 287 [1/1] (2.79ns)   --->   "%exitcond7718 = icmp_eq  i62 %loop_index34, i62 %sext_ln44" [backward_fcc/backprop.cpp:44]   --->   Operation 287 'icmp' 'exitcond7718' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 288 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 288 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %exitcond7718, void %loop-memcpy-expansion33.split, void %loop-memcpy-residual-header36.loopexit" [backward_fcc/backprop.cpp:44]   --->   Operation 289 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 290 [1/1] (0.00ns)   --->   "%empty_45 = trunc i62 %loop_index34"   --->   Operation 290 'trunc' 'empty_45' <Predicate = (!exitcond7718)> <Delay = 0.00>

State 54 <SV = 45> <Delay = 7.30>
ST_54 : Operation 291 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4"   --->   Operation 291 'read' 'gmem_addr_4_read' <Predicate = (!exitcond7718)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 46> <Delay = 3.25>
ST_55 : Operation 292 [1/1] (0.00ns)   --->   "%empty_44 = bitcast i32 %gmem_addr_4_read"   --->   Operation 292 'bitcast' 'empty_44' <Predicate = (!exitcond7718)> <Delay = 0.00>
ST_55 : Operation 293 [1/1] (0.00ns)   --->   "%loop_index34_cast_cast = zext i7 %empty_45"   --->   Operation 293 'zext' 'loop_index34_cast_cast' <Predicate = (!exitcond7718)> <Delay = 0.00>
ST_55 : Operation 294 [1/1] (0.00ns)   --->   "%dy_t_addr = getelementptr i32 %dy_t, i32 0, i32 %loop_index34_cast_cast"   --->   Operation 294 'getelementptr' 'dy_t_addr' <Predicate = (!exitcond7718)> <Delay = 0.00>
ST_55 : Operation 295 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_44, i7 %dy_t_addr"   --->   Operation 295 'store' 'store_ln0' <Predicate = (!exitcond7718)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_55 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion33"   --->   Operation 296 'br' 'br_ln0' <Predicate = (!exitcond7718)> <Delay = 0.00>

State 56 <SV = 45> <Delay = 3.96>
ST_56 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header36"   --->   Operation 297 'br' 'br_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_56 : Operation 298 [1/1] (1.81ns)   --->   "%add_ln50 = add i14 %empty_24, i14 16383" [backward_fcc/backprop.cpp:50]   --->   Operation 298 'add' 'add_ln50' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 299 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul15_le = mul i14 %add_ln50, i14 %empty" [backward_fcc/backprop.cpp:50]   --->   Operation 299 'mul' 'mul15_le' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 46> <Delay = 2.15>
ST_57 : Operation 300 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul15_le = mul i14 %add_ln50, i14 %empty" [backward_fcc/backprop.cpp:50]   --->   Operation 300 'mul' 'mul15_le' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 47> <Delay = 3.25>
ST_58 : Operation 301 [1/1] (0.00ns)   --->   "%add_ln50_cast11 = zext i14 %add_ln50" [backward_fcc/backprop.cpp:50]   --->   Operation 301 'zext' 'add_ln50_cast11' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 302 [1/1] (0.00ns)   --->   "%dy_t_addr_1 = getelementptr i32 %dy_t, i32 0, i32 %add_ln50_cast11" [backward_fcc/backprop.cpp:50]   --->   Operation 302 'getelementptr' 'dy_t_addr_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 303 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul15_le = mul i14 %add_ln50, i14 %empty" [backward_fcc/backprop.cpp:50]   --->   Operation 303 'mul' 'mul15_le' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 304 [2/2] (3.25ns)   --->   "%dy_t_load = load i7 %dy_t_addr_1" [backward_fcc/backprop.cpp:53]   --->   Operation 304 'load' 'dy_t_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 59 <SV = 48> <Delay = 3.25>
ST_59 : Operation 305 [1/1] (2.47ns)   --->   "%cmp148 = icmp_sgt  i32 %ydimension_read, i32 0"   --->   Operation 305 'icmp' 'cmp148' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 306 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul15_le = mul i14 %add_ln50, i14 %empty" [backward_fcc/backprop.cpp:50]   --->   Operation 306 'mul' 'mul15_le' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 307 [1/2] (3.25ns)   --->   "%dy_t_load = load i7 %dy_t_addr_1" [backward_fcc/backprop.cpp:53]   --->   Operation 307 'load' 'dy_t_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_59 : Operation 308 [1/1] (1.58ns)   --->   "%br_ln50 = br void" [backward_fcc/backprop.cpp:50]   --->   Operation 308 'br' 'br_ln50' <Predicate = true> <Delay = 1.58>

State 60 <SV = 49> <Delay = 5.06>
ST_60 : Operation 309 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln50_1, void %._crit_edge12, i32 0, void %loop-memcpy-residual-header36" [backward_fcc/backprop.cpp:50]   --->   Operation 309 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 310 [1/1] (2.55ns)   --->   "%add_ln50_1 = add i32 %i, i32 1" [backward_fcc/backprop.cpp:50]   --->   Operation 310 'add' 'add_ln50_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 311 [1/1] (2.47ns)   --->   "%icmp_ln50 = icmp_eq  i32 %i, i32 %xdimension_read" [backward_fcc/backprop.cpp:50]   --->   Operation 311 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %.split16, void %._crit_edge17.loopexit.preheader" [backward_fcc/backprop.cpp:50]   --->   Operation 312 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 313 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [backward_fcc/backprop.cpp:50]   --->   Operation 313 'specpipeline' 'specpipeline_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_60 : Operation 314 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [backward_fcc/backprop.cpp:50]   --->   Operation 314 'specloopname' 'specloopname_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_60 : Operation 315 [1/1] (0.00ns)   --->   "%empty_46 = trunc i32 %i" [backward_fcc/backprop.cpp:50]   --->   Operation 315 'trunc' 'empty_46' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_60 : Operation 316 [1/1] (0.00ns)   --->   "%i_cast_cast = zext i14 %empty_46" [backward_fcc/backprop.cpp:50]   --->   Operation 316 'zext' 'i_cast_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_60 : Operation 317 [1/1] (0.00ns)   --->   "%dx_t_addr_1 = getelementptr i32 %dx_t, i32 0, i32 %i_cast_cast" [backward_fcc/backprop.cpp:50]   --->   Operation 317 'getelementptr' 'dx_t_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_60 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %cmp148, void %._crit_edge12, void %._crit_edge12.loopexit" [backward_fcc/backprop.cpp:52]   --->   Operation 318 'br' 'br_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_60 : Operation 319 [1/1] (1.81ns)   --->   "%add_ln53 = add i14 %empty_46, i14 %mul15_le" [backward_fcc/backprop.cpp:53]   --->   Operation 319 'add' 'add_ln53' <Predicate = (!icmp_ln50 & cmp148)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i14 %add_ln53" [backward_fcc/backprop.cpp:53]   --->   Operation 320 'zext' 'zext_ln53' <Predicate = (!icmp_ln50 & cmp148)> <Delay = 0.00>
ST_60 : Operation 321 [1/1] (0.00ns)   --->   "%w_t_addr_1 = getelementptr i32 %w_t, i32 0, i32 %zext_ln53" [backward_fcc/backprop.cpp:53]   --->   Operation 321 'getelementptr' 'w_t_addr_1' <Predicate = (!icmp_ln50 & cmp148)> <Delay = 0.00>
ST_60 : Operation 322 [2/2] (3.25ns)   --->   "%w_t_load = load i14 %w_t_addr_1" [backward_fcc/backprop.cpp:53]   --->   Operation 322 'load' 'w_t_load' <Predicate = (!icmp_ln50 & cmp148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_60 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 323 'br' 'br_ln0' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 61 <SV = 50> <Delay = 3.25>
ST_61 : Operation 324 [1/2] (3.25ns)   --->   "%w_t_load = load i14 %w_t_addr_1" [backward_fcc/backprop.cpp:53]   --->   Operation 324 'load' 'w_t_load' <Predicate = (cmp148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 62 <SV = 51> <Delay = 5.70>
ST_62 : Operation 325 [4/4] (5.70ns)   --->   "%mul18_le = fmul i32 %dy_t_load, i32 %w_t_load" [backward_fcc/backprop.cpp:53]   --->   Operation 325 'fmul' 'mul18_le' <Predicate = (cmp148)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 52> <Delay = 5.70>
ST_63 : Operation 326 [3/4] (5.70ns)   --->   "%mul18_le = fmul i32 %dy_t_load, i32 %w_t_load" [backward_fcc/backprop.cpp:53]   --->   Operation 326 'fmul' 'mul18_le' <Predicate = (cmp148)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 53> <Delay = 5.70>
ST_64 : Operation 327 [2/4] (5.70ns)   --->   "%mul18_le = fmul i32 %dy_t_load, i32 %w_t_load" [backward_fcc/backprop.cpp:53]   --->   Operation 327 'fmul' 'mul18_le' <Predicate = (cmp148)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 54> <Delay = 5.70>
ST_65 : Operation 328 [1/4] (5.70ns)   --->   "%mul18_le = fmul i32 %dy_t_load, i32 %w_t_load" [backward_fcc/backprop.cpp:53]   --->   Operation 328 'fmul' 'mul18_le' <Predicate = (cmp148)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 55> <Delay = 3.25>
ST_66 : Operation 329 [1/1] (3.25ns)   --->   "%store_ln53 = store i32 %mul18_le, i7 %dx_t_addr_1" [backward_fcc/backprop.cpp:53]   --->   Operation 329 'store' 'store_ln53' <Predicate = (cmp148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_66 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln50 = br void %._crit_edge12" [backward_fcc/backprop.cpp:50]   --->   Operation 330 'br' 'br_ln50' <Predicate = (cmp148)> <Delay = 0.00>

State 67 <SV = 50> <Delay = 1.58>
ST_67 : Operation 331 [1/1] (1.58ns)   --->   "%br_ln61 = br void %._crit_edge17.loopexit" [backward_fcc/backprop.cpp:61]   --->   Operation 331 'br' 'br_ln61' <Predicate = true> <Delay = 1.58>

State 68 <SV = 51> <Delay = 2.55>
ST_68 : Operation 332 [1/1] (0.00ns)   --->   "%i_1 = phi i32 %add_ln61, void %._crit_edge.loopexit, i32 0, void %._crit_edge17.loopexit.preheader" [backward_fcc/backprop.cpp:61]   --->   Operation 332 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 333 [1/1] (2.55ns)   --->   "%add_ln61 = add i32 %i_1, i32 1" [backward_fcc/backprop.cpp:61]   --->   Operation 333 'add' 'add_ln61' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 334 [1/1] (2.47ns)   --->   "%icmp_ln61 = icmp_eq  i32 %i_1, i32 %ydimension_read" [backward_fcc/backprop.cpp:61]   --->   Operation 334 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.split14, void %._crit_edge7.loopexit" [backward_fcc/backprop.cpp:61]   --->   Operation 335 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %i_1" [backward_fcc/backprop.cpp:61]   --->   Operation 336 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_68 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i32 %i_1" [backward_fcc/backprop.cpp:63]   --->   Operation 337 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_68 : Operation 338 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_47 = mul i14 %trunc_ln61, i14 %empty" [backward_fcc/backprop.cpp:61]   --->   Operation 338 'mul' 'empty_47' <Predicate = (!icmp_ln61)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln44, void %loop-memcpy-residual-header30, void %loop-memcpy-expansion27.preheader" [backward_fcc/backprop.cpp:74]   --->   Operation 339 'br' 'br_ln74' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_68 : Operation 340 [1/1] (0.00ns)   --->   "%p_cast8 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %b_read, i32 2, i32 31"   --->   Operation 340 'partselect' 'p_cast8' <Predicate = (icmp_ln44 & icmp_ln61)> <Delay = 0.00>

State 69 <SV = 52> <Delay = 2.15>
ST_69 : Operation 341 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_47 = mul i14 %trunc_ln61, i14 %empty" [backward_fcc/backprop.cpp:61]   --->   Operation 341 'mul' 'empty_47' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 53> <Delay = 3.25>
ST_70 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i7 %trunc_ln63" [backward_fcc/backprop.cpp:63]   --->   Operation 342 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 343 [1/1] (0.00ns)   --->   "%dy_t_addr_2 = getelementptr i32 %dy_t, i32 0, i32 %zext_ln63" [backward_fcc/backprop.cpp:63]   --->   Operation 343 'getelementptr' 'dy_t_addr_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 344 [2/2] (3.25ns)   --->   "%db = load i7 %dy_t_addr_2" [backward_fcc/backprop.cpp:63]   --->   Operation 344 'load' 'db' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_70 : Operation 345 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_47 = mul i14 %trunc_ln61, i14 %empty" [backward_fcc/backprop.cpp:61]   --->   Operation 345 'mul' 'empty_47' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 54> <Delay = 3.25>
ST_71 : Operation 346 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [backward_fcc/backprop.cpp:61]   --->   Operation 346 'specpipeline' 'specpipeline_ln61' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 347 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [backward_fcc/backprop.cpp:61]   --->   Operation 347 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 348 [1/2] (3.25ns)   --->   "%db = load i7 %dy_t_addr_2" [backward_fcc/backprop.cpp:63]   --->   Operation 348 'load' 'db' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_71 : Operation 349 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_47 = mul i14 %trunc_ln61, i14 %empty" [backward_fcc/backprop.cpp:61]   --->   Operation 349 'mul' 'empty_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 350 [1/1] (1.58ns)   --->   "%br_ln65 = br void" [backward_fcc/backprop.cpp:65]   --->   Operation 350 'br' 'br_ln65' <Predicate = true> <Delay = 1.58>

State 72 <SV = 55> <Delay = 5.70>
ST_72 : Operation 351 [1/1] (0.00ns)   --->   "%j = phi i32 %add_ln65, void %.split, i32 0, void %.split14" [backward_fcc/backprop.cpp:65]   --->   Operation 351 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 352 [1/1] (2.55ns)   --->   "%add_ln65 = add i32 %j, i32 1" [backward_fcc/backprop.cpp:65]   --->   Operation 352 'add' 'add_ln65' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %j" [backward_fcc/backprop.cpp:65]   --->   Operation 353 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 354 [1/1] (2.47ns)   --->   "%icmp_ln65 = icmp_eq  i32 %j, i32 %xdimension_read" [backward_fcc/backprop.cpp:65]   --->   Operation 354 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split, void %._crit_edge.loopexit" [backward_fcc/backprop.cpp:65]   --->   Operation 355 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %j" [backward_fcc/backprop.cpp:66]   --->   Operation 356 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_72 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i7 %trunc_ln66" [backward_fcc/backprop.cpp:66]   --->   Operation 357 'zext' 'zext_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_72 : Operation 358 [1/1] (0.00ns)   --->   "%x_t_addr_1 = getelementptr i32 %x_t, i32 0, i32 %zext_ln66" [backward_fcc/backprop.cpp:66]   --->   Operation 358 'getelementptr' 'x_t_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_72 : Operation 359 [2/2] (3.25ns)   --->   "%x_t_load = load i7 %x_t_addr_1" [backward_fcc/backprop.cpp:66]   --->   Operation 359 'load' 'x_t_load' <Predicate = (!icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_72 : Operation 360 [1/1] (1.81ns)   --->   "%add_ln67 = add i14 %trunc_ln65, i14 %empty_47" [backward_fcc/backprop.cpp:67]   --->   Operation 360 'add' 'add_ln67' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 361 [4/4] (5.70ns)   --->   "%mul = fmul i32 %db, i32 %lr_read" [backward_fcc/backprop.cpp:69]   --->   Operation 361 'fmul' 'mul' <Predicate = (icmp_ln65)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 362 [1/1] (0.00ns)   --->   "%b_t_addr_1 = getelementptr i32 %b_t, i32 0, i32 %zext_ln63" [backward_fcc/backprop.cpp:69]   --->   Operation 362 'getelementptr' 'b_t_addr_1' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 73 <SV = 56> <Delay = 3.25>
ST_73 : Operation 363 [1/2] (3.25ns)   --->   "%x_t_load = load i7 %x_t_addr_1" [backward_fcc/backprop.cpp:66]   --->   Operation 363 'load' 'x_t_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 74 <SV = 57> <Delay = 5.70>
ST_74 : Operation 364 [4/4] (5.70ns)   --->   "%dw = fmul i32 %db, i32 %x_t_load" [backward_fcc/backprop.cpp:66]   --->   Operation 364 'fmul' 'dw' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 58> <Delay = 5.70>
ST_75 : Operation 365 [3/4] (5.70ns)   --->   "%dw = fmul i32 %db, i32 %x_t_load" [backward_fcc/backprop.cpp:66]   --->   Operation 365 'fmul' 'dw' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 59> <Delay = 5.70>
ST_76 : Operation 366 [2/4] (5.70ns)   --->   "%dw = fmul i32 %db, i32 %x_t_load" [backward_fcc/backprop.cpp:66]   --->   Operation 366 'fmul' 'dw' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 60> <Delay = 5.70>
ST_77 : Operation 367 [1/4] (5.70ns)   --->   "%dw = fmul i32 %db, i32 %x_t_load" [backward_fcc/backprop.cpp:66]   --->   Operation 367 'fmul' 'dw' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 61> <Delay = 5.70>
ST_78 : Operation 368 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %dw, i32 %lr_read" [backward_fcc/backprop.cpp:67]   --->   Operation 368 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 62> <Delay = 5.70>
ST_79 : Operation 369 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %dw, i32 %lr_read" [backward_fcc/backprop.cpp:67]   --->   Operation 369 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 63> <Delay = 5.70>
ST_80 : Operation 370 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %dw, i32 %lr_read" [backward_fcc/backprop.cpp:67]   --->   Operation 370 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i14 %add_ln67" [backward_fcc/backprop.cpp:67]   --->   Operation 371 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 372 [1/1] (0.00ns)   --->   "%w_t_addr_2 = getelementptr i32 %w_t, i32 0, i32 %zext_ln67" [backward_fcc/backprop.cpp:67]   --->   Operation 372 'getelementptr' 'w_t_addr_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 373 [2/2] (3.25ns)   --->   "%w_t_load_1 = load i14 %w_t_addr_2" [backward_fcc/backprop.cpp:67]   --->   Operation 373 'load' 'w_t_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 81 <SV = 64> <Delay = 5.70>
ST_81 : Operation 374 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %dw, i32 %lr_read" [backward_fcc/backprop.cpp:67]   --->   Operation 374 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 375 [1/2] (3.25ns)   --->   "%w_t_load_1 = load i14 %w_t_addr_2" [backward_fcc/backprop.cpp:67]   --->   Operation 375 'load' 'w_t_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 82 <SV = 65> <Delay = 7.25>
ST_82 : Operation 376 [5/5] (7.25ns)   --->   "%sub = fsub i32 %w_t_load_1, i32 %mul2" [backward_fcc/backprop.cpp:67]   --->   Operation 376 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 66> <Delay = 7.25>
ST_83 : Operation 377 [4/5] (7.25ns)   --->   "%sub = fsub i32 %w_t_load_1, i32 %mul2" [backward_fcc/backprop.cpp:67]   --->   Operation 377 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 67> <Delay = 7.25>
ST_84 : Operation 378 [3/5] (7.25ns)   --->   "%sub = fsub i32 %w_t_load_1, i32 %mul2" [backward_fcc/backprop.cpp:67]   --->   Operation 378 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 68> <Delay = 7.25>
ST_85 : Operation 379 [2/5] (7.25ns)   --->   "%sub = fsub i32 %w_t_load_1, i32 %mul2" [backward_fcc/backprop.cpp:67]   --->   Operation 379 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 69> <Delay = 7.25>
ST_86 : Operation 380 [1/5] (7.25ns)   --->   "%sub = fsub i32 %w_t_load_1, i32 %mul2" [backward_fcc/backprop.cpp:67]   --->   Operation 380 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 70> <Delay = 3.25>
ST_87 : Operation 381 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [backward_fcc/backprop.cpp:65]   --->   Operation 381 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 382 [1/1] (3.25ns)   --->   "%store_ln67 = store i32 %sub, i14 %w_t_addr_2" [backward_fcc/backprop.cpp:67]   --->   Operation 382 'store' 'store_ln67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_87 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 383 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 88 <SV = 56> <Delay = 5.70>
ST_88 : Operation 384 [3/4] (5.70ns)   --->   "%mul = fmul i32 %db, i32 %lr_read" [backward_fcc/backprop.cpp:69]   --->   Operation 384 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 57> <Delay = 5.70>
ST_89 : Operation 385 [2/4] (5.70ns)   --->   "%mul = fmul i32 %db, i32 %lr_read" [backward_fcc/backprop.cpp:69]   --->   Operation 385 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 386 [2/2] (3.25ns)   --->   "%b_t_load = load i7 %b_t_addr_1" [backward_fcc/backprop.cpp:69]   --->   Operation 386 'load' 'b_t_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 90 <SV = 58> <Delay = 5.70>
ST_90 : Operation 387 [1/4] (5.70ns)   --->   "%mul = fmul i32 %db, i32 %lr_read" [backward_fcc/backprop.cpp:69]   --->   Operation 387 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 388 [1/2] (3.25ns)   --->   "%b_t_load = load i7 %b_t_addr_1" [backward_fcc/backprop.cpp:69]   --->   Operation 388 'load' 'b_t_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 91 <SV = 59> <Delay = 7.25>
ST_91 : Operation 389 [5/5] (7.25ns)   --->   "%sub1 = fsub i32 %b_t_load, i32 %mul" [backward_fcc/backprop.cpp:69]   --->   Operation 389 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 60> <Delay = 7.25>
ST_92 : Operation 390 [4/5] (7.25ns)   --->   "%sub1 = fsub i32 %b_t_load, i32 %mul" [backward_fcc/backprop.cpp:69]   --->   Operation 390 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 61> <Delay = 7.25>
ST_93 : Operation 391 [3/5] (7.25ns)   --->   "%sub1 = fsub i32 %b_t_load, i32 %mul" [backward_fcc/backprop.cpp:69]   --->   Operation 391 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 62> <Delay = 7.25>
ST_94 : Operation 392 [2/5] (7.25ns)   --->   "%sub1 = fsub i32 %b_t_load, i32 %mul" [backward_fcc/backprop.cpp:69]   --->   Operation 392 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 63> <Delay = 7.25>
ST_95 : Operation 393 [1/5] (7.25ns)   --->   "%sub1 = fsub i32 %b_t_load, i32 %mul" [backward_fcc/backprop.cpp:69]   --->   Operation 393 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 64> <Delay = 3.25>
ST_96 : Operation 394 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %sub1, i7 %b_t_addr_1" [backward_fcc/backprop.cpp:69]   --->   Operation 394 'store' 'store_ln69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_96 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge17.loopexit"   --->   Operation 395 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 97 <SV = 52> <Delay = 7.30>
ST_97 : Operation 396 [1/1] (0.00ns)   --->   "%p_cast8_cast = sext i30 %p_cast8"   --->   Operation 396 'sext' 'p_cast8_cast' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 397 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i32 %p_cast8_cast"   --->   Operation 397 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 398 [1/1] (7.30ns)   --->   "%empty_48 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %ydimension_read"   --->   Operation 398 'writereq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 399 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion27"   --->   Operation 399 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 98 <SV = 53> <Delay = 3.46>
ST_98 : Operation 400 [1/1] (0.00ns)   --->   "%loop_index28 = phi i62 %empty_49, void %loop-memcpy-expansion27.split, i62 0, void %loop-memcpy-expansion27.preheader"   --->   Operation 400 'phi' 'loop_index28' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 401 [1/1] (3.46ns)   --->   "%empty_49 = add i62 %loop_index28, i62 1"   --->   Operation 401 'add' 'empty_49' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 402 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 402 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 403 [1/1] (2.79ns)   --->   "%exitcond6312 = icmp_eq  i62 %loop_index28, i62 %sext_ln44" [backward_fcc/backprop.cpp:44]   --->   Operation 403 'icmp' 'exitcond6312' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 404 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 404 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %exitcond6312, void %loop-memcpy-expansion27.split, void %loop-memcpy-residual-header30.loopexit" [backward_fcc/backprop.cpp:44]   --->   Operation 405 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 406 [1/1] (0.00ns)   --->   "%empty_51 = trunc i62 %loop_index28"   --->   Operation 406 'trunc' 'empty_51' <Predicate = (!exitcond6312)> <Delay = 0.00>
ST_98 : Operation 407 [1/1] (0.00ns)   --->   "%loop_index28_cast_cast = zext i7 %empty_51"   --->   Operation 407 'zext' 'loop_index28_cast_cast' <Predicate = (!exitcond6312)> <Delay = 0.00>
ST_98 : Operation 408 [1/1] (0.00ns)   --->   "%b_t_addr_2 = getelementptr i32 %b_t, i32 0, i32 %loop_index28_cast_cast"   --->   Operation 408 'getelementptr' 'b_t_addr_2' <Predicate = (!exitcond6312)> <Delay = 0.00>
ST_98 : Operation 409 [2/2] (3.25ns)   --->   "%b_t_load_1 = load i7 %b_t_addr_2"   --->   Operation 409 'load' 'b_t_load_1' <Predicate = (!exitcond6312)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 99 <SV = 54> <Delay = 3.25>
ST_99 : Operation 410 [1/2] (3.25ns)   --->   "%b_t_load_1 = load i7 %b_t_addr_2"   --->   Operation 410 'load' 'b_t_load_1' <Predicate = (!exitcond6312)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 100 <SV = 55> <Delay = 7.30>
ST_100 : Operation 411 [1/1] (0.00ns)   --->   "%empty_52 = bitcast i32 %b_t_load_1"   --->   Operation 411 'bitcast' 'empty_52' <Predicate = (!exitcond6312)> <Delay = 0.00>
ST_100 : Operation 412 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_5, i32 %empty_52, i4 15"   --->   Operation 412 'write' 'write_ln0' <Predicate = (!exitcond6312)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion27"   --->   Operation 413 'br' 'br_ln0' <Predicate = (!exitcond6312)> <Delay = 0.00>

State 101 <SV = 54> <Delay = 7.30>
ST_101 : Operation 414 [5/5] (7.30ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:75]   --->   Operation 414 'writeresp' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 55> <Delay = 7.30>
ST_102 : Operation 415 [4/5] (7.30ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:75]   --->   Operation 415 'writeresp' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 56> <Delay = 7.30>
ST_103 : Operation 416 [3/5] (7.30ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:75]   --->   Operation 416 'writeresp' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 57> <Delay = 7.30>
ST_104 : Operation 417 [2/5] (7.30ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:75]   --->   Operation 417 'writeresp' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 58> <Delay = 7.30>
ST_105 : Operation 418 [1/5] (7.30ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:75]   --->   Operation 418 'writeresp' 'empty_64' <Predicate = (icmp_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln75 = br void %loop-memcpy-residual-header30" [backward_fcc/backprop.cpp:75]   --->   Operation 419 'br' 'br_ln75' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_105 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln45, void %loop-memcpy-residual-header24, void %loop-memcpy-expansion21.preheader" [backward_fcc/backprop.cpp:75]   --->   Operation 420 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 421 [1/1] (0.00ns)   --->   "%p_cast9 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w_read, i32 2, i32 31"   --->   Operation 421 'partselect' 'p_cast9' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_105 : Operation 422 [1/1] (0.00ns)   --->   "%p_cast9_cast = sext i30 %p_cast9"   --->   Operation 422 'sext' 'p_cast9_cast' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_105 : Operation 423 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i32 %p_cast9_cast"   --->   Operation 423 'getelementptr' 'gmem_addr_6' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_105 : Operation 424 [1/1] (7.30ns)   --->   "%empty_65 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_6, i32 %mul_ln45" [backward_fcc/backprop.cpp:45]   --->   Operation 424 'writereq' 'empty_65' <Predicate = (icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 425 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion21"   --->   Operation 425 'br' 'br_ln0' <Predicate = (icmp_ln45)> <Delay = 1.58>

State 106 <SV = 59> <Delay = 3.46>
ST_106 : Operation 426 [1/1] (0.00ns)   --->   "%loop_index22 = phi i62 %empty_53, void %loop-memcpy-expansion21.split, i62 0, void %loop-memcpy-expansion21.preheader"   --->   Operation 426 'phi' 'loop_index22' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 427 [1/1] (3.46ns)   --->   "%empty_53 = add i62 %loop_index22, i62 1"   --->   Operation 427 'add' 'empty_53' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 428 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 428 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 429 [1/1] (2.79ns)   --->   "%exitcond6211 = icmp_eq  i62 %loop_index22, i62 %sext_ln45" [backward_fcc/backprop.cpp:45]   --->   Operation 429 'icmp' 'exitcond6211' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 430 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 430 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %exitcond6211, void %loop-memcpy-expansion21.split, void %loop-memcpy-residual-header24.loopexit" [backward_fcc/backprop.cpp:45]   --->   Operation 431 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 432 [1/1] (0.00ns)   --->   "%empty_55 = trunc i62 %loop_index22"   --->   Operation 432 'trunc' 'empty_55' <Predicate = (!exitcond6211)> <Delay = 0.00>
ST_106 : Operation 433 [1/1] (0.00ns)   --->   "%loop_index22_cast_cast = zext i14 %empty_55"   --->   Operation 433 'zext' 'loop_index22_cast_cast' <Predicate = (!exitcond6211)> <Delay = 0.00>
ST_106 : Operation 434 [1/1] (0.00ns)   --->   "%w_t_addr_3 = getelementptr i32 %w_t, i32 0, i32 %loop_index22_cast_cast"   --->   Operation 434 'getelementptr' 'w_t_addr_3' <Predicate = (!exitcond6211)> <Delay = 0.00>
ST_106 : Operation 435 [2/2] (3.25ns)   --->   "%w_t_load_2 = load i14 %w_t_addr_3"   --->   Operation 435 'load' 'w_t_load_2' <Predicate = (!exitcond6211)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 107 <SV = 60> <Delay = 3.25>
ST_107 : Operation 436 [1/2] (3.25ns)   --->   "%w_t_load_2 = load i14 %w_t_addr_3"   --->   Operation 436 'load' 'w_t_load_2' <Predicate = (!exitcond6211)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 108 <SV = 61> <Delay = 7.30>
ST_108 : Operation 437 [1/1] (0.00ns)   --->   "%empty_56 = bitcast i32 %w_t_load_2"   --->   Operation 437 'bitcast' 'empty_56' <Predicate = (!exitcond6211)> <Delay = 0.00>
ST_108 : Operation 438 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_6, i32 %empty_56, i4 15"   --->   Operation 438 'write' 'write_ln0' <Predicate = (!exitcond6211)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion21"   --->   Operation 439 'br' 'br_ln0' <Predicate = (!exitcond6211)> <Delay = 0.00>

State 109 <SV = 60> <Delay = 7.30>
ST_109 : Operation 440 [5/5] (7.30ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:76]   --->   Operation 440 'writeresp' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 61> <Delay = 7.30>
ST_110 : Operation 441 [4/5] (7.30ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:76]   --->   Operation 441 'writeresp' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 62> <Delay = 7.30>
ST_111 : Operation 442 [3/5] (7.30ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:76]   --->   Operation 442 'writeresp' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 63> <Delay = 7.30>
ST_112 : Operation 443 [2/5] (7.30ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:76]   --->   Operation 443 'writeresp' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 64> <Delay = 7.30>
ST_113 : Operation 444 [1/5] (7.30ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:76]   --->   Operation 444 'writeresp' 'empty_62' <Predicate = (icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln76 = br void %loop-memcpy-residual-header24" [backward_fcc/backprop.cpp:76]   --->   Operation 445 'br' 'br_ln76' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_113 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln43, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [backward_fcc/backprop.cpp:76]   --->   Operation 446 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 447 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %dx_read, i32 2, i32 31"   --->   Operation 447 'partselect' 'p_cast5' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_113 : Operation 448 [1/1] (0.00ns)   --->   "%p_cast10_cast = sext i30 %p_cast5"   --->   Operation 448 'sext' 'p_cast10_cast' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_113 : Operation 449 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i32 %p_cast10_cast"   --->   Operation 449 'getelementptr' 'gmem_addr_7' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_113 : Operation 450 [1/1] (7.30ns)   --->   "%empty_63 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_7, i32 %xdimension_read"   --->   Operation 450 'writereq' 'empty_63' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 451 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 451 'br' 'br_ln0' <Predicate = (icmp_ln43)> <Delay = 1.58>

State 114 <SV = 65> <Delay = 3.46>
ST_114 : Operation 452 [1/1] (0.00ns)   --->   "%loop_index = phi i62 %empty_57, void %loop-memcpy-expansion.split, i62 0, void %loop-memcpy-expansion.preheader"   --->   Operation 452 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 453 [1/1] (3.46ns)   --->   "%empty_57 = add i62 %loop_index, i62 1"   --->   Operation 453 'add' 'empty_57' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 454 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 454 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 455 [1/1] (2.79ns)   --->   "%exitcond10 = icmp_eq  i62 %loop_index, i62 %sext_ln43" [backward_fcc/backprop.cpp:43]   --->   Operation 455 'icmp' 'exitcond10' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 456 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 456 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %exitcond10, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit" [backward_fcc/backprop.cpp:43]   --->   Operation 457 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 458 [1/1] (0.00ns)   --->   "%empty_59 = trunc i62 %loop_index"   --->   Operation 458 'trunc' 'empty_59' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_114 : Operation 459 [1/1] (0.00ns)   --->   "%loop_index_cast_cast = zext i7 %empty_59"   --->   Operation 459 'zext' 'loop_index_cast_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_114 : Operation 460 [1/1] (0.00ns)   --->   "%dx_t_addr_2 = getelementptr i32 %dx_t, i32 0, i32 %loop_index_cast_cast"   --->   Operation 460 'getelementptr' 'dx_t_addr_2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_114 : Operation 461 [2/2] (3.25ns)   --->   "%dx_t_load = load i7 %dx_t_addr_2"   --->   Operation 461 'load' 'dx_t_load' <Predicate = (!exitcond10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 115 <SV = 66> <Delay = 3.25>
ST_115 : Operation 462 [1/2] (3.25ns)   --->   "%dx_t_load = load i7 %dx_t_addr_2"   --->   Operation 462 'load' 'dx_t_load' <Predicate = (!exitcond10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 116 <SV = 67> <Delay = 7.30>
ST_116 : Operation 463 [1/1] (0.00ns)   --->   "%empty_60 = bitcast i32 %dx_t_load"   --->   Operation 463 'bitcast' 'empty_60' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_116 : Operation 464 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_7, i32 %empty_60, i4 15"   --->   Operation 464 'write' 'write_ln0' <Predicate = (!exitcond10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 465 'br' 'br_ln0' <Predicate = (!exitcond10)> <Delay = 0.00>

State 117 <SV = 66> <Delay = 7.30>
ST_117 : Operation 466 [5/5] (7.30ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:78]   --->   Operation 466 'writeresp' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 67> <Delay = 7.30>
ST_118 : Operation 467 [4/5] (7.30ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:78]   --->   Operation 467 'writeresp' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 68> <Delay = 7.30>
ST_119 : Operation 468 [3/5] (7.30ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:78]   --->   Operation 468 'writeresp' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 69> <Delay = 7.30>
ST_120 : Operation 469 [2/5] (7.30ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:78]   --->   Operation 469 'writeresp' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 70> <Delay = 7.30>
ST_121 : Operation 470 [1/5] (7.30ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:78]   --->   Operation 470 'writeresp' 'empty_61' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln78 = br void %loop-memcpy-residual-header" [backward_fcc/backprop.cpp:78]   --->   Operation 471 'br' 'br_ln78' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_121 : Operation 472 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [backward_fcc/backprop.cpp:78]   --->   Operation 472 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'xdimension' [12]  (1 ns)
	'icmp' operation ('icmp_ln43', backward_fcc/backprop.cpp:43) [49]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [54]  (0 ns)
	bus request on port 'gmem' [55]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [55]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [55]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [55]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [55]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [55]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [55]  (7.3 ns)

 <State 9>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index58') with incoming values : ('empty_26') [58]  (0 ns)
	'add' operation ('empty_26') [59]  (3.47 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [65]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_28' on array 'x_t', backward_fcc/backprop.cpp:27 [70]  (3.25 ns)

 <State 12>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln44', backward_fcc/backprop.cpp:44) [76]  (2.47 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1') [81]  (0 ns)
	bus request on port 'gmem' [82]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [82]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [82]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [82]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [82]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [82]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [82]  (7.3 ns)

 <State 20>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index52') with incoming values : ('empty_30') [85]  (0 ns)
	'add' operation ('empty_30') [86]  (3.47 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [92]  (7.3 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_32' on array 'b_t', backward_fcc/backprop.cpp:29 [97]  (3.25 ns)

 <State 23>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln45', backward_fcc/backprop.cpp:45) [102]  (6.91 ns)

 <State 24>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln45', backward_fcc/backprop.cpp:45) [102]  (6.91 ns)

 <State 25>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln45', backward_fcc/backprop.cpp:45) [104]  (2.47 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2') [109]  (0 ns)
	bus request on port 'gmem' (backward_fcc/backprop.cpp:45) [110]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:45) [110]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:45) [110]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:45) [110]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:45) [110]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:45) [110]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:45) [110]  (7.3 ns)

 <State 33>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index46') with incoming values : ('empty_34') [113]  (0 ns)
	'add' operation ('empty_34') [114]  (3.47 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [120]  (7.3 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_36' on array 'w_t', backward_fcc/backprop.cpp:30 [125]  (3.25 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3') [134]  (0 ns)
	bus request on port 'gmem' [135]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [135]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [135]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [135]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [135]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [135]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [135]  (7.3 ns)

 <State 43>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index40') with incoming values : ('empty_38') [138]  (0 ns)
	'add' operation ('empty_38') [139]  (3.47 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [145]  (7.3 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_40' on array 'dx_t', backward_fcc/backprop.cpp:32 [150]  (3.25 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_4') [159]  (0 ns)
	bus request on port 'gmem' [160]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [160]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [160]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [160]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [160]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [160]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [160]  (7.3 ns)

 <State 53>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index34') with incoming values : ('empty_42') [163]  (0 ns)
	'add' operation ('empty_42') [164]  (3.47 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [170]  (7.3 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_44' on array 'dy_t', backward_fcc/backprop.cpp:33 [175]  (3.25 ns)

 <State 56>: 3.96ns
The critical path consists of the following:
	'add' operation ('add_ln50', backward_fcc/backprop.cpp:50) [181]  (1.81 ns)
	'mul' operation of DSP[184] ('mul15_le', backward_fcc/backprop.cpp:50) [184]  (2.15 ns)

 <State 57>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[184] ('mul15_le', backward_fcc/backprop.cpp:50) [184]  (2.15 ns)

 <State 58>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dy_t_addr_1', backward_fcc/backprop.cpp:50) [183]  (0 ns)
	'load' operation ('dy_t_load', backward_fcc/backprop.cpp:53) on array 'dy_t', backward_fcc/backprop.cpp:33 [185]  (3.25 ns)

 <State 59>: 3.25ns
The critical path consists of the following:
	'load' operation ('dy_t_load', backward_fcc/backprop.cpp:53) on array 'dy_t', backward_fcc/backprop.cpp:33 [185]  (3.25 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'phi' operation ('i', backward_fcc/backprop.cpp:50) with incoming values : ('add_ln50_1', backward_fcc/backprop.cpp:50) [188]  (0 ns)
	'add' operation ('add_ln53', backward_fcc/backprop.cpp:53) [200]  (1.81 ns)
	'getelementptr' operation ('w_t_addr_1', backward_fcc/backprop.cpp:53) [202]  (0 ns)
	'load' operation ('w_t_load', backward_fcc/backprop.cpp:53) on array 'w_t', backward_fcc/backprop.cpp:30 [203]  (3.25 ns)

 <State 61>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_t_load', backward_fcc/backprop.cpp:53) on array 'w_t', backward_fcc/backprop.cpp:30 [203]  (3.25 ns)

 <State 62>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul18_le', backward_fcc/backprop.cpp:53) [204]  (5.7 ns)

 <State 63>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul18_le', backward_fcc/backprop.cpp:53) [204]  (5.7 ns)

 <State 64>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul18_le', backward_fcc/backprop.cpp:53) [204]  (5.7 ns)

 <State 65>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul18_le', backward_fcc/backprop.cpp:53) [204]  (5.7 ns)

 <State 66>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln53', backward_fcc/backprop.cpp:53) of variable 'mul18_le', backward_fcc/backprop.cpp:53 on array 'dx_t', backward_fcc/backprop.cpp:32 [205]  (3.25 ns)

 <State 67>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', backward_fcc/backprop.cpp:61) with incoming values : ('add_ln61', backward_fcc/backprop.cpp:61) [212]  (1.59 ns)

 <State 68>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i', backward_fcc/backprop.cpp:61) with incoming values : ('add_ln61', backward_fcc/backprop.cpp:61) [212]  (0 ns)
	'add' operation ('add_ln61', backward_fcc/backprop.cpp:61) [213]  (2.55 ns)

 <State 69>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[224] ('empty_47', backward_fcc/backprop.cpp:61) [224]  (2.15 ns)

 <State 70>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dy_t_addr_2', backward_fcc/backprop.cpp:63) [222]  (0 ns)
	'load' operation ('db', backward_fcc/backprop.cpp:63) on array 'dy_t', backward_fcc/backprop.cpp:33 [223]  (3.25 ns)

 <State 71>: 3.25ns
The critical path consists of the following:
	'load' operation ('db', backward_fcc/backprop.cpp:63) on array 'dy_t', backward_fcc/backprop.cpp:33 [223]  (3.25 ns)

 <State 72>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', backward_fcc/backprop.cpp:69) [248]  (5.7 ns)

 <State 73>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_t_load', backward_fcc/backprop.cpp:66) on array 'x_t', backward_fcc/backprop.cpp:27 [237]  (3.25 ns)

 <State 74>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('dw', backward_fcc/backprop.cpp:66) [238]  (5.7 ns)

 <State 75>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('dw', backward_fcc/backprop.cpp:66) [238]  (5.7 ns)

 <State 76>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('dw', backward_fcc/backprop.cpp:66) [238]  (5.7 ns)

 <State 77>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('dw', backward_fcc/backprop.cpp:66) [238]  (5.7 ns)

 <State 78>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul2', backward_fcc/backprop.cpp:67) [240]  (5.7 ns)

 <State 79>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul2', backward_fcc/backprop.cpp:67) [240]  (5.7 ns)

 <State 80>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul2', backward_fcc/backprop.cpp:67) [240]  (5.7 ns)

 <State 81>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul2', backward_fcc/backprop.cpp:67) [240]  (5.7 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', backward_fcc/backprop.cpp:67) [244]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', backward_fcc/backprop.cpp:67) [244]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', backward_fcc/backprop.cpp:67) [244]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', backward_fcc/backprop.cpp:67) [244]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', backward_fcc/backprop.cpp:67) [244]  (7.26 ns)

 <State 87>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln67', backward_fcc/backprop.cpp:67) of variable 'sub', backward_fcc/backprop.cpp:67 on array 'w_t', backward_fcc/backprop.cpp:30 [245]  (3.25 ns)

 <State 88>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', backward_fcc/backprop.cpp:69) [248]  (5.7 ns)

 <State 89>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', backward_fcc/backprop.cpp:69) [248]  (5.7 ns)

 <State 90>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', backward_fcc/backprop.cpp:69) [248]  (5.7 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', backward_fcc/backprop.cpp:69) [251]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', backward_fcc/backprop.cpp:69) [251]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', backward_fcc/backprop.cpp:69) [251]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', backward_fcc/backprop.cpp:69) [251]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', backward_fcc/backprop.cpp:69) [251]  (7.26 ns)

 <State 96>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln69', backward_fcc/backprop.cpp:69) of variable 'sub1', backward_fcc/backprop.cpp:69 on array 'b_t', backward_fcc/backprop.cpp:29 [252]  (3.25 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_5') [259]  (0 ns)
	bus request on port 'gmem' [260]  (7.3 ns)

 <State 98>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index28') with incoming values : ('empty_49') [263]  (0 ns)
	'add' operation ('empty_49') [264]  (3.47 ns)

 <State 99>: 3.25ns
The critical path consists of the following:
	'load' operation ('b_t_load_1') on array 'b_t', backward_fcc/backprop.cpp:29 [273]  (3.25 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [275]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:75) [278]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:75) [278]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:75) [278]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:75) [278]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:75) [278]  (7.3 ns)

 <State 106>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index22') with incoming values : ('empty_53') [289]  (0 ns)
	'add' operation ('empty_53') [290]  (3.47 ns)

 <State 107>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_t_load_2') on array 'w_t', backward_fcc/backprop.cpp:30 [299]  (3.25 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [301]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:76) [304]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:76) [304]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:76) [304]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:76) [304]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:76) [304]  (7.3 ns)

 <State 114>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_57') [315]  (0 ns)
	'add' operation ('empty_57') [316]  (3.47 ns)

 <State 115>: 3.25ns
The critical path consists of the following:
	'load' operation ('dx_t_load') on array 'dx_t', backward_fcc/backprop.cpp:32 [325]  (3.25 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [327]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:78) [330]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:78) [330]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:78) [330]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:78) [330]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:78) [330]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
