{"Source Block": ["oh/elink/hdl/erx_io.v@55:65@HdlIdDef", "   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n   reg [15:0] \t rx_word_sync;\n   \n   //############\n   //# REGS\n   //############\n   wire  \t rx_frame;\n"], "Clone Blocks": [["oh/elink/hdl/erx_io.v@54:64", "   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n   reg [15:0] \t rx_word_sync;\n   \n   //############\n   //# REGS\n   //############\n"], ["oh/elink/hdl/erx_io.v@49:59", "   input           rx_rd_wait;\n\n   //############\n   //# WIRES\n   //############\n   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n"], ["oh/elink/hdl/erx_io.v@52:62", "   //# WIRES\n   //############\n   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n   reg [15:0] \t rx_word_sync;\n   \n   //############\n"], ["oh/elink/hdl/erx_io.v@51:61", "   //############\n   //# WIRES\n   //############\n   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n   reg [15:0] \t rx_word_sync;\n   \n"], ["oh/elink/hdl/erx_io.v@53:63", "   //############\n   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n   reg [15:0] \t rx_word_sync;\n   \n   //############\n   //# REGS\n"], ["oh/elink/hdl/erx_io.v@50:60", "\n   //############\n   //# WIRES\n   //############\n   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n   reg [15:0] \t rx_word_sync;\n"]], "Diff Content": {"Delete": [[60, "   reg [15:0] \t rx_word_sync;\n"]], "Add": [[60, "   wire [15:0]   rx_word_iddr;\n"], [60, "   wire  \t rx_frame_iddr;\n"]]}}