

================================================================
== Synthesis Summary Report of 'matrix_multiplier'
================================================================
+ General Information: 
    * Date:           Fri Aug 30 17:36:35 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        matrix_multiplier-vhls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+------------+-----------+-----+
    |              Modules              | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |            |           |     |
    |              & Loops              | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF     |    LUT    | URAM|
    +-----------------------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+------------+-----------+-----+
    |+ matrix_multiplier                |     -|  0.04|        -|       -|         -|        -|     -|        no|     -|  9 (4%)|  1000 (~0%)|  1497 (2%)|    -|
    | o L1                              |     -|  7.30|        -|       -|         -|        -|     -|        no|     -|       -|           -|          -|    -|
    |  + matrix_multiplier_Pipeline_L2  |     -|  2.39|        -|       -|         -|        -|     -|        no|     -|       -|     6 (~0%)|   40 (~0%)|    -|
    |   o L2                            |     -|  7.30|        -|       -|         1|        1|     -|       yes|     -|       -|           -|          -|    -|
    | o L3_L4                           |     -|  7.30|        -|       -|         -|        -|     -|        no|     -|       -|           -|          -|    -|
    |  + matrix_multiplier_Pipeline_L5  |     -|  0.04|        -|       -|         -|        -|     -|        no|     -|  5 (2%)|   520 (~0%)|   916 (1%)|    -|
    |   o L5                            |    II|  7.30|        -|       -|        12|        5|     -|       yes|     -|       -|           -|          -|    -|
    +-----------------------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| A    | ap_none | in        | 32       |
| m    | ap_none | in        | 32       |
| x    | ap_none | in        | 32       |
| y    | ap_vld  | out       | 32       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| A        | in        | float*       |
| x        | in        | float*       |
| y        | out       | float*       |
| m        | in        | unsigned int |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| A        | A            | port    |
| x        | x            | port    |
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| m        | m            | port    |
+----------+--------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+----------+------+---------+---------+
| + matrix_multiplier                  | 9   |        |          |      |         |         |
|   add_ln7_fu_135_p2                  |     |        | add_ln7  | add  | fabric  | 0       |
|   mul_32ns_32ns_64_2_1_U14           | 4   |        | mul_ln17 | mul  | auto    | 1       |
|   add_ln13_fu_177_p2                 |     |        | add_ln13 | add  | fabric  | 0       |
|   add_ln14_fu_207_p2                 |     |        | add_ln14 | add  | fabric  | 0       |
|  + matrix_multiplier_Pipeline_L2     | 0   |        |          |      |         |         |
|    add_ln8_fu_81_p2                  |     |        | add_ln8  | add  | fabric  | 0       |
|  + matrix_multiplier_Pipeline_L5     | 5   |        |          |      |         |         |
|    add_ln16_fu_109_p2                |     |        | add_ln16 | add  | fabric  | 0       |
|    add_ln17_fu_119_p2                |     |        | add_ln17 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U6  | 3   |        | mul      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | y_tmp_1  | fadd | fulldsp | 4       |
+--------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Storage Report
================================================================
+---------------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name                | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                     |              |      |      |      |        |          |      |         | Banks            |
+---------------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + matrix_multiplier |              |      | 0    | 0    |        |          |      |         |                  |
|   x_local_U         | ram_1p array |      |      |      |        | x_local  | auto | 1       | 32, 9, 1         |
+---------------------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

