// Seed: 4049459078
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input tri  id_0,
    input tri0 id_1,
    input tri0 id_2
);
  assign id_4 = 1;
  module_0();
  assign id_4 = 1;
endmodule
module module_2;
  always #1 $display(id_1, id_1 != 1, (1), 1 - 1'd0, id_1, id_1, 1, id_1);
  module_0();
endmodule
module module_1 (
    module_3,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_13 = id_17;
  final $display(id_4, 1, id_14);
  wire id_18, id_19;
  module_0();
endmodule
