#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 31 17:09:00 2022
# Process ID: 11828
# Current directory: D:/data/logic_design_lab/labs/lab5/prelab
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11800 D:\data\logic_design_lab\labs\lab5\prelab\prelab.xpr
# Log file: D:/data/logic_design_lab/labs/lab5/prelab/vivado.log
# Journal file: D:/data/logic_design_lab/labs/lab5/prelab\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/data/logic_design_lab/labs/lab5/prelab/prelab.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 904.113 ; gain = 238.504
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 976.395 ; gain = 16.070
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27F68A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2203.824 ; gain = 1227.430
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/prelab/prelab.runs/impl_1/prelab.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/prelab/prelab.runs/impl_1/prelab.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A27F68A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27F68A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/prelab/prelab.runs/impl_1/prelab.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A27F68A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27F68A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/prelab/prelab.runs/impl_1/prelab.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
create_project exp_1 D:/data/logic_design_lab/labs/lab6/exp_1 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2281.766 ; gain = 9.188
file mkdir D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new
close [ open D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/display.v w ]
add_files D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/display.v
close [ open D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/stopwatch.v w ]
add_files D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/stopwatch.v
close [ open D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/counterx.v w ]
add_files D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/counterx.v
close [ open D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/clock_generator.v w ]
add_files D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/clock_generator.v
close [ open D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/downcounter.v w ]
add_files D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/downcounter.v
close [ open D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/unitset.v w ]
add_files D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/unitset.v
close [ open D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/fsm.v w ]
add_files D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/fsm.v
close [ open D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/global.v w ]
add_files D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/global.v
close [ open D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/scan_ctl.v w ]
add_files D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/scan_ctl.v
close [ open D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/top.v w ]
add_files D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/top.v
close [ open D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/alarm.v w ]
add_files D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/alarm.v
close [ open D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/timedisplay.v w ]
add_files D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/timedisplay.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/constrs_1
file mkdir D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/constrs_1/new
close [ open D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/constrs_1/new/top.xdc w ]
add_files -fileset constrs_1 D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/constrs_1/new/top.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 31 17:54:24 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.runs/synth_1/runme.log
[Thu Mar 31 17:54:24 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 31 17:55:50 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.runs/synth_1/runme.log
[Thu Mar 31 17:55:50 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27F68A
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.runs/impl_1/t2.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.runs/impl_1/t2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A27F68A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27F68A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.runs/impl_1/t2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A27F68A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27F68A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183A27F68A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A27F68A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27F68A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.runs/impl_1/t2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A27F68A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27F68A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 19:08:00 2022...
