module b2g(input [3:0] a, output [3:0] y);
  assign y[3] = a[3];
  assign y[2] = a[3] ^ a[2];
  assign y[1] = a[2] ^ a[1];
  assign y[0] = a[1] ^ a[0];
endmodule
///////////////////////////////////
// Code your testbench here
// or browse Examples
module tb;
  reg [3:0]a,y;
  
  
  b2g dut(a,y);
  initial begin
    $monitor("bin a:%b || gray y:%b",a,y);
    for(int i=0;i<16;i++)begin
      
      a=i;
      #5;
    end
   
  end
  initial begin
    
     #100 $finish;
  end
  
endmodule
