{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 14:25:04 2017 " "Info: Processing started: Mon Dec 11 14:25:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MJ_Microprocessor -c MJ_Microprocessor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MJ_Microprocessor -c MJ_Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_7segment_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file board_7segment_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Board_7segment_decoder " "Info: Found entity 1: Board_7segment_decoder" {  } { { "Board_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MJ_Microprocessor/Board_7segment_decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7segment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd_7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_7segment " "Info: Found entity 1: bcd_7segment" {  } { { "bcd_7segment.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MJ_Microprocessor/bcd_7segment.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" MJ_Microprocessor.v(111) " "Error (10171): Verilog HDL syntax error at MJ_Microprocessor.v(111) near end of file ;  expecting \"endmodule\"" {  } { { "MJ_Microprocessor.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MJ_Microprocessor/MJ_Microprocessor.v" 111 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mj_microprocessor.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file mj_microprocessor.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Error: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 11 14:25:05 2017 " "Error: Processing ended: Mon Dec 11 14:25:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
