{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551237033659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551237033660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 27 16:10:33 2019 " "Processing started: Wed Feb 27 16:10:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551237033660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551237033660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Overclock_FW -c Overclock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Overclock_FW -c Overclock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551237033660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551237033832 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1551237033832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Overclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Overclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Overclock-time " "Found design unit 1: Overclock-time" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551237043593 ""} { "Info" "ISGN_ENTITY_NAME" "1 Overclock " "Found entity 1: Overclock" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551237043593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551237043593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenSegmentDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenSegmentDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegDecoder-decode " "Found design unit 1: sevenSegDecoder-decode" {  } { { "sevenSegmentDecoder.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/sevenSegmentDecoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551237043593 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDecoder " "Found entity 1: sevenSegDecoder" {  } { { "sevenSegmentDecoder.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/sevenSegmentDecoder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551237043593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551237043593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Overclock " "Elaborating entity \"Overclock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551237043642 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mins_10s Overclock.vhd(10) " "VHDL Signal Declaration warning at Overclock.vhd(10): used implicit default value for signal \"mins_10s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551237043643 "|Overclock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mins_1s Overclock.vhd(11) " "VHDL Signal Declaration warning at Overclock.vhd(11): used implicit default value for signal \"mins_1s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551237043643 "|Overclock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hours_10s Overclock.vhd(12) " "VHDL Signal Declaration warning at Overclock.vhd(12): used implicit default value for signal \"hours_10s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551237043643 "|Overclock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hours_1s Overclock.vhd(13) " "VHDL Signal Declaration warning at Overclock.vhd(13): used implicit default value for signal \"hours_1s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551237043643 "|Overclock"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mins_10s\[0\] GND " "Pin \"mins_10s\[0\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|mins_10s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mins_10s\[1\] GND " "Pin \"mins_10s\[1\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|mins_10s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mins_10s\[2\] GND " "Pin \"mins_10s\[2\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|mins_10s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mins_10s\[3\] GND " "Pin \"mins_10s\[3\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|mins_10s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mins_10s\[4\] GND " "Pin \"mins_10s\[4\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|mins_10s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mins_10s\[5\] GND " "Pin \"mins_10s\[5\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|mins_10s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mins_10s\[6\] GND " "Pin \"mins_10s\[6\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|mins_10s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mins_1s\[0\] GND " "Pin \"mins_1s\[0\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|mins_1s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mins_1s\[1\] GND " "Pin \"mins_1s\[1\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|mins_1s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mins_1s\[2\] GND " "Pin \"mins_1s\[2\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|mins_1s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mins_1s\[3\] GND " "Pin \"mins_1s\[3\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|mins_1s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mins_1s\[4\] GND " "Pin \"mins_1s\[4\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|mins_1s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mins_1s\[5\] GND " "Pin \"mins_1s\[5\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|mins_1s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mins_1s\[6\] GND " "Pin \"mins_1s\[6\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|mins_1s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hours_10s\[0\] GND " "Pin \"hours_10s\[0\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|hours_10s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hours_10s\[1\] GND " "Pin \"hours_10s\[1\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|hours_10s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hours_10s\[2\] GND " "Pin \"hours_10s\[2\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|hours_10s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hours_10s\[3\] GND " "Pin \"hours_10s\[3\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|hours_10s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hours_10s\[4\] GND " "Pin \"hours_10s\[4\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|hours_10s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hours_10s\[5\] GND " "Pin \"hours_10s\[5\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|hours_10s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hours_10s\[6\] GND " "Pin \"hours_10s\[6\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|hours_10s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hours_1s\[0\] GND " "Pin \"hours_1s\[0\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|hours_1s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hours_1s\[1\] GND " "Pin \"hours_1s\[1\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|hours_1s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hours_1s\[2\] GND " "Pin \"hours_1s\[2\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|hours_1s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hours_1s\[3\] GND " "Pin \"hours_1s\[3\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|hours_1s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hours_1s\[4\] GND " "Pin \"hours_1s\[4\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|hours_1s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hours_1s\[5\] GND " "Pin \"hours_1s\[5\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|hours_1s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hours_1s\[6\] GND " "Pin \"hours_1s\[6\]\" is stuck at GND" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551237043990 "|Overclock|hours_1s[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551237043990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551237044100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551237044100 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_inc " "No output dependent on input pin \"m_inc\"" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551237044205 "|Overclock|m_inc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_dec " "No output dependent on input pin \"m_dec\"" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551237044205 "|Overclock|m_dec"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h_inc " "No output dependent on input pin \"h_inc\"" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551237044205 "|Overclock|h_inc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h_dec " "No output dependent on input pin \"h_dec\"" {  } { { "Overclock.vhd" "" { Text "/home/stmaxted/Documents/OverClock/OverClock Firmware/Overclock.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551237044205 "|Overclock|h_dec"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1551237044205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551237044206 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551237044206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551237044206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "940 " "Peak virtual memory: 940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551237044214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 27 16:10:44 2019 " "Processing ended: Wed Feb 27 16:10:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551237044214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551237044214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551237044214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551237044214 ""}
