module v01;
  integer bit;
  initial begin
    bit = 1;
  end
endmodule