<dec f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMFixupKinds.h' l='25' type='130'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='718' c='_ZNK4llvm13ARMAsmBackend16adjustFixupValueERKNS_11MCAssemblerERKNS_7MCFixupERKNS_7MCValueEmbRNS_9MCContextEPKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='935' c='_ZL20getFixupKindNumBytesj'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='999' c='_ZL30getFixupKindContainerSizeBytesj'/>
<doc f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMFixupKinds.h' l='23'>// 10-bit PC relative relocation for symbol addresses used in
  // LDRD/LDRH/LDRB/etc. instructions. All bits are encoded.</doc>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp' l='1349' u='r' c='_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getAddrMode3OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
