{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522980241785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522980241801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 22:04:01 2018 " "Processing started: Thu Apr 05 22:04:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522980241801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980241801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Smash_Bros -c Smash_Bros " "Command: quartus_map --read_settings_files=on --write_settings_files=off Smash_Bros -c Smash_Bros" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980241801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522980243185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522980243185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/writeback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_8_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate_8_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_8_1bit " "Found entity 1: tristate_8_1bit" {  } { { "tristate_8_1bit.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259562 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_8.v(10) " "Verilog HDL warning at tristate_8.v(10): extended using \"x\" or \"z\"" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259562 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_8.v(11) " "Verilog HDL warning at tristate_8.v(11): extended using \"x\" or \"z\"" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259562 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_8.v(12) " "Verilog HDL warning at tristate_8.v(12): extended using \"x\" or \"z\"" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259562 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_8.v(13) " "Verilog HDL warning at tristate_8.v(13): extended using \"x\" or \"z\"" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259562 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_8.v(14) " "Verilog HDL warning at tristate_8.v(14): extended using \"x\" or \"z\"" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259562 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_8.v(15) " "Verilog HDL warning at tristate_8.v(15): extended using \"x\" or \"z\"" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259562 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_8.v(16) " "Verilog HDL warning at tristate_8.v(16): extended using \"x\" or \"z\"" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259562 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_8.v(17) " "Verilog HDL warning at tristate_8.v(17): extended using \"x\" or \"z\"" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_8.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_8 " "Found entity 1: tristate_8" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259562 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(13) " "Verilog HDL warning at tristate_32.v(13): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(14) " "Verilog HDL warning at tristate_32.v(14): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(15) " "Verilog HDL warning at tristate_32.v(15): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(16) " "Verilog HDL warning at tristate_32.v(16): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(17) " "Verilog HDL warning at tristate_32.v(17): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(18) " "Verilog HDL warning at tristate_32.v(18): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(19) " "Verilog HDL warning at tristate_32.v(19): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(20) " "Verilog HDL warning at tristate_32.v(20): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(21) " "Verilog HDL warning at tristate_32.v(21): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(22) " "Verilog HDL warning at tristate_32.v(22): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(23) " "Verilog HDL warning at tristate_32.v(23): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(24) " "Verilog HDL warning at tristate_32.v(24): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(25) " "Verilog HDL warning at tristate_32.v(25): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(26) " "Verilog HDL warning at tristate_32.v(26): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(27) " "Verilog HDL warning at tristate_32.v(27): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(28) " "Verilog HDL warning at tristate_32.v(28): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(29) " "Verilog HDL warning at tristate_32.v(29): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(30) " "Verilog HDL warning at tristate_32.v(30): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(31) " "Verilog HDL warning at tristate_32.v(31): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(32) " "Verilog HDL warning at tristate_32.v(32): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(33) " "Verilog HDL warning at tristate_32.v(33): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(34) " "Verilog HDL warning at tristate_32.v(34): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(35) " "Verilog HDL warning at tristate_32.v(35): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(36) " "Verilog HDL warning at tristate_32.v(36): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(37) " "Verilog HDL warning at tristate_32.v(37): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(38) " "Verilog HDL warning at tristate_32.v(38): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(39) " "Verilog HDL warning at tristate_32.v(39): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(40) " "Verilog HDL warning at tristate_32.v(40): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(41) " "Verilog HDL warning at tristate_32.v(41): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(42) " "Verilog HDL warning at tristate_32.v(42): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(43) " "Verilog HDL warning at tristate_32.v(43): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(44) " "Verilog HDL warning at tristate_32.v(44): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980259578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_32 " "Found entity 1: tristate_32" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_comp " "Found entity 1: sub_comp" {  } { { "sub_comp.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/sub_comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall.v 1 1 " "Found 1 design units, including 1 entities, in source file stall.v" { { "Info" "ISGN_ENTITY_NAME" "1 stall " "Found entity 1: stall" {  } { { "stall.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/stall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra " "Found entity 1: sra" {  } { { "sra.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/sra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.v 1 1 " "Found 1 design units, including 1 entities, in source file sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "sll.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/sll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_inverter.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_inverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_inverter " "Found entity 1: sign_inverter" {  } { { "sign_inverter.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/sign_inverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_5bit " "Found entity 1: register_5bit" {  } { { "register_5bit.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/register_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "physics_coprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file physics_coprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 physics_coprocessor " "Found entity 1: physics_coprocessor" {  } { { "physics_coprocessor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mux_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_5bit " "Found entity 1: mux_2_5bit" {  } { { "mux_2_5bit.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mux_2_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_wrap " "Found entity 1: multiplier_wrap" {  } { { "multiplier_wrap.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/multiplier_wrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file main_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_tb " "Found entity 1: main_tb" {  } { { "main_tb.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/main_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_add.v 1 1 " "Found 1 design units, including 1 entities, in source file half_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_add " "Found entity 1: half_add" {  } { { "half_add.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/half_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file full_add_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_add_cla " "Found entity 1: full_add_cla" {  } { { "full_add_cla.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/full_add_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add.v 1 1 " "Found 1 design units, including 1 entities, in source file full_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_add " "Found entity 1: full_add" {  } { { "full_add.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/full_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file divider_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_wrap " "Found entity 1: divider_wrap" {  } { { "divider_wrap.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/divider_wrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_c.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_c " "Found entity 1: dff_c" {  } { { "dff_c.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dff_c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_8 " "Found entity 1: decoder_8" {  } { { "decoder_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/decoder_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_32.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_32 " "Found entity 1: decoder_32" {  } { { "decoder_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/decoder_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_2bit_sat.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_2bit_sat.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_2bit_sat " "Found entity 1: counter_2bit_sat" {  } { { "counter_2bit_sat.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/counter_2bit_sat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_5.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_5 " "Found entity 1: comparator_5" {  } { { "comparator_5.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/comparator_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980259994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980259994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g cla_8bit.v(5) " "Verilog HDL Declaration information at cla_8bit.v(5): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "cla_8bit.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/cla_8bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522980260010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p cla_8bit.v(5) " "Verilog HDL Declaration information at cla_8bit.v(5): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "cla_8bit.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/cla_8bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522980260010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_8bit " "Found entity 1: cla_8bit" {  } { { "cla_8bit.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/cla_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980260010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980260010 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "branch_table.v(38) " "Verilog HDL warning at branch_table.v(38): extended using \"x\" or \"z\"" {  } { { "branch_table.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/branch_table.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980260032 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "branch_table.v(39) " "Verilog HDL warning at branch_table.v(39): extended using \"x\" or \"z\"" {  } { { "branch_table.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/branch_table.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980260032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_table.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_table " "Found entity 1: branch_table" {  } { { "branch_table.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/branch_table.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980260048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980260048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "branch_predictor.v(34) " "Verilog HDL warning at branch_predictor.v(34): extended using \"x\" or \"z\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/branch_predictor.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980260048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "branch_predictor.v(35) " "Verilog HDL warning at branch_predictor.v(35): extended using \"x\" or \"z\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/branch_predictor.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980260048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_predictor.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_predictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor " "Found entity 1: branch_predictor" {  } { { "branch_predictor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/branch_predictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980260048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980260048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_or.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_or " "Found entity 1: bitwise_or" {  } { { "bitwise_or.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/bitwise_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980260063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980260063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_and.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_and " "Found entity 1: bitwise_and" {  } { { "bitwise_and.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/bitwise_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980260063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980260063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980260079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980260079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_64.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_64 " "Found entity 1: adder_64" {  } { { "adder_64.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/adder_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980260079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980260079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Found entity 1: adder_32" {  } { { "adder_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/adder_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980260095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980260095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmio.v 1 1 " "Found 1 design units, including 1 entities, in source file mmio.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmio " "Found entity 1: mmio" {  } { { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980260110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980260110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision.v 1 1 " "Found 1 design units, including 1 entities, in source file collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "collision.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/collision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980260131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980260131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(108) " "Verilog HDL Implicit Net warning at skeleton.v(108): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980260132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(109) " "Verilog HDL Implicit Net warning at skeleton.v(109): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980260132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(109) " "Verilog HDL Implicit Net warning at skeleton.v(109): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980260132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522980260248 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(29) " "Output port \"VGA_SYNC\" at skeleton.v(29) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522980260248 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980260248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980260433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980260433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260433 ""}  } { { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522980260433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bs91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bs91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bs91 " "Found entity 1: altsyncram_bs91" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980260565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980260565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bs91 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated " "Elaborating entity \"altsyncram_bs91\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980260565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmio mmio:my_mem " "Elaborating entity \"mmio\" for hierarchy \"mmio:my_mem\"" {  } { { "skeleton.v" "my_mem" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980260612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "physics_coprocessor mmio:my_mem\|physics_coprocessor:physP1 " "Elaborating entity \"physics_coprocessor\" for hierarchy \"mmio:my_mem\|physics_coprocessor:physP1\"" {  } { { "mmio.v" "physP1" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980260812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump physics_coprocessor.v(35) " "Verilog HDL or VHDL warning at physics_coprocessor.v(35): object \"jump\" assigned a value but never read" {  } { { "physics_coprocessor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522980260812 "|skeleton|mmio:my_mem|physics_coprocessor:physP1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "joystick_jumpPos physics_coprocessor.v(35) " "Verilog HDL or VHDL warning at physics_coprocessor.v(35): object \"joystick_jumpPos\" assigned a value but never read" {  } { { "physics_coprocessor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522980260812 "|skeleton|mmio:my_mem|physics_coprocessor:physP1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "platform_Thru physics_coprocessor.v(35) " "Verilog HDL or VHDL warning at physics_coprocessor.v(35): object \"platform_Thru\" assigned a value but never read" {  } { { "physics_coprocessor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522980260812 "|skeleton|mmio:my_mem|physics_coprocessor:physP1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wall_Left physics_coprocessor.v(41) " "Verilog HDL or VHDL warning at physics_coprocessor.v(41): object \"wall_Left\" assigned a value but never read" {  } { { "physics_coprocessor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522980260812 "|skeleton|mmio:my_mem|physics_coprocessor:physP1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wall_Right physics_coprocessor.v(41) " "Verilog HDL or VHDL warning at physics_coprocessor.v(41): object \"wall_Right\" assigned a value but never read" {  } { { "physics_coprocessor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522980260812 "|skeleton|mmio:my_mem|physics_coprocessor:physP1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wall_Up physics_coprocessor.v(41) " "Verilog HDL or VHDL warning at physics_coprocessor.v(41): object \"wall_Up\" assigned a value but never read" {  } { { "physics_coprocessor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522980260812 "|skeleton|mmio:my_mem|physics_coprocessor:physP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision mmio:my_mem\|collision:collision1 " "Elaborating entity \"collision\" for hierarchy \"mmio:my_mem\|collision:collision1\"" {  } { { "mmio.v" "collision1" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980260834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem mmio:my_mem\|dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"mmio:my_mem\|dmem:my_dmem\"" {  } { { "mmio.v" "my_dmem" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980260834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980260931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980260950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980260950 ""}  } { { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522980260950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4i1 " "Found entity 1: altsyncram_m4i1" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980261035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980261035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m4i1 mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated " "Elaborating entity \"altsyncram_m4i1\" for hierarchy \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980261035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_32 mmio:my_mem\|decoder_32:coprocessor_select " "Elaborating entity \"decoder_32\" for hierarchy \"mmio:my_mem\|decoder_32:coprocessor_select\"" {  } { { "mmio.v" "coprocessor_select" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980261182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_32 mmio:my_mem\|tristate_32:outmux " "Elaborating entity \"tristate_32\" for hierarchy \"mmio:my_mem\|tristate_32:outmux\"" {  } { { "mmio.v" "outmux" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980261197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980261266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register regfile:my_regfile\|register:reg1 " "Elaborating entity \"register\" for hierarchy \"regfile:my_regfile\|register:reg1\"" {  } { { "regfile.v" "reg1" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/regfile.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980261335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980261435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stall processor:my_processor\|stall:stall_logic " "Elaborating entity \"stall\" for hierarchy \"processor:my_processor\|stall:stall_logic\"" {  } { { "processor.v" "stall_logic" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/processor.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980261498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_5bit processor:my_processor\|stall:stall_logic\|register_5bit:dx_write " "Elaborating entity \"register_5bit\" for hierarchy \"processor:my_processor\|stall:stall_logic\|register_5bit:dx_write\"" {  } { { "stall.v" "dx_write" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/stall.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980261514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_5 processor:my_processor\|stall:stall_logic\|comparator_5:regW_exc_comp " "Elaborating entity \"comparator_5\" for hierarchy \"processor:my_processor\|stall:stall_logic\|comparator_5:regW_exc_comp\"" {  } { { "stall.v" "regW_exc_comp" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/stall.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980261535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_c processor:my_processor\|stall:stall_logic\|dff_c:dx_ew " "Elaborating entity \"dff_c\" for hierarchy \"processor:my_processor\|stall:stall_logic\|dff_c:dx_ew\"" {  } { { "stall.v" "dx_ew" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/stall.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980261551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor processor:my_processor\|branch_predictor:pred " "Elaborating entity \"branch_predictor\" for hierarchy \"processor:my_processor\|branch_predictor:pred\"" {  } { { "processor.v" "pred" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/processor.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980261651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_8 processor:my_processor\|branch_predictor:pred\|decoder_8:gs_dcd " "Elaborating entity \"decoder_8\" for hierarchy \"processor:my_processor\|branch_predictor:pred\|decoder_8:gs_dcd\"" {  } { { "branch_predictor.v" "gs_dcd" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/branch_predictor.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980261732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_table processor:my_processor\|branch_predictor:pred\|branch_table:table_loop\[0\].bt " "Elaborating entity \"branch_table\" for hierarchy \"processor:my_processor\|branch_predictor:pred\|branch_table:table_loop\[0\].bt\"" {  } { { "branch_predictor.v" "table_loop\[0\].bt" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/branch_predictor.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980261751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_2bit_sat processor:my_processor\|branch_predictor:pred\|branch_table:table_loop\[0\].bt\|counter_2bit_sat:counter_loop\[0\].ctr " "Elaborating entity \"counter_2bit_sat\" for hierarchy \"processor:my_processor\|branch_predictor:pred\|branch_table:table_loop\[0\].bt\|counter_2bit_sat:counter_loop\[0\].ctr\"" {  } { { "branch_table.v" "counter_loop\[0\].ctr" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/branch_table.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980261898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 processor:my_processor\|mux_2:target_corrector " "Elaborating entity \"mux_2\" for hierarchy \"processor:my_processor\|mux_2:target_corrector\"" {  } { { "processor.v" "target_corrector" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/processor.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch processor:my_processor\|fetch:f " "Elaborating entity \"fetch\" for hierarchy \"processor:my_processor\|fetch:f\"" {  } { { "processor.v" "f" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/processor.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 processor:my_processor\|fetch:f\|adder_32:pc_incr " "Elaborating entity \"adder_32\" for hierarchy \"processor:my_processor\|fetch:f\|adder_32:pc_incr\"" {  } { { "fetch.v" "pc_incr" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/fetch.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode processor:my_processor\|decode:d " "Elaborating entity \"decode\" for hierarchy \"processor:my_processor\|decode:d\"" {  } { { "processor.v" "d" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/processor.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller processor:my_processor\|decode:d\|controller:ctrl " "Elaborating entity \"controller\" for hierarchy \"processor:my_processor\|decode:d\|controller:ctrl\"" {  } { { "decode.v" "ctrl" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/decode.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_5bit processor:my_processor\|decode:d\|controller:ctrl\|mux_2_5bit:ctrl_regA " "Elaborating entity \"mux_2_5bit\" for hierarchy \"processor:my_processor\|decode:d\|controller:ctrl\|mux_2_5bit:ctrl_regA\"" {  } { { "controller.v" "ctrl_regA" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/controller.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 processor:my_processor\|mux_4:by_aluA " "Elaborating entity \"mux_4\" for hierarchy \"processor:my_processor\|mux_4:by_aluA\"" {  } { { "processor.v" "by_aluA" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/processor.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute processor:my_processor\|execute:e " "Elaborating entity \"execute\" for hierarchy \"processor:my_processor\|execute:e\"" {  } { { "processor.v" "e" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/processor.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|execute:e\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|execute:e\|alu:alu\"" {  } { { "execute.v" "alu" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/execute.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_comp processor:my_processor\|execute:e\|alu:alu\|sub_comp:subtractor " "Elaborating entity \"sub_comp\" for hierarchy \"processor:my_processor\|execute:e\|alu:alu\|sub_comp:subtractor\"" {  } { { "alu.v" "subtractor" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_8 processor:my_processor\|execute:e\|alu:alu\|tristate_8:outmux " "Elaborating entity \"tristate_8\" for hierarchy \"processor:my_processor\|execute:e\|alu:alu\|tristate_8:outmux\"" {  } { { "alu.v" "outmux" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv processor:my_processor\|execute:e\|multdiv:md " "Elaborating entity \"multdiv\" for hierarchy \"processor:my_processor\|execute:e\|multdiv:md\"" {  } { { "execute.v" "md" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/execute.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_wrap processor:my_processor\|execute:e\|multdiv:md\|multiplier_wrap:mult " "Elaborating entity \"multiplier_wrap\" for hierarchy \"processor:my_processor\|execute:e\|multdiv:md\|multiplier_wrap:mult\"" {  } { { "multdiv.v" "mult" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/multdiv.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_inverter processor:my_processor\|execute:e\|multdiv:md\|multiplier_wrap:mult\|sign_inverter:inAsign " "Elaborating entity \"sign_inverter\" for hierarchy \"processor:my_processor\|execute:e\|multdiv:md\|multiplier_wrap:mult\|sign_inverter:inAsign\"" {  } { { "multiplier_wrap.v" "inAsign" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/multiplier_wrap.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier processor:my_processor\|execute:e\|multdiv:md\|multiplier_wrap:mult\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"processor:my_processor\|execute:e\|multdiv:md\|multiplier_wrap:mult\|multiplier:mult\"" {  } { { "multiplier_wrap.v" "mult" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/multiplier_wrap.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_add processor:my_processor\|execute:e\|multdiv:md\|multiplier_wrap:mult\|multiplier:mult\|half_add:comp1024 " "Elaborating entity \"half_add\" for hierarchy \"processor:my_processor\|execute:e\|multdiv:md\|multiplier_wrap:mult\|multiplier:mult\|half_add:comp1024\"" {  } { { "multiplier.v" "comp1024" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/multiplier.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add processor:my_processor\|execute:e\|multdiv:md\|multiplier_wrap:mult\|multiplier:mult\|full_add:comp1025 " "Elaborating entity \"full_add\" for hierarchy \"processor:my_processor\|execute:e\|multdiv:md\|multiplier_wrap:mult\|multiplier:mult\|full_add:comp1025\"" {  } { { "multiplier.v" "comp1025" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/multiplier.v" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980268799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_64 processor:my_processor\|execute:e\|multdiv:md\|multiplier_wrap:mult\|multiplier:mult\|adder_64:comp1954 " "Elaborating entity \"adder_64\" for hierarchy \"processor:my_processor\|execute:e\|multdiv:md\|multiplier_wrap:mult\|multiplier:mult\|adder_64:comp1954\"" {  } { { "multiplier.v" "comp1954" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/multiplier.v" 2091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980273437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_wrap processor:my_processor\|execute:e\|multdiv:md\|divider_wrap:div " "Elaborating entity \"divider_wrap\" for hierarchy \"processor:my_processor\|execute:e\|multdiv:md\|divider_wrap:div\"" {  } { { "multdiv.v" "div" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/multdiv.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980273490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider processor:my_processor\|execute:e\|multdiv:md\|divider_wrap:div\|divider:div " "Elaborating entity \"divider\" for hierarchy \"processor:my_processor\|execute:e\|multdiv:md\|divider_wrap:div\|divider:div\"" {  } { { "divider_wrap.v" "div" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/divider_wrap.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980273537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory processor:my_processor\|memory:m " "Elaborating entity \"memory\" for hierarchy \"processor:my_processor\|memory:m\"" {  } { { "processor.v" "m" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/processor.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980273760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback processor:my_processor\|writeback:w " "Elaborating entity \"writeback\" for hierarchy \"processor:my_processor\|writeback:w\"" {  } { { "processor.v" "w" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/processor.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980273838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980274007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522980274007 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980274023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980275454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980275555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980275570 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522980275570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980275593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(42) " "Verilog HDL assignment warning at vga_controller.v(42): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/vga_controller.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522980275593 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/vga_controller.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980275624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522980275624 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522980275624 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\"" {  } { { "vga_controller.v" "img_data_inst" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/vga_controller.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980275639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980276072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980276125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980276125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980276125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980276125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file img_data.mif " "Parameter \"init_file\" = \"img_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980276125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980276125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980276125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980276125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980276125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980276125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980276125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980276125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980276125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980276125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980276125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980276125 ""}  } { { "img_data.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522980276125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_96c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_96c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_96c1 " "Found entity 1: altsyncram_96c1" {  } { { "db/altsyncram_96c1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_96c1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980276292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980276292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_96c1 vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_96c1:auto_generated " "Elaborating entity \"altsyncram_96c1\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_96c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980276292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/decode_aaa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980277195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980277195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_96c1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_96c1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_96c1.tdf" "rden_decode" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_96c1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980277195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/mux_1pb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980277317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980277317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_96c1:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_96c1:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_96c1.tdf" "mux2" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_96c1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980277333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/vga_controller.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980277418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/img_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980277480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/img_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980277496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980277496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980277496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980277496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file img_index.mif " "Parameter \"init_file\" = \"img_index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980277496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980277496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980277496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980277496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980277496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980277496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980277496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980277496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980277496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980277496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980277496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980277496 ""}  } { { "img_index.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/img_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522980277496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k5c1 " "Found entity 1: altsyncram_k5c1" {  } { { "db/altsyncram_k5c1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_k5c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980277580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980277580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k5c1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_k5c1:auto_generated " "Elaborating entity \"altsyncram_k5c1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_k5c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980277580 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[0\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[1\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[2\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[3\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[4\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[5\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[6\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[7\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[8\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[9\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[10\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[11\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[12\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[13\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[14\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[15\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[16\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[17\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[18\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[19\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 492 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[20\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[21\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[22\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[23\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[24\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[25\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[26\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[27\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[28\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 708 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[29\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[30\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[31\] " "Synthesized away node \"mmio:my_mem\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf" 780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 85 0 0 } } { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[0\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[1\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[2\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[3\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[4\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[5\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[6\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[7\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[8\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[9\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[10\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[11\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[12\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[13\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[14\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[15\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[16\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[17\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[18\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[19\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[20\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[21\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[22\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[23\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[24\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[25\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[26\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[27\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[28\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[29\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[30\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[31\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980281490 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1522980281490 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1522980281490 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1522980283349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522980283612 "|skeleton|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1522980283612 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522980283750 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11071 " "11071 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522980284652 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/output_files/Smash_Bros.map.smsg " "Generated suppressed messages file C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/output_files/Smash_Bros.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980284984 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522980285854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980285854 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 109 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1522980286185 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 109 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1522980286185 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522980286339 "|skeleton|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522980286339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "751 " "Implemented 751 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522980286339 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522980286339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "391 " "Implemented 391 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522980286339 ""} { "Info" "ICUT_CUT_TM_RAMS" "328 " "Implemented 328 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1522980286339 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1522980286339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522980286339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "813 " "Peak virtual memory: 813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522980286402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 22:04:46 2018 " "Processing ended: Thu Apr 05 22:04:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522980286402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522980286402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522980286402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980286402 ""}
