Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bbbe3f162add48cabded972609996dcb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_div_pmw_behav xil_defaultlib.tb_div_pmw xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div_pmw.v" Line 2. Module top_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div.v" Line 97. Module top_module1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div.v" Line 1. Module div1_pmw1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div.v" Line 25. Module div1_pmw2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div.v" Line 49. Module div1_pmw3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div.v" Line 73. Module div1_pmw4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div2.v" Line 97. Module top_module2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div2.v" Line 1. Module div2_pmw1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div2.v" Line 25. Module div2_pmw2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div2.v" Line 49. Module div2_pmw3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div2.v" Line 73. Module div2_pmw4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div3.v" Line 97. Module top_module3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div3.v" Line 1. Module div3_pmw1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div3.v" Line 25. Module div3_pmw2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div3.v" Line 49. Module div3_pmw3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div3.v" Line 73. Module div3_pmw4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div4.v" Line 97. Module top_module4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div4.v" Line 1. Module div4_pmw1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div4.v" Line 25. Module div4_pmw2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div4.v" Line 49. Module div4_pmw3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/verilog/clk_div_top/clk_div_top.srcs/sources_1/new/clk_div4.v" Line 73. Module div4_pmw4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div1_pmw1
Compiling module xil_defaultlib.div1_pmw2
Compiling module xil_defaultlib.div1_pmw3
Compiling module xil_defaultlib.div1_pmw4
Compiling module xil_defaultlib.top_module1
Compiling module xil_defaultlib.div2_pmw1
Compiling module xil_defaultlib.div2_pmw2
Compiling module xil_defaultlib.div2_pmw3
Compiling module xil_defaultlib.div2_pmw4
Compiling module xil_defaultlib.top_module2
Compiling module xil_defaultlib.div3_pmw1
Compiling module xil_defaultlib.div3_pmw2
Compiling module xil_defaultlib.div3_pmw3
Compiling module xil_defaultlib.div3_pmw4
Compiling module xil_defaultlib.top_module3
Compiling module xil_defaultlib.div4_pmw1
Compiling module xil_defaultlib.div4_pmw2
Compiling module xil_defaultlib.div4_pmw3
Compiling module xil_defaultlib.div4_pmw4
Compiling module xil_defaultlib.top_module4
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_div_pmw
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_div_pmw_behav
