Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Sun Jun 16 05:28:09 2024
| Host         : DESKTOP-TCOPK8L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sobel_design_wrapper_control_sets_placed.rpt
| Design       : sobel_design_wrapper
| Device       : xck26
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   885 |
|    Minimum number of control sets                        |   885 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   303 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   885 |
| >= 0 to < 4        |    45 |
| >= 4 to < 6        |    32 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    38 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     8 |
| >= 16              |   724 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             237 |           87 |
| No           | No                    | Yes                    |             270 |           59 |
| No           | Yes                   | No                     |             385 |          142 |
| Yes          | No                    | No                     |           11378 |         1866 |
| Yes          | No                    | Yes                    |              60 |           10 |
| Yes          | Yes                   | No                     |            2191 |          387 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                                                                                        Enable Signal                                                                                                                                        |                                                                                                                Set/Reset Signal                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                                                              | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                             |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                              | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1_n_0                                                                                                                  |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                    |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                   | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                                                              | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                          |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2_n_0                                                                                                                        | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                        |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2__0_n_0                                                                                                                     | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                            |                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                               |                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                   | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                2 |              2 |         1.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_0_[0]                                                                              |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                              |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                         |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]  |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg[0]                                                                                                                                            |                2 |              2 |         1.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                                                              | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_full0    |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                           | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]            |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__0_n_0                                                                                                                     | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                   |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                     |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                              | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              2 |         1.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                           | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[5]_i_1_n_0                                              |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                1 |              2 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                2 |              3 |         1.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d_reg[1]_0                                                                                                                                                        | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                   |                1 |              3 |         3.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                     |                1 |              3 |         3.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                2 |              3 |         1.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                         | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                           |                1 |              3 |         3.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                   |                1 |              3 |         3.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                                                              | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              3 |         1.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                                           | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              3 |         3.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[0]_0                                                                                                                                                                           | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                   |                1 |              3 |         3.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                    |                1 |              3 |         3.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                |                1 |              3 |         3.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              3 |         3.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                              | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              3 |         3.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                                            | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                      |                1 |              4 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                        |                1 |              4 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                        |                1 |              4 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[3]_i_1_n_0                                                                                                                            | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                   |                1 |              4 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                   |                1 |              4 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                       |                2 |              4 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                          |                2 |              4 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                |                2 |              4 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                |                2 |              4 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                   |                1 |              4 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                               | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              4 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                        | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              4 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[3]_i_1__0_n_0                                                                                                                     | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                   |                2 |              4 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                       | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              4 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                        |                2 |              4 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                          | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                             |                1 |              4 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                  | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              5 |         2.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                                      | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                   |                1 |              5 |         5.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                     | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                   |                1 |              5 |         5.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                     | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                   |                1 |              5 |         5.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                1 |              5 |         5.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                1 |              5 |         5.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                    | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              5 |         2.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                        | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              5 |         2.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              5 |         1.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[4]_i_1_n_0                                                                                                                                  | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                   |                1 |              5 |         5.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                       | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                          |                1 |              5 |         5.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                3 |              6 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                              | sobel_design_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                       | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |         7.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                                            | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                              |                3 |              7 |         2.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_171_in                                                                                                                        | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                              | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              7 |         3.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                           |                                                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                       | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |         7.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                  | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                  | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                 | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                  | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                 | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                                 | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                   |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                   | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                              |                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                  |                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                      | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                                      | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                         |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                        |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                   | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                3 |              8 |         2.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                         |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                              | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                1 |              8 |         8.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                  | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                  | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                 | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                            | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                          |                                                                                                                                                                                                                                                |                1 |              9 |         9.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                      |                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              9 |         3.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                                      | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |              9 |         2.25 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                     | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg[0]                    |                4 |              9 |         2.25 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |         4.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                          | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                3 |             10 |         3.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]        |                2 |             10 |         5.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                2 |             10 |         5.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                   | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                            |                4 |             10 |         2.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                6 |             10 |         1.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                2 |             10 |         5.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                2 |             10 |         5.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]        |                3 |             10 |         3.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                    |                2 |             10 |         5.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                3 |             11 |         3.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                           | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                3 |             12 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                3 |             12 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             12 |         3.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]        |                3 |             12 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                3 |             12 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                   |                7 |             13 |         1.86 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                       | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                5 |             13 |         2.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_0[0]                                                                                         | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                        |                5 |             13 |         2.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                      | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                6 |             13 |         2.17 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                                      | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                6 |             13 |         2.17 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                            | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                     |                2 |             14 |         7.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             14 |         2.80 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                            | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             14 |         3.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                  | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |             14 |         4.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             15 |         3.75 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             15 |         3.75 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                7 |             15 |         2.14 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                              | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             15 |         3.75 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[604][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[616][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[605][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[617][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[593][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[600][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[606][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[590][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[5][7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[59][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[607][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[599][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[609][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[610][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[614][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[597][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[615][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[595][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[598][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[601][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[594][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[592][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[58][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[591][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[603][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[589][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[60][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[602][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[596][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[612][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[611][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[102][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[103][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[106][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[10][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[100][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[0][7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[101][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[104][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[105][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[107][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[109][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[110][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[111][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[108][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[112][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[113][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[114][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[137][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[12][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[142][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[14][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[158][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[159][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[162][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[118][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[163][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[123][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[129][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[161][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[150][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[166][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[160][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               15 |             16 |         1.07 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[121][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[165][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[167][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[168][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[169][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[128][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[141][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[144][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[147][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[152][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[134][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[126][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[135][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[11][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[115][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[125][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[130][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[138][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[148][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[116][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[127][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[117][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[131][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[122][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[13][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[140][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[146][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[139][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[149][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[151][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[155][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[156][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[15][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[124][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[119][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[120][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[143][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[145][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[133][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[154][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[153][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[157][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[132][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[136][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[20][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[175][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[19][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[201][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[213][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[214][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[211][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[203][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[215][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[216][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[173][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[198][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[217][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[179][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[218][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[219][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[21][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[220][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[221][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[222][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[223][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[224][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[16][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[225][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[171][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[181][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[183][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[17][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[186][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[187][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[18][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[188][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[195][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[176][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[172][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[180][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[204][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[206][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[196][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[192][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[193][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[200][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[205][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[199][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[208][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[170][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[194][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[202][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[209][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[212][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[197][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[178][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[191][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[182][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[1][7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[207][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[210][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[177][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[184][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[189][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[185][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[190][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[174][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[276][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[237][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[277][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[247][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[232][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[261][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[267][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[244][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[278][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[279][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[27][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[280][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[251][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[274][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[281][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[282][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[22][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[253][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[245][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[254][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[262][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[258][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[23][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[268][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[240][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[260][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[270][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[271][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[241][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[238][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[250][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[275][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[231][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[256][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[227][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[230][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[235][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[229][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[234][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[242][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[236][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[24][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[226][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[257][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[259][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[25][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[263][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[233][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[264][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[265][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[228][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[249][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[243][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[248][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[255][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[266][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[26][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[269][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[272][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[239][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[246][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[252][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[273][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[329][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[323][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[32][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[330][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[332][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[333][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[322][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[335][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[308][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[299][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[305][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[328][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[336][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[337][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[317][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[338][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[298][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[301][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[331][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[303][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[289][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[296][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[334][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[339][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[286][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[288][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[290][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[295][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[306][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[313][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[319][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[327][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[283][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[284][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[304][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[310][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[311][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[287][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[28][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[291][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[285][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[292][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[29][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[2][7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[293][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[302][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[307][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[316][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[31][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[320][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[300][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[309][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[314][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[312][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[315][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[321][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[294][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[324][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[30][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[325][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[318][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[297][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[326][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[357][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[397][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[351][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[345][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[344][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[353][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[379][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[380][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[381][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[376][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[368][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[375][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[356][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[378][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[346][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[365][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[364][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[349][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[377][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[383][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[370][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[358][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[391][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[392][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[394][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[347][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[33][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[354][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[35][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[341][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[36][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[373][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[393][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[360][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[367][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[388][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[342][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[343][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[382][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[362][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[37][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[352][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[348][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[355][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[369][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[350][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[372][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[374][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[387][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[371][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[359][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[389][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[38][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[390][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[34][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[366][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[385][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[361][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[384][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[340][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[386][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[395][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[363][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[396][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[418][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[438][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[401][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[420][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[441][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[405][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[447][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[451][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[410][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[44][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[41][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[454][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[417][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[424][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[402][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[406][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[411][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[412][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[425][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[428][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[448][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[450][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[398][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[439][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[400][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[42][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[407][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[413][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[421][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[419][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[423][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[430][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[440][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[444][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[399][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[3][7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[429][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[434][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[40][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[408][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[432][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[436][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[445][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[449][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[452][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[422][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[443][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[453][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[43][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[427][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[431][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[409][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[416][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[415][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[426][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[433][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[435][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[442][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[437][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[404][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[446][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[39][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[403][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[414][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[505][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[507][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[466][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[472][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[479][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[488][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[497][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[500][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[508][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[509][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[50][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[510][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[458][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[480][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[485][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[481][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[475][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[491][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[494][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[498][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[499][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[504][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[506][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[470][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[473][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[468][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[465][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[477][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[457][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[469][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[46][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[47][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[482][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[455][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[483][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[484][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[456][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[459][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[463][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[45][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[471][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[486][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[478][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[460][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[487][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[489][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[464][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[48][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[462][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[490][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[461][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[476][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[492][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[493][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[474][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[495][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[496][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[49][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[4][7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[467][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[501][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[502][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[503][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[525][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[547][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[546][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[548][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[549][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[560][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[518][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[54][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[556][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[562][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[563][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[565][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[515][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[529][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[545][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[528][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[512][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[551][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[559][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[514][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[523][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[533][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[561][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[517][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[53][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[552][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[564][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[566][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[516][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[519][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[52][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[531][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[524][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[521][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[522][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[530][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[532][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[534][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[536][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[537][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[538][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[527][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[51][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[520][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[539][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[540][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[550][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[553][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[511][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[535][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[554][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[541][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[555][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[557][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[558][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[55][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[567][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[542][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[513][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[526][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[543][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[576][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[582][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[573][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[579][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[583][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[568][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[584][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[581][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[56][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[586][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[572][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[575][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[569][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[587][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[57][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[585][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[574][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[570][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[577][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[578][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[580][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[571][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[544][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[624][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                   | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                2 |             16 |         8.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                   | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                5 |             16 |         3.20 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                |                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[633][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[635][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[628][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[629][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[64][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[66][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[67][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[618][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[68][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[619][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[621][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[65][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[70][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[72][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[630][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[634][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[631][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[637][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[164][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[638][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[63][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[625][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[62][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[71][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[639][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[69][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[6][7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[626][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[622][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[73][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[74][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[75][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[627][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[61][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                                | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[636][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[623][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[632][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[620][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[79][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[95][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[85][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[89][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[96][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[9][7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[7][7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[84][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[88][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[98][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[99][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[90][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[77][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[83][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[91][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[8][7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[93][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[80][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[86][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[87][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[94][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[81][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[92][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[76][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[82][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[97][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[78][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[588][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[608][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/sobel_ip_0/inst/top_inst/u_ram/mem_1[613][7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                              | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                        |                3 |             18 |         6.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                |                4 |             19 |         4.75 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                |                4 |             19 |         4.75 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                |                7 |             19 |         2.71 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                |                6 |             22 |         3.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                |                6 |             22 |         3.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                |               10 |             23 |         2.30 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                |                4 |             24 |         6.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                          | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                            | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             25 |         6.25 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                            |                7 |             25 |         3.57 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                      | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                6 |             26 |         4.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                              | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             26 |         6.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                                                      | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                8 |             26 |         3.25 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                5 |             27 |         5.40 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               11 |             28 |         2.55 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                |                3 |             28 |         9.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                |                5 |             28 |         5.60 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                |                3 |             29 |         9.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                |                7 |             29 |         4.14 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                      |                                                                                                                                                                                                                                                |                2 |             29 |        14.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                |                3 |             29 |         9.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                              | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                6 |             31 |         5.17 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                6 |             31 |         5.17 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                         | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |               10 |             32 |         3.20 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                    |                                                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                      |               18 |             32 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                       | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               12 |             32 |         2.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                        |                                                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                      |               17 |             32 |         1.88 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                      |               18 |             32 |         1.78 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                      |               17 |             32 |         1.88 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                       | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |               10 |             32 |         3.20 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |               10 |             33 |         3.30 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                |                7 |             33 |         4.71 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                            | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               10 |             33 |         3.30 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0[0]                                          | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                          |                4 |             33 |         8.25 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                        | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |                9 |             33 |         3.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                |                7 |             33 |         4.71 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                         | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |               10 |             33 |         3.30 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                |                3 |             34 |        11.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                |                3 |             34 |        11.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                              | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                |               11 |             35 |         3.18 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                  | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                    |                7 |             36 |         5.14 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                |                9 |             36 |         4.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                        |                8 |             39 |         4.88 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                  |                                                                                                                                                                                                                                                |                3 |             39 |        13.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                  |                                                                                                                                                                                                                                                |                3 |             40 |        13.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                |               13 |             40 |         3.08 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                   |               10 |             41 |         4.10 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                |               10 |             41 |         4.10 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                               | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                7 |             41 |         5.86 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                       | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |                7 |             41 |         5.86 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                   | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                7 |             41 |         5.86 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                               | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                5 |             42 |         8.40 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                8 |             42 |         5.25 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                         | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                4 |             43 |        10.75 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                   |                8 |             44 |         5.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                |               16 |             46 |         2.88 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               21 |             49 |         2.33 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                              | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr0    |                8 |             52 |         6.50 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               17 |             58 |         3.41 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                                 | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                        |               12 |             59 |         4.92 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                              | sobel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                9 |             59 |         6.56 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                9 |             60 |         6.67 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                     | sobel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               12 |             60 |         5.00 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               19 |             68 |         3.58 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                              |                                                                                                                                                                                                                                                |               29 |            131 |         4.52 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                |               31 |            131 |         4.23 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]_0[0]                                                                                                                          |                                                                                                                                                                                                                                                |               26 |            131 |         5.04 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | sobel_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                |               27 |            131 |         4.85 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |               88 |            238 |         2.70 |
|  sobel_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | sobel_design_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               81 |            299 |         3.69 |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


