###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov  6 02:24:05 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_wdata [2] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.681
= Slack Time                   -2.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------+ 
     |    Instance     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |                               |         |       |       |  Time   |   Time   | 
     |-----------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                 | \m_r_dch.RID [0] v            |         | 0.000 |       |   0.600 |   -1.631 | 
     | axi_master/U431 | B v -> Y ^                    | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.572 | 
     | axi_master/U430 | C ^ -> Y v                    | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.491 | 
     | axi_master/U429 | C v -> Y ^                    | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.412 | 
     | axi_master/U412 | A ^ -> Y ^                    | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.983 | 
     | axi_master/U400 | A ^ -> Y v                    | INVX1   | 2.422 | 2.496 |   3.744 |    1.513 | 
     | axi_master/U555 | B v -> Y ^                    | NAND2X1 | 0.285 | 0.459 |   4.203 |    1.972 | 
     | axi_master/U554 | C ^ -> Y v                    | OAI21X1 | 0.169 | 0.127 |   4.329 |    2.099 | 
     | axi_master/U424 | B v -> Y ^                    | NOR2X1  | 0.401 | 0.337 |   4.666 |    2.435 | 
     |                 | \memif_pcfifo1.f0_wdata [2] ^ |         | 0.401 | 0.015 |   4.681 |    2.450 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_wdata [15] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.434
= Slack Time                   -1.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------+ 
     |    Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |                                |         |       |       |  Time   |   Time   | 
     |-----------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                 | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.384 | 
     | axi_master/U431 | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.325 | 
     | axi_master/U430 | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.244 | 
     | axi_master/U429 | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.165 | 
     | axi_master/U412 | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.736 | 
     | axi_master/U400 | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.760 | 
     | axi_master/U445 | S v -> Y v                     | MUX2X1  | 0.199 | 0.684 |   4.427 |    2.444 | 
     |                 | \memif_pcfifo1.f0_wdata [15] v |         | 0.199 | 0.006 |   4.434 |    2.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [45] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.414
= Slack Time                   -1.964
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.364 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.306 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.224 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.145 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.716 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.780 | 
     | axi_master/U2900 | S v -> Y v                     | MUX2X1  | 0.191 | 0.668 |   4.411 |    2.447 | 
     |                  | \memif_pdfifo1.f0_wdata [45] v |         | 0.191 | 0.003 |   4.414 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [50] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.410
= Slack Time                   -1.960
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.360 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.302 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.220 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.141 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.712 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.784 | 
     | axi_master/U2910 | S v -> Y v                     | MUX2X1  | 0.191 | 0.663 |   4.407 |    2.447 | 
     |                  | \memif_pdfifo1.f0_wdata [50] v |         | 0.191 | 0.003 |   4.410 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [60] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.409
= Slack Time                   -1.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.359 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.301 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.220 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.140 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.711 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.784 | 
     | axi_master/U2930 | S v -> Y v                     | MUX2X1  | 0.200 | 0.661 |   4.405 |    2.446 | 
     |                  | \memif_pdfifo1.f0_wdata [60] v |         | 0.200 | 0.004 |   4.409 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [62] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.409
= Slack Time                   -1.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.359 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.301 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.219 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.140 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.711 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.785 | 
     | axi_master/U2934 | S v -> Y v                     | MUX2X1  | 0.183 | 0.662 |   4.405 |    2.446 | 
     |                  | \memif_pdfifo1.f0_wdata [62] v |         | 0.183 | 0.004 |   4.409 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [59] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.406
= Slack Time                   -1.956
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.356 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.298 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.217 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.137 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.708 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.787 | 
     | axi_master/U2928 | S v -> Y v                     | MUX2X1  | 0.219 | 0.656 |   4.399 |    2.443 | 
     |                  | \memif_pdfifo1.f0_wdata [59] v |         | 0.219 | 0.007 |   4.406 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [44] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.406
= Slack Time                   -1.956
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.356 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.298 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.217 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.137 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.708 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.787 | 
     | axi_master/U2898 | S v -> Y v                     | MUX2X1  | 0.188 | 0.659 |   4.402 |    2.446 | 
     |                  | \memif_pdfifo1.f0_wdata [44] v |         | 0.188 | 0.004 |   4.406 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [53] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.404
= Slack Time                   -1.954
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.354 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.296 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.214 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.135 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.706 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.790 | 
     | axi_master/U2916 | S v -> Y v                     | MUX2X1  | 0.192 | 0.657 |   4.401 |    2.447 | 
     |                  | \memif_pdfifo1.f0_wdata [53] v |         | 0.192 | 0.003 |   4.404 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [25] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.403
= Slack Time                   -1.953
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.353 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.295 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.214 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.134 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.705 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.790 | 
     | axi_master/U2860 | S v -> Y v                     | MUX2X1  | 0.248 | 0.652 |   4.396 |    2.442 | 
     |                  | \memif_pdfifo1.f0_wdata [25] v |         | 0.248 | 0.008 |   4.403 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [55] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.403
= Slack Time                   -1.953
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.353 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.294 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.213 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.134 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.705 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.791 | 
     | axi_master/U2920 | S v -> Y v                     | MUX2X1  | 0.212 | 0.652 |   4.395 |    2.442 | 
     |                  | \memif_pdfifo1.f0_wdata [55] v |         | 0.212 | 0.008 |   4.403 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [61] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.401
= Slack Time                   -1.951
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.351 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.293 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.212 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.132 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.703 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.792 | 
     | axi_master/U2932 | S v -> Y v                     | MUX2X1  | 0.205 | 0.655 |   4.398 |    2.447 | 
     |                  | \memif_pdfifo1.f0_wdata [61] v |         | 0.205 | 0.003 |   4.401 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [40] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.401
= Slack Time                   -1.951
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.351 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.293 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.211 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.132 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.703 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.793 | 
     | axi_master/U2890 | S v -> Y v                     | MUX2X1  | 0.190 | 0.655 |   4.399 |    2.448 | 
     |                  | \memif_pdfifo1.f0_wdata [40] v |         | 0.190 | 0.002 |   4.401 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [49] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.401
= Slack Time                   -1.951
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.351 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.292 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.211 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.132 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.703 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.793 | 
     | axi_master/U2908 | S v -> Y v                     | MUX2X1  | 0.185 | 0.655 |   4.398 |    2.448 | 
     |                  | \memif_pdfifo1.f0_wdata [49] v |         | 0.185 | 0.002 |   4.401 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [43] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.400
= Slack Time                   -1.950
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.350 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.291 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.210 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.131 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.702 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.794 | 
     | axi_master/U2896 | S v -> Y v                     | MUX2X1  | 0.185 | 0.653 |   4.397 |    2.447 | 
     |                  | \memif_pdfifo1.f0_wdata [43] v |         | 0.185 | 0.003 |   4.400 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [58] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.399
= Slack Time                   -1.949
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.349 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.291 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.210 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.130 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.701 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.794 | 
     | axi_master/U2926 | S v -> Y v                     | MUX2X1  | 0.226 | 0.648 |   4.391 |    2.442 | 
     |                  | \memif_pdfifo1.f0_wdata [58] v |         | 0.226 | 0.008 |   4.399 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [47] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.399
= Slack Time                   -1.949
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.349 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.290 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.209 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.130 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.701 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.795 | 
     | axi_master/U2904 | S v -> Y v                     | MUX2X1  | 0.189 | 0.652 |   4.396 |    2.447 | 
     |                  | \memif_pdfifo1.f0_wdata [47] v |         | 0.189 | 0.003 |   4.399 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [48] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.397
= Slack Time                   -1.947
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.347 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.289 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.208 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.128 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.699 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.796 | 
     | axi_master/U2906 | S v -> Y v                     | MUX2X1  | 0.179 | 0.652 |   4.396 |    2.448 | 
     |                  | \memif_pdfifo1.f0_wdata [48] v |         | 0.179 | 0.002 |   4.397 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [57] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.397
= Slack Time                   -1.947
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.347 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.289 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.207 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.128 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.699 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.797 | 
     | axi_master/U2924 | S v -> Y v                     | MUX2X1  | 0.183 | 0.651 |   4.394 |    2.447 | 
     |                  | \memif_pdfifo1.f0_wdata [57] v |         | 0.183 | 0.003 |   4.397 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [42] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.396
= Slack Time                   -1.946
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.346 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.287 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.206 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.127 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.698 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.798 | 
     | axi_master/U2894 | S v -> Y v                     | MUX2X1  | 0.212 | 0.648 |   4.392 |    2.446 | 
     |                  | \memif_pdfifo1.f0_wdata [42] v |         | 0.212 | 0.004 |   4.396 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [56] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.395
= Slack Time                   -1.945
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.345 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.287 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.206 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.126 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.697 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.798 | 
     | axi_master/U2922 | S v -> Y v                     | MUX2X1  | 0.217 | 0.644 |   4.387 |    2.442 | 
     |                  | \memif_pdfifo1.f0_wdata [56] v |         | 0.217 | 0.008 |   4.395 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [39] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.395
= Slack Time                   -1.945
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.345 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.287 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.205 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.126 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.697 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.798 | 
     | axi_master/U2888 | S v -> Y v                     | MUX2X1  | 0.181 | 0.650 |   4.393 |    2.448 | 
     |                  | \memif_pdfifo1.f0_wdata [39] v |         | 0.181 | 0.002 |   4.395 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [63] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.393
= Slack Time                   -1.943
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.343 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.285 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.204 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.124 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.695 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.800 | 
     | axi_master/U2936 | S v -> Y v                     | MUX2X1  | 0.219 | 0.642 |   4.385 |    2.442 | 
     |                  | \memif_pdfifo1.f0_wdata [63] v |         | 0.219 | 0.008 |   4.393 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [46] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.393
= Slack Time                   -1.943
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.343 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.285 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.203 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.124 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.695 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.800 | 
     | axi_master/U2902 | S v -> Y v                     | MUX2X1  | 0.176 | 0.648 |   4.391 |    2.448 | 
     |                  | \memif_pdfifo1.f0_wdata [46] v |         | 0.176 | 0.002 |   4.393 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [41] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.392
= Slack Time                   -1.942
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.342 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.284 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.203 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.123 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.694 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.801 | 
     | axi_master/U2892 | S v -> Y v                     | MUX2X1  | 0.183 | 0.646 |   4.390 |    2.447 | 
     |                  | \memif_pdfifo1.f0_wdata [41] v |         | 0.183 | 0.003 |   4.392 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [26] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.392
= Slack Time                   -1.942
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.342 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.284 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.203 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.123 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.694 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.801 | 
     | axi_master/U2862 | S v -> Y v                     | MUX2X1  | 0.248 | 0.640 |   4.384 |    2.441 | 
     |                  | \memif_pdfifo1.f0_wdata [26] v |         | 0.248 | 0.009 |   4.392 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [54] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.392
= Slack Time                   -1.942
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.342 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.283 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.202 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.123 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.694 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.802 | 
     | axi_master/U2918 | S v -> Y v                     | MUX2X1  | 0.214 | 0.643 |   4.387 |    2.445 | 
     |                  | \memif_pdfifo1.f0_wdata [54] v |         | 0.214 | 0.005 |   4.392 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [52] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.391
= Slack Time                   -1.941
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.341 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.283 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.201 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.122 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.693 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.803 | 
     | axi_master/U2914 | S v -> Y v                     | MUX2X1  | 0.177 | 0.645 |   4.389 |    2.448 | 
     |                  | \memif_pdfifo1.f0_wdata [52] v |         | 0.177 | 0.002 |   4.391 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [11] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.378
= Slack Time                   -1.928
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.328 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.270 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.188 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.109 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.680 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.815 | 
     | axi_master/U2832 | S v -> Y v                     | MUX2X1  | 0.261 | 0.626 |   4.370 |    2.441 | 
     |                  | \memif_pdfifo1.f0_wdata [11] v |         | 0.261 | 0.009 |   4.378 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [51] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.377
= Slack Time                   -1.927
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.327 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.269 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.188 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.108 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.679 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.816 | 
     | axi_master/U2912 | S v -> Y v                     | MUX2X1  | 0.217 | 0.631 |   4.374 |    2.447 | 
     |                  | \memif_pdfifo1.f0_wdata [51] v |         | 0.217 | 0.003 |   4.377 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [17] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.377
= Slack Time                   -1.927
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.327 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.269 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.187 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.108 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.679 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.817 | 
     | axi_master/U2844 | S v -> Y v                     | MUX2X1  | 0.244 | 0.624 |   4.368 |    2.441 | 
     |                  | \memif_pdfifo1.f0_wdata [17] v |         | 0.244 | 0.009 |   4.377 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [24] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.372
= Slack Time                   -1.922
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.322 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.263 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.182 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.103 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.674 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.822 | 
     | axi_master/U2858 | S v -> Y v                     | MUX2X1  | 0.262 | 0.619 |   4.363 |    2.441 | 
     |                  | \memif_pdfifo1.f0_wdata [24] v |         | 0.262 | 0.009 |   4.372 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [18] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.370
= Slack Time                   -1.920
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.320 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.261 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.180 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.101 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.672 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.824 | 
     | axi_master/U2846 | S v -> Y v                     | MUX2X1  | 0.253 | 0.618 |   4.361 |    2.442 | 
     |                  | \memif_pdfifo1.f0_wdata [18] v |         | 0.253 | 0.008 |   4.370 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [22] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.369
= Slack Time                   -1.919
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.319 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.260 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.179 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.100 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.671 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.825 | 
     | axi_master/U2854 | S v -> Y v                     | MUX2X1  | 0.237 | 0.618 |   4.361 |    2.443 | 
     |                  | \memif_pdfifo1.f0_wdata [22] v |         | 0.237 | 0.007 |   4.369 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [21] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.367
= Slack Time                   -1.917
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.317 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.259 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.177 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.098 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.669 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.827 | 
     | axi_master/U2852 | S v -> Y v                     | MUX2X1  | 0.254 | 0.616 |   4.359 |    2.442 | 
     |                  | \memif_pdfifo1.f0_wdata [21] v |         | 0.254 | 0.008 |   4.367 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [19] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.367
= Slack Time                   -1.917
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.317 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.258 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.177 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.098 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.669 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.827 | 
     | axi_master/U2848 | S v -> Y v                     | MUX2X1  | 0.248 | 0.615 |   4.359 |    2.442 | 
     |                  | \memif_pdfifo1.f0_wdata [19] v |         | 0.248 | 0.008 |   4.367 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [20] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.366
= Slack Time                   -1.916
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.316 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.258 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.176 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.097 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.668 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.828 | 
     | axi_master/U2850 | S v -> Y v                     | MUX2X1  | 0.237 | 0.615 |   4.358 |    2.442 | 
     |                  | \memif_pdfifo1.f0_wdata [20] v |         | 0.237 | 0.008 |   4.366 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [16] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.365
= Slack Time                   -1.914
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.315 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.256 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.175 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.095 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.666 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.829 | 
     | axi_master/U2842 | S v -> Y v                     | MUX2X1  | 0.236 | 0.614 |   4.358 |    2.443 | 
     |                  | \memif_pdfifo1.f0_wdata [16] v |         | 0.236 | 0.007 |   4.365 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [12] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.359
= Slack Time                   -1.909
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.309 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.251 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.170 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.090 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.661 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.834 | 
     | axi_master/U2834 | S v -> Y v                     | MUX2X1  | 0.244 | 0.608 |   4.351 |    2.442 | 
     |                  | \memif_pdfifo1.f0_wdata [12] v |         | 0.244 | 0.008 |   4.359 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [4] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.359
= Slack Time                   -1.909
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                               |         |       |       |  Time   |   Time   | 
     |------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v            |         | 0.000 |       |   0.600 |   -1.309 | 
     | axi_master/U431  | B v -> Y ^                    | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.251 | 
     | axi_master/U430  | C ^ -> Y v                    | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.169 | 
     | axi_master/U429  | C v -> Y ^                    | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.090 | 
     | axi_master/U412  | A ^ -> Y ^                    | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.661 | 
     | axi_master/U400  | A ^ -> Y v                    | INVX1   | 2.422 | 2.496 |   3.744 |    1.834 | 
     | axi_master/U2818 | S v -> Y v                    | MUX2X1  | 0.260 | 0.606 |   4.349 |    2.440 | 
     |                  | \memif_pdfifo1.f0_wdata [4] v |         | 0.260 | 0.010 |   4.359 |    2.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [23] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.359
= Slack Time                   -1.909
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.309 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.251 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.169 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.090 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.661 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.835 | 
     | axi_master/U2856 | S v -> Y v                     | MUX2X1  | 0.231 | 0.608 |   4.352 |    2.443 | 
     |                  | \memif_pdfifo1.f0_wdata [23] v |         | 0.231 | 0.007 |   4.359 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [15] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.358
= Slack Time                   -1.908
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.308 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.250 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.169 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.089 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.660 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.835 | 
     | axi_master/U2840 | S v -> Y v                     | MUX2X1  | 0.287 | 0.606 |   4.350 |    2.441 | 
     |                  | \memif_pdfifo1.f0_wdata [15] v |         | 0.287 | 0.009 |   4.358 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [10] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.356
= Slack Time                   -1.906
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.306 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.248 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.167 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.087 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.658 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.837 | 
     | axi_master/U2830 | S v -> Y v                     | MUX2X1  | 0.260 | 0.605 |   4.348 |    2.442 | 
     |                  | \memif_pdfifo1.f0_wdata [10] v |         | 0.260 | 0.008 |   4.356 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [8] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.356
= Slack Time                   -1.906
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                               |         |       |       |  Time   |   Time   | 
     |------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v            |         | 0.000 |       |   0.600 |   -1.306 | 
     | axi_master/U431  | B v -> Y ^                    | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.248 | 
     | axi_master/U430  | C ^ -> Y v                    | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.166 | 
     | axi_master/U429  | C v -> Y ^                    | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.087 | 
     | axi_master/U412  | A ^ -> Y ^                    | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.658 | 
     | axi_master/U400  | A ^ -> Y v                    | INVX1   | 2.422 | 2.496 |   3.744 |    1.838 | 
     | axi_master/U2826 | S v -> Y v                    | MUX2X1  | 0.268 | 0.605 |   4.348 |    2.442 | 
     |                  | \memif_pdfifo1.f0_wdata [8] v |         | 0.268 | 0.008 |   4.356 |    2.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [5] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.356
= Slack Time                   -1.906
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                               |         |       |       |  Time   |   Time   | 
     |------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v            |         | 0.000 |       |   0.600 |   -1.306 | 
     | axi_master/U431  | B v -> Y ^                    | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.248 | 
     | axi_master/U430  | C ^ -> Y v                    | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.166 | 
     | axi_master/U429  | C v -> Y ^                    | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.087 | 
     | axi_master/U412  | A ^ -> Y ^                    | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.658 | 
     | axi_master/U400  | A ^ -> Y v                    | INVX1   | 2.422 | 2.496 |   3.744 |    1.838 | 
     | axi_master/U2820 | S v -> Y v                    | MUX2X1  | 0.262 | 0.604 |   4.348 |    2.442 | 
     |                  | \memif_pdfifo1.f0_wdata [5] v |         | 0.262 | 0.008 |   4.356 |    2.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [9] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.354
= Slack Time                   -1.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                               |         |       |       |  Time   |   Time   | 
     |------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v            |         | 0.000 |       |   0.600 |   -1.304 | 
     | axi_master/U431  | B v -> Y ^                    | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.246 | 
     | axi_master/U430  | C ^ -> Y v                    | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.165 | 
     | axi_master/U429  | C v -> Y ^                    | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.085 | 
     | axi_master/U412  | A ^ -> Y ^                    | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.656 | 
     | axi_master/U400  | A ^ -> Y v                    | INVX1   | 2.422 | 2.496 |   3.744 |    1.839 | 
     | axi_master/U2828 | S v -> Y v                    | MUX2X1  | 0.284 | 0.601 |   4.345 |    2.441 | 
     |                  | \memif_pdfifo1.f0_wdata [9] v |         | 0.284 | 0.010 |   4.354 |    2.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [13] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.346
= Slack Time                   -1.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.296 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.238 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.157 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.077 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.648 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.847 | 
     | axi_master/U2836 | S v -> Y v                     | MUX2X1  | 0.256 | 0.595 |   4.338 |    2.442 | 
     |                  | \memif_pdfifo1.f0_wdata [13] v |         | 0.256 | 0.008 |   4.346 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [6] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.346
= Slack Time                   -1.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                               |         |       |       |  Time   |   Time   | 
     |------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v            |         | 0.000 |       |   0.600 |   -1.296 | 
     | axi_master/U431  | B v -> Y ^                    | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.237 | 
     | axi_master/U430  | C ^ -> Y v                    | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.156 | 
     | axi_master/U429  | C v -> Y ^                    | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.077 | 
     | axi_master/U412  | A ^ -> Y ^                    | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.648 | 
     | axi_master/U400  | A ^ -> Y v                    | INVX1   | 2.422 | 2.496 |   3.744 |    1.848 | 
     | axi_master/U2822 | S v -> Y v                    | MUX2X1  | 0.251 | 0.598 |   4.341 |    2.446 | 
     |                  | \memif_pdfifo1.f0_wdata [6] v |         | 0.251 | 0.004 |   4.346 |    2.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [14] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.345
= Slack Time                   -1.895
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                                |         |       |       |  Time   |   Time   | 
     |------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v             |         | 0.000 |       |   0.600 |   -1.295 | 
     | axi_master/U431  | B v -> Y ^                     | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.237 | 
     | axi_master/U430  | C ^ -> Y v                     | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.156 | 
     | axi_master/U429  | C v -> Y ^                     | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.076 | 
     | axi_master/U412  | A ^ -> Y ^                     | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.647 | 
     | axi_master/U400  | A ^ -> Y v                     | INVX1   | 2.422 | 2.496 |   3.744 |    1.848 | 
     | axi_master/U2838 | S v -> Y v                     | MUX2X1  | 0.268 | 0.594 |   4.337 |    2.442 | 
     |                  | \memif_pdfifo1.f0_wdata [14] v |         | 0.268 | 0.008 |   4.345 |    2.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [7] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.344
= Slack Time                   -1.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------+ 
     |     Instance     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |                               |         |       |       |  Time   |   Time   | 
     |------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                  | \m_r_dch.RID [0] v            |         | 0.000 |       |   0.600 |   -1.294 | 
     | axi_master/U431  | B v -> Y ^                    | NAND2X1 | 0.084 | 0.058 |   0.658 |   -1.236 | 
     | axi_master/U430  | C ^ -> Y v                    | NOR3X1  | 0.084 | 0.081 |   0.740 |   -1.154 | 
     | axi_master/U429  | C v -> Y ^                    | NAND3X1 | 0.086 | 0.079 |   0.819 |   -1.075 | 
     | axi_master/U412  | A ^ -> Y ^                    | OR2X2   | 0.592 | 0.429 |   1.248 |   -0.646 | 
     | axi_master/U400  | A ^ -> Y v                    | INVX1   | 2.422 | 2.496 |   3.744 |    1.850 | 
     | axi_master/U2824 | S v -> Y v                    | MUX2X1  | 0.259 | 0.597 |   4.340 |    2.446 | 
     |                  | \memif_pdfifo1.f0_wdata [7] v |         | 0.259 | 0.004 |   4.344 |    2.450 | 
     +-------------------------------------------------------------------------------------------------+ 

