;chisel3.BuildInfo$@2b6a0ea9
circuit WSSysIn_Input : 
  module ram_sdp_1024x256 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<256>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<256>}
    
    smem buf : UInt<256>[1024], undefined @[systolic_base.scala 70:24]
    when io.wr_en : @[systolic_base.scala 71:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 71:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 74:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 74:14]
    
  module ram_sdp_1024x256_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<256>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<256>}
    
    smem buf : UInt<256>[1024], undefined @[systolic_base.scala 70:24]
    when io.wr_en : @[systolic_base.scala 71:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 71:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 74:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 74:14]
    
  module ram_sdp_1024x256_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<256>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<256>}
    
    smem buf : UInt<256>[1024], undefined @[systolic_base.scala 70:24]
    when io.wr_en : @[systolic_base.scala 71:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 71:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 74:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 74:14]
    
  module ram_sdp_1024x256_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<256>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<256>}
    
    smem buf : UInt<256>[1024], undefined @[systolic_base.scala 70:24]
    when io.wr_en : @[systolic_base.scala 71:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 71:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 74:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 74:14]
    
  module ram_sdp_1024x256_4 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<256>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<256>}
    
    smem buf : UInt<256>[1024], undefined @[systolic_base.scala 70:24]
    when io.wr_en : @[systolic_base.scala 71:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 71:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 74:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 74:14]
    
  module ram_sdp_1024x256_5 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<256>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<256>}
    
    smem buf : UInt<256>[1024], undefined @[systolic_base.scala 70:24]
    when io.wr_en : @[systolic_base.scala 71:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 71:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 74:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 74:14]
    
  module ram_sdp_1024x256_6 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<256>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<256>}
    
    smem buf : UInt<256>[1024], undefined @[systolic_base.scala 70:24]
    when io.wr_en : @[systolic_base.scala 71:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 71:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 74:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 74:14]
    
  module ram_sdp_1024x256_7 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<256>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<256>}
    
    smem buf : UInt<256>[1024], undefined @[systolic_base.scala 70:24]
    when io.wr_en : @[systolic_base.scala 71:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 71:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 74:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 74:14]
    
  module WSSysIn_Input : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in_inst : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, flip out_inst : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, flip config : {in_w : UInt<10>, ks : UInt<10>, out_w : UInt<10>, stride : UInt<10>}, flip data_in : {flip ready : UInt<1>, valid : UInt<1>, bits : {valid : UInt<1>, bits : UInt<256>}[8]}, data_out : {flip ready : UInt<1>, valid : UInt<1>, bits : {valid : UInt<1>, bits : UInt<256>}[8]}}
    
    node _T = bits(reset, 0, 0) @[systolic_base.scala 290:9]
    node _T_1 = eq(_T, UInt<1>("h00")) @[systolic_base.scala 290:9]
    when _T_1 : @[systolic_base.scala 290:9]
      printf(clock, UInt<1>(1), "WSSysIn_Input: IO.in_inst is AnonymousBundle(in_inst -> DecoupledIO(ready -> %d, valid -> %d, bits -> BufIDInst(id -> %d)), out_inst -> DecoupledIO(ready -> %d, valid -> %d, bits -> BufIDInst(id -> %d)), config -> ConvConfig(in_w -> %d, ks -> %d, out_w -> %d, stride -> %d), data_in -> DecoupledIO(ready -> %d, valid -> %d, bits -> Vec(Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d))), data_out -> DecoupledIO(ready -> %d, valid -> %d, bits -> Vec(Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d)))) \n", io.in_inst.ready, io.in_inst.valid, io.in_inst.bits.id, io.out_inst.ready, io.out_inst.valid, io.out_inst.bits.id, io.config.in_w, io.config.ks, io.config.out_w, io.config.stride, io.data_in.ready, io.data_in.valid, io.data_in.bits[0].valid, io.data_in.bits[0].bits, io.data_in.bits[1].valid, io.data_in.bits[1].bits, io.data_in.bits[2].valid, io.data_in.bits[2].bits, io.data_in.bits[3].valid, io.data_in.bits[3].bits, io.data_in.bits[4].valid, io.data_in.bits[4].bits, io.data_in.bits[5].valid, io.data_in.bits[5].bits, io.data_in.bits[6].valid, io.data_in.bits[6].bits, io.data_in.bits[7].valid, io.data_in.bits[7].bits, io.data_out.ready, io.data_out.valid, io.data_out.bits[0].valid, io.data_out.bits[0].bits, io.data_out.bits[1].valid, io.data_out.bits[1].bits, io.data_out.bits[2].valid, io.data_out.bits[2].bits, io.data_out.bits[3].valid, io.data_out.bits[3].bits, io.data_out.bits[4].valid, io.data_out.bits[4].bits, io.data_out.bits[5].valid, io.data_out.bits[5].bits, io.data_out.bits[6].valid, io.data_out.bits[6].bits, io.data_out.bits[7].valid, io.data_out.bits[7].bits) @[systolic_base.scala 290:9]
      skip @[systolic_base.scala 290:9]
    inst ram_sdp_1024x256 of ram_sdp_1024x256 @[systolic_base.scala 294:11]
    ram_sdp_1024x256.clock <= clock
    ram_sdp_1024x256.reset <= reset
    inst ram_sdp_1024x256_1 of ram_sdp_1024x256_1 @[systolic_base.scala 294:11]
    ram_sdp_1024x256_1.clock <= clock
    ram_sdp_1024x256_1.reset <= reset
    inst ram_sdp_1024x256_2 of ram_sdp_1024x256_2 @[systolic_base.scala 294:11]
    ram_sdp_1024x256_2.clock <= clock
    ram_sdp_1024x256_2.reset <= reset
    inst ram_sdp_1024x256_3 of ram_sdp_1024x256_3 @[systolic_base.scala 294:11]
    ram_sdp_1024x256_3.clock <= clock
    ram_sdp_1024x256_3.reset <= reset
    inst ram_sdp_1024x256_4 of ram_sdp_1024x256_4 @[systolic_base.scala 294:11]
    ram_sdp_1024x256_4.clock <= clock
    ram_sdp_1024x256_4.reset <= reset
    inst ram_sdp_1024x256_5 of ram_sdp_1024x256_5 @[systolic_base.scala 294:11]
    ram_sdp_1024x256_5.clock <= clock
    ram_sdp_1024x256_5.reset <= reset
    inst ram_sdp_1024x256_6 of ram_sdp_1024x256_6 @[systolic_base.scala 294:11]
    ram_sdp_1024x256_6.clock <= clock
    ram_sdp_1024x256_6.reset <= reset
    inst ram_sdp_1024x256_7 of ram_sdp_1024x256_7 @[systolic_base.scala 294:11]
    ram_sdp_1024x256_7.clock <= clock
    ram_sdp_1024x256_7.reset <= reset
    wire _in_addr_WIRE : UInt<10>[8] @[systolic_base.scala 297:32]
    _in_addr_WIRE[0] <= UInt<10>("h00") @[systolic_base.scala 297:32]
    _in_addr_WIRE[1] <= UInt<10>("h00") @[systolic_base.scala 297:32]
    _in_addr_WIRE[2] <= UInt<10>("h00") @[systolic_base.scala 297:32]
    _in_addr_WIRE[3] <= UInt<10>("h00") @[systolic_base.scala 297:32]
    _in_addr_WIRE[4] <= UInt<10>("h00") @[systolic_base.scala 297:32]
    _in_addr_WIRE[5] <= UInt<10>("h00") @[systolic_base.scala 297:32]
    _in_addr_WIRE[6] <= UInt<10>("h00") @[systolic_base.scala 297:32]
    _in_addr_WIRE[7] <= UInt<10>("h00") @[systolic_base.scala 297:32]
    reg in_addr : UInt<10>[8], clock with : (reset => (reset, _in_addr_WIRE)) @[systolic_base.scala 297:24]
    wire _out_addr_WIRE : UInt<10>[8] @[systolic_base.scala 298:33]
    _out_addr_WIRE[0] <= UInt<10>("h00") @[systolic_base.scala 298:33]
    _out_addr_WIRE[1] <= UInt<10>("h00") @[systolic_base.scala 298:33]
    _out_addr_WIRE[2] <= UInt<10>("h00") @[systolic_base.scala 298:33]
    _out_addr_WIRE[3] <= UInt<10>("h00") @[systolic_base.scala 298:33]
    _out_addr_WIRE[4] <= UInt<10>("h00") @[systolic_base.scala 298:33]
    _out_addr_WIRE[5] <= UInt<10>("h00") @[systolic_base.scala 298:33]
    _out_addr_WIRE[6] <= UInt<10>("h00") @[systolic_base.scala 298:33]
    _out_addr_WIRE[7] <= UInt<10>("h00") @[systolic_base.scala 298:33]
    reg out_addr : UInt<10>[8], clock with : (reset => (reset, _out_addr_WIRE)) @[systolic_base.scala 298:25]
    wire _can_out_WIRE : UInt<1>[9] @[systolic_base.scala 299:32]
    _can_out_WIRE[0] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    _can_out_WIRE[1] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    _can_out_WIRE[2] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    _can_out_WIRE[3] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    _can_out_WIRE[4] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    _can_out_WIRE[5] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    _can_out_WIRE[6] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    _can_out_WIRE[7] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    _can_out_WIRE[8] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    reg can_out : UInt<1>[9], clock with : (reset => (reset, _can_out_WIRE)) @[systolic_base.scala 299:24]
    wire _out_kh_WIRE : UInt<4>[8] @[systolic_base.scala 302:31]
    _out_kh_WIRE[0] <= UInt<4>("h00") @[systolic_base.scala 302:31]
    _out_kh_WIRE[1] <= UInt<4>("h00") @[systolic_base.scala 302:31]
    _out_kh_WIRE[2] <= UInt<4>("h00") @[systolic_base.scala 302:31]
    _out_kh_WIRE[3] <= UInt<4>("h00") @[systolic_base.scala 302:31]
    _out_kh_WIRE[4] <= UInt<4>("h00") @[systolic_base.scala 302:31]
    _out_kh_WIRE[5] <= UInt<4>("h00") @[systolic_base.scala 302:31]
    _out_kh_WIRE[6] <= UInt<4>("h00") @[systolic_base.scala 302:31]
    _out_kh_WIRE[7] <= UInt<4>("h00") @[systolic_base.scala 302:31]
    reg out_kh : UInt<4>[8], clock with : (reset => (reset, _out_kh_WIRE)) @[systolic_base.scala 302:23]
    wire _out_kw_WIRE : UInt<4>[8] @[systolic_base.scala 303:31]
    _out_kw_WIRE[0] <= UInt<4>("h00") @[systolic_base.scala 303:31]
    _out_kw_WIRE[1] <= UInt<4>("h00") @[systolic_base.scala 303:31]
    _out_kw_WIRE[2] <= UInt<4>("h00") @[systolic_base.scala 303:31]
    _out_kw_WIRE[3] <= UInt<4>("h00") @[systolic_base.scala 303:31]
    _out_kw_WIRE[4] <= UInt<4>("h00") @[systolic_base.scala 303:31]
    _out_kw_WIRE[5] <= UInt<4>("h00") @[systolic_base.scala 303:31]
    _out_kw_WIRE[6] <= UInt<4>("h00") @[systolic_base.scala 303:31]
    _out_kw_WIRE[7] <= UInt<4>("h00") @[systolic_base.scala 303:31]
    reg out_kw : UInt<4>[8], clock with : (reset => (reset, _out_kw_WIRE)) @[systolic_base.scala 303:23]
    wire _out_slot_WIRE : UInt<4>[8] @[systolic_base.scala 304:33]
    _out_slot_WIRE[0] <= UInt<4>("h00") @[systolic_base.scala 304:33]
    _out_slot_WIRE[1] <= UInt<4>("h00") @[systolic_base.scala 304:33]
    _out_slot_WIRE[2] <= UInt<4>("h00") @[systolic_base.scala 304:33]
    _out_slot_WIRE[3] <= UInt<4>("h00") @[systolic_base.scala 304:33]
    _out_slot_WIRE[4] <= UInt<4>("h00") @[systolic_base.scala 304:33]
    _out_slot_WIRE[5] <= UInt<4>("h00") @[systolic_base.scala 304:33]
    _out_slot_WIRE[6] <= UInt<4>("h00") @[systolic_base.scala 304:33]
    _out_slot_WIRE[7] <= UInt<4>("h00") @[systolic_base.scala 304:33]
    reg out_slot : UInt<4>[8], clock with : (reset => (reset, _out_slot_WIRE)) @[systolic_base.scala 304:25]
    node _can_out_0_T = and(io.out_inst.valid, io.data_out.ready) @[systolic_base.scala 307:35]
    can_out[0] <= _can_out_0_T @[systolic_base.scala 307:14]
    out_slot[0] <= io.out_inst.bits.id @[systolic_base.scala 308:15]
    io.out_inst.ready <= UInt<1>("h01") @[systolic_base.scala 309:21]
    can_out[1] <= can_out[0] @[systolic_base.scala 312:18]
    can_out[2] <= can_out[1] @[systolic_base.scala 312:18]
    can_out[3] <= can_out[2] @[systolic_base.scala 312:18]
    can_out[4] <= can_out[3] @[systolic_base.scala 312:18]
    can_out[5] <= can_out[4] @[systolic_base.scala 312:18]
    can_out[6] <= can_out[5] @[systolic_base.scala 312:18]
    can_out[7] <= can_out[6] @[systolic_base.scala 312:18]
    can_out[8] <= can_out[7] @[systolic_base.scala 312:18]
    out_kh[1] <= out_kh[0] @[systolic_base.scala 315:14]
    out_kw[1] <= out_kw[0] @[systolic_base.scala 316:14]
    out_addr[1] <= out_addr[0] @[systolic_base.scala 317:16]
    out_slot[1] <= out_slot[0] @[systolic_base.scala 318:16]
    out_kh[2] <= out_kh[1] @[systolic_base.scala 315:14]
    out_kw[2] <= out_kw[1] @[systolic_base.scala 316:14]
    out_addr[2] <= out_addr[1] @[systolic_base.scala 317:16]
    out_slot[2] <= out_slot[1] @[systolic_base.scala 318:16]
    out_kh[3] <= out_kh[2] @[systolic_base.scala 315:14]
    out_kw[3] <= out_kw[2] @[systolic_base.scala 316:14]
    out_addr[3] <= out_addr[2] @[systolic_base.scala 317:16]
    out_slot[3] <= out_slot[2] @[systolic_base.scala 318:16]
    out_kh[4] <= out_kh[3] @[systolic_base.scala 315:14]
    out_kw[4] <= out_kw[3] @[systolic_base.scala 316:14]
    out_addr[4] <= out_addr[3] @[systolic_base.scala 317:16]
    out_slot[4] <= out_slot[3] @[systolic_base.scala 318:16]
    out_kh[5] <= out_kh[4] @[systolic_base.scala 315:14]
    out_kw[5] <= out_kw[4] @[systolic_base.scala 316:14]
    out_addr[5] <= out_addr[4] @[systolic_base.scala 317:16]
    out_slot[5] <= out_slot[4] @[systolic_base.scala 318:16]
    out_kh[6] <= out_kh[5] @[systolic_base.scala 315:14]
    out_kw[6] <= out_kw[5] @[systolic_base.scala 316:14]
    out_addr[6] <= out_addr[5] @[systolic_base.scala 317:16]
    out_slot[6] <= out_slot[5] @[systolic_base.scala 318:16]
    out_kh[7] <= out_kh[6] @[systolic_base.scala 315:14]
    out_kw[7] <= out_kw[6] @[systolic_base.scala 316:14]
    out_addr[7] <= out_addr[6] @[systolic_base.scala 317:16]
    out_slot[7] <= out_slot[6] @[systolic_base.scala 318:16]
    io.data_in.ready <= io.in_inst.valid @[systolic_base.scala 320:20]
    node _T_2 = mul(io.in_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 322:47]
    node _T_3 = add(_T_2, in_addr[0]) @[systolic_base.scala 322:68]
    node _T_4 = tail(_T_3, 1) @[systolic_base.scala 322:68]
    ram_sdp_1024x256.io.wr_addr <= _T_4 @[systolic_base.scala 322:25]
    node _T_5 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 323:43]
    ram_sdp_1024x256.io.wr_en <= _T_5 @[systolic_base.scala 323:23]
    ram_sdp_1024x256.io.wr_data <= io.data_in.bits[0].bits @[systolic_base.scala 324:25]
    ram_sdp_1024x256.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 325:23]
    node _T_6 = add(out_slot[0], out_kh[0]) @[systolic_base.scala 326:41]
    node _T_7 = tail(_T_6, 1) @[systolic_base.scala 326:41]
    node _T_8 = mul(_T_7, UInt<6>("h020")) @[systolic_base.scala 326:54]
    node _T_9 = add(_T_8, out_addr[0]) @[systolic_base.scala 326:75]
    node _T_10 = tail(_T_9, 1) @[systolic_base.scala 326:75]
    node _T_11 = add(_T_10, out_kw[0]) @[systolic_base.scala 326:88]
    node _T_12 = tail(_T_11, 1) @[systolic_base.scala 326:88]
    ram_sdp_1024x256.io.rd_addr <= _T_12 @[systolic_base.scala 326:25]
    io.data_out.bits[0].bits <= ram_sdp_1024x256.io.rd_data @[systolic_base.scala 327:30]
    node _T_13 = mul(io.in_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 322:47]
    node _T_14 = add(_T_13, in_addr[1]) @[systolic_base.scala 322:68]
    node _T_15 = tail(_T_14, 1) @[systolic_base.scala 322:68]
    ram_sdp_1024x256_1.io.wr_addr <= _T_15 @[systolic_base.scala 322:25]
    node _T_16 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 323:43]
    ram_sdp_1024x256_1.io.wr_en <= _T_16 @[systolic_base.scala 323:23]
    ram_sdp_1024x256_1.io.wr_data <= io.data_in.bits[1].bits @[systolic_base.scala 324:25]
    ram_sdp_1024x256_1.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 325:23]
    node _T_17 = add(out_slot[1], out_kh[1]) @[systolic_base.scala 326:41]
    node _T_18 = tail(_T_17, 1) @[systolic_base.scala 326:41]
    node _T_19 = mul(_T_18, UInt<6>("h020")) @[systolic_base.scala 326:54]
    node _T_20 = add(_T_19, out_addr[1]) @[systolic_base.scala 326:75]
    node _T_21 = tail(_T_20, 1) @[systolic_base.scala 326:75]
    node _T_22 = add(_T_21, out_kw[1]) @[systolic_base.scala 326:88]
    node _T_23 = tail(_T_22, 1) @[systolic_base.scala 326:88]
    ram_sdp_1024x256_1.io.rd_addr <= _T_23 @[systolic_base.scala 326:25]
    io.data_out.bits[1].bits <= ram_sdp_1024x256_1.io.rd_data @[systolic_base.scala 327:30]
    node _T_24 = mul(io.in_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 322:47]
    node _T_25 = add(_T_24, in_addr[2]) @[systolic_base.scala 322:68]
    node _T_26 = tail(_T_25, 1) @[systolic_base.scala 322:68]
    ram_sdp_1024x256_2.io.wr_addr <= _T_26 @[systolic_base.scala 322:25]
    node _T_27 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 323:43]
    ram_sdp_1024x256_2.io.wr_en <= _T_27 @[systolic_base.scala 323:23]
    ram_sdp_1024x256_2.io.wr_data <= io.data_in.bits[2].bits @[systolic_base.scala 324:25]
    ram_sdp_1024x256_2.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 325:23]
    node _T_28 = add(out_slot[2], out_kh[2]) @[systolic_base.scala 326:41]
    node _T_29 = tail(_T_28, 1) @[systolic_base.scala 326:41]
    node _T_30 = mul(_T_29, UInt<6>("h020")) @[systolic_base.scala 326:54]
    node _T_31 = add(_T_30, out_addr[2]) @[systolic_base.scala 326:75]
    node _T_32 = tail(_T_31, 1) @[systolic_base.scala 326:75]
    node _T_33 = add(_T_32, out_kw[2]) @[systolic_base.scala 326:88]
    node _T_34 = tail(_T_33, 1) @[systolic_base.scala 326:88]
    ram_sdp_1024x256_2.io.rd_addr <= _T_34 @[systolic_base.scala 326:25]
    io.data_out.bits[2].bits <= ram_sdp_1024x256_2.io.rd_data @[systolic_base.scala 327:30]
    node _T_35 = mul(io.in_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 322:47]
    node _T_36 = add(_T_35, in_addr[3]) @[systolic_base.scala 322:68]
    node _T_37 = tail(_T_36, 1) @[systolic_base.scala 322:68]
    ram_sdp_1024x256_3.io.wr_addr <= _T_37 @[systolic_base.scala 322:25]
    node _T_38 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 323:43]
    ram_sdp_1024x256_3.io.wr_en <= _T_38 @[systolic_base.scala 323:23]
    ram_sdp_1024x256_3.io.wr_data <= io.data_in.bits[3].bits @[systolic_base.scala 324:25]
    ram_sdp_1024x256_3.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 325:23]
    node _T_39 = add(out_slot[3], out_kh[3]) @[systolic_base.scala 326:41]
    node _T_40 = tail(_T_39, 1) @[systolic_base.scala 326:41]
    node _T_41 = mul(_T_40, UInt<6>("h020")) @[systolic_base.scala 326:54]
    node _T_42 = add(_T_41, out_addr[3]) @[systolic_base.scala 326:75]
    node _T_43 = tail(_T_42, 1) @[systolic_base.scala 326:75]
    node _T_44 = add(_T_43, out_kw[3]) @[systolic_base.scala 326:88]
    node _T_45 = tail(_T_44, 1) @[systolic_base.scala 326:88]
    ram_sdp_1024x256_3.io.rd_addr <= _T_45 @[systolic_base.scala 326:25]
    io.data_out.bits[3].bits <= ram_sdp_1024x256_3.io.rd_data @[systolic_base.scala 327:30]
    node _T_46 = mul(io.in_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 322:47]
    node _T_47 = add(_T_46, in_addr[4]) @[systolic_base.scala 322:68]
    node _T_48 = tail(_T_47, 1) @[systolic_base.scala 322:68]
    ram_sdp_1024x256_4.io.wr_addr <= _T_48 @[systolic_base.scala 322:25]
    node _T_49 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 323:43]
    ram_sdp_1024x256_4.io.wr_en <= _T_49 @[systolic_base.scala 323:23]
    ram_sdp_1024x256_4.io.wr_data <= io.data_in.bits[4].bits @[systolic_base.scala 324:25]
    ram_sdp_1024x256_4.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 325:23]
    node _T_50 = add(out_slot[4], out_kh[4]) @[systolic_base.scala 326:41]
    node _T_51 = tail(_T_50, 1) @[systolic_base.scala 326:41]
    node _T_52 = mul(_T_51, UInt<6>("h020")) @[systolic_base.scala 326:54]
    node _T_53 = add(_T_52, out_addr[4]) @[systolic_base.scala 326:75]
    node _T_54 = tail(_T_53, 1) @[systolic_base.scala 326:75]
    node _T_55 = add(_T_54, out_kw[4]) @[systolic_base.scala 326:88]
    node _T_56 = tail(_T_55, 1) @[systolic_base.scala 326:88]
    ram_sdp_1024x256_4.io.rd_addr <= _T_56 @[systolic_base.scala 326:25]
    io.data_out.bits[4].bits <= ram_sdp_1024x256_4.io.rd_data @[systolic_base.scala 327:30]
    node _T_57 = mul(io.in_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 322:47]
    node _T_58 = add(_T_57, in_addr[5]) @[systolic_base.scala 322:68]
    node _T_59 = tail(_T_58, 1) @[systolic_base.scala 322:68]
    ram_sdp_1024x256_5.io.wr_addr <= _T_59 @[systolic_base.scala 322:25]
    node _T_60 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 323:43]
    ram_sdp_1024x256_5.io.wr_en <= _T_60 @[systolic_base.scala 323:23]
    ram_sdp_1024x256_5.io.wr_data <= io.data_in.bits[5].bits @[systolic_base.scala 324:25]
    ram_sdp_1024x256_5.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 325:23]
    node _T_61 = add(out_slot[5], out_kh[5]) @[systolic_base.scala 326:41]
    node _T_62 = tail(_T_61, 1) @[systolic_base.scala 326:41]
    node _T_63 = mul(_T_62, UInt<6>("h020")) @[systolic_base.scala 326:54]
    node _T_64 = add(_T_63, out_addr[5]) @[systolic_base.scala 326:75]
    node _T_65 = tail(_T_64, 1) @[systolic_base.scala 326:75]
    node _T_66 = add(_T_65, out_kw[5]) @[systolic_base.scala 326:88]
    node _T_67 = tail(_T_66, 1) @[systolic_base.scala 326:88]
    ram_sdp_1024x256_5.io.rd_addr <= _T_67 @[systolic_base.scala 326:25]
    io.data_out.bits[5].bits <= ram_sdp_1024x256_5.io.rd_data @[systolic_base.scala 327:30]
    node _T_68 = mul(io.in_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 322:47]
    node _T_69 = add(_T_68, in_addr[6]) @[systolic_base.scala 322:68]
    node _T_70 = tail(_T_69, 1) @[systolic_base.scala 322:68]
    ram_sdp_1024x256_6.io.wr_addr <= _T_70 @[systolic_base.scala 322:25]
    node _T_71 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 323:43]
    ram_sdp_1024x256_6.io.wr_en <= _T_71 @[systolic_base.scala 323:23]
    ram_sdp_1024x256_6.io.wr_data <= io.data_in.bits[6].bits @[systolic_base.scala 324:25]
    ram_sdp_1024x256_6.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 325:23]
    node _T_72 = add(out_slot[6], out_kh[6]) @[systolic_base.scala 326:41]
    node _T_73 = tail(_T_72, 1) @[systolic_base.scala 326:41]
    node _T_74 = mul(_T_73, UInt<6>("h020")) @[systolic_base.scala 326:54]
    node _T_75 = add(_T_74, out_addr[6]) @[systolic_base.scala 326:75]
    node _T_76 = tail(_T_75, 1) @[systolic_base.scala 326:75]
    node _T_77 = add(_T_76, out_kw[6]) @[systolic_base.scala 326:88]
    node _T_78 = tail(_T_77, 1) @[systolic_base.scala 326:88]
    ram_sdp_1024x256_6.io.rd_addr <= _T_78 @[systolic_base.scala 326:25]
    io.data_out.bits[6].bits <= ram_sdp_1024x256_6.io.rd_data @[systolic_base.scala 327:30]
    node _T_79 = mul(io.in_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 322:47]
    node _T_80 = add(_T_79, in_addr[7]) @[systolic_base.scala 322:68]
    node _T_81 = tail(_T_80, 1) @[systolic_base.scala 322:68]
    ram_sdp_1024x256_7.io.wr_addr <= _T_81 @[systolic_base.scala 322:25]
    node _T_82 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 323:43]
    ram_sdp_1024x256_7.io.wr_en <= _T_82 @[systolic_base.scala 323:23]
    ram_sdp_1024x256_7.io.wr_data <= io.data_in.bits[7].bits @[systolic_base.scala 324:25]
    ram_sdp_1024x256_7.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 325:23]
    node _T_83 = add(out_slot[7], out_kh[7]) @[systolic_base.scala 326:41]
    node _T_84 = tail(_T_83, 1) @[systolic_base.scala 326:41]
    node _T_85 = mul(_T_84, UInt<6>("h020")) @[systolic_base.scala 326:54]
    node _T_86 = add(_T_85, out_addr[7]) @[systolic_base.scala 326:75]
    node _T_87 = tail(_T_86, 1) @[systolic_base.scala 326:75]
    node _T_88 = add(_T_87, out_kw[7]) @[systolic_base.scala 326:88]
    node _T_89 = tail(_T_88, 1) @[systolic_base.scala 326:88]
    ram_sdp_1024x256_7.io.rd_addr <= _T_89 @[systolic_base.scala 326:25]
    io.data_out.bits[7].bits <= ram_sdp_1024x256_7.io.rd_data @[systolic_base.scala 327:30]
    node _T_90 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 330:25]
    when _T_90 : @[systolic_base.scala 330:45]
      node _T_91 = add(in_addr[0], io.data_in.bits[0].valid) @[systolic_base.scala 332:22]
      node _T_92 = tail(_T_91, 1) @[systolic_base.scala 332:22]
      node _T_93 = lt(_T_92, io.config.in_w) @[systolic_base.scala 332:47]
      when _T_93 : @[systolic_base.scala 332:63]
        node _in_addr_0_T = add(in_addr[0], io.data_in.bits[0].valid) @[systolic_base.scala 333:31]
        node _in_addr_0_T_1 = tail(_in_addr_0_T, 1) @[systolic_base.scala 333:31]
        in_addr[0] <= _in_addr_0_T_1 @[systolic_base.scala 333:19]
        skip @[systolic_base.scala 332:63]
      else : @[systolic_base.scala 334:18]
        in_addr[0] <= UInt<1>("h00") @[systolic_base.scala 335:19]
        skip @[systolic_base.scala 334:18]
      node _T_94 = add(in_addr[1], io.data_in.bits[1].valid) @[systolic_base.scala 332:22]
      node _T_95 = tail(_T_94, 1) @[systolic_base.scala 332:22]
      node _T_96 = lt(_T_95, io.config.in_w) @[systolic_base.scala 332:47]
      when _T_96 : @[systolic_base.scala 332:63]
        node _in_addr_1_T = add(in_addr[1], io.data_in.bits[1].valid) @[systolic_base.scala 333:31]
        node _in_addr_1_T_1 = tail(_in_addr_1_T, 1) @[systolic_base.scala 333:31]
        in_addr[1] <= _in_addr_1_T_1 @[systolic_base.scala 333:19]
        skip @[systolic_base.scala 332:63]
      else : @[systolic_base.scala 334:18]
        in_addr[1] <= UInt<1>("h00") @[systolic_base.scala 335:19]
        skip @[systolic_base.scala 334:18]
      node _T_97 = add(in_addr[2], io.data_in.bits[2].valid) @[systolic_base.scala 332:22]
      node _T_98 = tail(_T_97, 1) @[systolic_base.scala 332:22]
      node _T_99 = lt(_T_98, io.config.in_w) @[systolic_base.scala 332:47]
      when _T_99 : @[systolic_base.scala 332:63]
        node _in_addr_2_T = add(in_addr[2], io.data_in.bits[2].valid) @[systolic_base.scala 333:31]
        node _in_addr_2_T_1 = tail(_in_addr_2_T, 1) @[systolic_base.scala 333:31]
        in_addr[2] <= _in_addr_2_T_1 @[systolic_base.scala 333:19]
        skip @[systolic_base.scala 332:63]
      else : @[systolic_base.scala 334:18]
        in_addr[2] <= UInt<1>("h00") @[systolic_base.scala 335:19]
        skip @[systolic_base.scala 334:18]
      node _T_100 = add(in_addr[3], io.data_in.bits[3].valid) @[systolic_base.scala 332:22]
      node _T_101 = tail(_T_100, 1) @[systolic_base.scala 332:22]
      node _T_102 = lt(_T_101, io.config.in_w) @[systolic_base.scala 332:47]
      when _T_102 : @[systolic_base.scala 332:63]
        node _in_addr_3_T = add(in_addr[3], io.data_in.bits[3].valid) @[systolic_base.scala 333:31]
        node _in_addr_3_T_1 = tail(_in_addr_3_T, 1) @[systolic_base.scala 333:31]
        in_addr[3] <= _in_addr_3_T_1 @[systolic_base.scala 333:19]
        skip @[systolic_base.scala 332:63]
      else : @[systolic_base.scala 334:18]
        in_addr[3] <= UInt<1>("h00") @[systolic_base.scala 335:19]
        skip @[systolic_base.scala 334:18]
      node _T_103 = add(in_addr[4], io.data_in.bits[4].valid) @[systolic_base.scala 332:22]
      node _T_104 = tail(_T_103, 1) @[systolic_base.scala 332:22]
      node _T_105 = lt(_T_104, io.config.in_w) @[systolic_base.scala 332:47]
      when _T_105 : @[systolic_base.scala 332:63]
        node _in_addr_4_T = add(in_addr[4], io.data_in.bits[4].valid) @[systolic_base.scala 333:31]
        node _in_addr_4_T_1 = tail(_in_addr_4_T, 1) @[systolic_base.scala 333:31]
        in_addr[4] <= _in_addr_4_T_1 @[systolic_base.scala 333:19]
        skip @[systolic_base.scala 332:63]
      else : @[systolic_base.scala 334:18]
        in_addr[4] <= UInt<1>("h00") @[systolic_base.scala 335:19]
        skip @[systolic_base.scala 334:18]
      node _T_106 = add(in_addr[5], io.data_in.bits[5].valid) @[systolic_base.scala 332:22]
      node _T_107 = tail(_T_106, 1) @[systolic_base.scala 332:22]
      node _T_108 = lt(_T_107, io.config.in_w) @[systolic_base.scala 332:47]
      when _T_108 : @[systolic_base.scala 332:63]
        node _in_addr_5_T = add(in_addr[5], io.data_in.bits[5].valid) @[systolic_base.scala 333:31]
        node _in_addr_5_T_1 = tail(_in_addr_5_T, 1) @[systolic_base.scala 333:31]
        in_addr[5] <= _in_addr_5_T_1 @[systolic_base.scala 333:19]
        skip @[systolic_base.scala 332:63]
      else : @[systolic_base.scala 334:18]
        in_addr[5] <= UInt<1>("h00") @[systolic_base.scala 335:19]
        skip @[systolic_base.scala 334:18]
      node _T_109 = add(in_addr[6], io.data_in.bits[6].valid) @[systolic_base.scala 332:22]
      node _T_110 = tail(_T_109, 1) @[systolic_base.scala 332:22]
      node _T_111 = lt(_T_110, io.config.in_w) @[systolic_base.scala 332:47]
      when _T_111 : @[systolic_base.scala 332:63]
        node _in_addr_6_T = add(in_addr[6], io.data_in.bits[6].valid) @[systolic_base.scala 333:31]
        node _in_addr_6_T_1 = tail(_in_addr_6_T, 1) @[systolic_base.scala 333:31]
        in_addr[6] <= _in_addr_6_T_1 @[systolic_base.scala 333:19]
        skip @[systolic_base.scala 332:63]
      else : @[systolic_base.scala 334:18]
        in_addr[6] <= UInt<1>("h00") @[systolic_base.scala 335:19]
        skip @[systolic_base.scala 334:18]
      node _T_112 = add(in_addr[7], io.data_in.bits[7].valid) @[systolic_base.scala 332:22]
      node _T_113 = tail(_T_112, 1) @[systolic_base.scala 332:22]
      node _T_114 = lt(_T_113, io.config.in_w) @[systolic_base.scala 332:47]
      when _T_114 : @[systolic_base.scala 332:63]
        node _in_addr_7_T = add(in_addr[7], io.data_in.bits[7].valid) @[systolic_base.scala 333:31]
        node _in_addr_7_T_1 = tail(_in_addr_7_T, 1) @[systolic_base.scala 333:31]
        in_addr[7] <= _in_addr_7_T_1 @[systolic_base.scala 333:19]
        skip @[systolic_base.scala 332:63]
      else : @[systolic_base.scala 334:18]
        in_addr[7] <= UInt<1>("h00") @[systolic_base.scala 335:19]
        skip @[systolic_base.scala 334:18]
      node _T_115 = sub(io.config.in_w, UInt<1>("h01")) @[systolic_base.scala 340:45]
      node _T_116 = tail(_T_115, 1) @[systolic_base.scala 340:45]
      node _T_117 = eq(in_addr[7], _T_116) @[systolic_base.scala 340:27]
      node _T_118 = and(_T_117, io.data_in.bits[7].valid) @[systolic_base.scala 340:51]
      when _T_118 : @[systolic_base.scala 340:86]
        io.in_inst.ready <= UInt<1>("h01") @[systolic_base.scala 341:24]
        skip @[systolic_base.scala 340:86]
      else : @[systolic_base.scala 342:16]
        io.in_inst.ready <= UInt<1>("h00") @[systolic_base.scala 343:24]
        skip @[systolic_base.scala 342:16]
      skip @[systolic_base.scala 330:45]
    else : @[systolic_base.scala 345:14]
      io.in_inst.ready <= UInt<1>("h00") @[systolic_base.scala 346:22]
      skip @[systolic_base.scala 345:14]
    io.data_out.bits[0].valid <= can_out[1] @[systolic_base.scala 349:30]
    io.data_out.bits[1].valid <= can_out[2] @[systolic_base.scala 349:30]
    io.data_out.bits[2].valid <= can_out[3] @[systolic_base.scala 349:30]
    io.data_out.bits[3].valid <= can_out[4] @[systolic_base.scala 349:30]
    io.data_out.bits[4].valid <= can_out[5] @[systolic_base.scala 349:30]
    io.data_out.bits[5].valid <= can_out[6] @[systolic_base.scala 349:30]
    io.data_out.bits[6].valid <= can_out[7] @[systolic_base.scala 349:30]
    io.data_out.bits[7].valid <= can_out[8] @[systolic_base.scala 349:30]
    when can_out[0] : @[systolic_base.scala 351:19]
      node _T_119 = add(out_addr[0], UInt<1>("h01")) @[systolic_base.scala 352:21]
      node _T_120 = tail(_T_119, 1) @[systolic_base.scala 352:21]
      node _T_121 = lt(_T_120, io.config.out_w) @[systolic_base.scala 352:25]
      when _T_121 : @[systolic_base.scala 352:42]
        node _out_addr_0_T = add(out_addr[0], UInt<1>("h01")) @[systolic_base.scala 353:31]
        node _out_addr_0_T_1 = tail(_out_addr_0_T, 1) @[systolic_base.scala 353:31]
        out_addr[0] <= _out_addr_0_T_1 @[systolic_base.scala 353:18]
        skip @[systolic_base.scala 352:42]
      else : @[systolic_base.scala 354:16]
        out_addr[0] <= UInt<1>("h00") @[systolic_base.scala 355:18]
        node _T_122 = add(out_kw[0], UInt<1>("h01")) @[systolic_base.scala 356:21]
        node _T_123 = tail(_T_122, 1) @[systolic_base.scala 356:21]
        node _T_124 = lt(_T_123, io.config.ks) @[systolic_base.scala 356:25]
        when _T_124 : @[systolic_base.scala 356:39]
          node _out_kw_0_T = add(out_kw[0], UInt<1>("h01")) @[systolic_base.scala 357:29]
          node _out_kw_0_T_1 = tail(_out_kw_0_T, 1) @[systolic_base.scala 357:29]
          out_kw[0] <= _out_kw_0_T_1 @[systolic_base.scala 357:18]
          skip @[systolic_base.scala 356:39]
        else : @[systolic_base.scala 358:18]
          out_kw[0] <= UInt<1>("h00") @[systolic_base.scala 359:19]
          node _T_125 = add(out_kh[0], UInt<1>("h01")) @[systolic_base.scala 360:23]
          node _T_126 = tail(_T_125, 1) @[systolic_base.scala 360:23]
          node _T_127 = lt(_T_126, io.config.ks) @[systolic_base.scala 360:27]
          when _T_127 : @[systolic_base.scala 360:41]
            node _out_kh_0_T = add(out_kh[0], UInt<1>("h01")) @[systolic_base.scala 361:31]
            node _out_kh_0_T_1 = tail(_out_kh_0_T, 1) @[systolic_base.scala 361:31]
            out_kh[0] <= _out_kh_0_T_1 @[systolic_base.scala 361:20]
            skip @[systolic_base.scala 360:41]
          else : @[systolic_base.scala 362:20]
            out_kh[0] <= UInt<1>("h00") @[systolic_base.scala 363:20]
            skip @[systolic_base.scala 362:20]
          skip @[systolic_base.scala 358:18]
        skip @[systolic_base.scala 354:16]
      skip @[systolic_base.scala 351:19]
    io.data_out.valid <= UInt<1>("h01") @[systolic_base.scala 368:21]
    
