Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Dec  8 22:17:48 2022
| Host         : EECS-DIGITAL-36 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file /tmp/tmp.uAHy9c/obj/synthrpt_report_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (135)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (4)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (135)
--------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: agg/data_buffer_reg[32]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: agg/data_buffer_reg[33]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: agg/data_buffer_reg[34]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: parse/nextShapeData_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.542        0.000                      0                  744        0.049        0.000                      0                  744        3.000        0.000                       0                   465  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  clkfbout_divider  {0.000 5.000}      10.000          100.000         
  ethclk_divider    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin               5.542        0.000                      0                  261        0.152        0.000                      0                  261        3.000        0.000                       0                   153  
  clkfbout_divider                                                                                                                                                    7.845        0.000                       0                     3  
  ethclk_divider         15.386        0.000                      0                  458        0.049        0.000                      0                  458        8.750        0.000                       0                   309  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ethclk_divider  sys_clk_pin           7.730        0.000                      0                   25        0.254        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 exec/mem_bank/sysclk_pc_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 1.410ns (37.642%)  route 2.336ns (62.358%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.803     2.285    buf_clk_100mhz
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, unplaced)       0.584     2.965    exec/mem_bank/buf_clk_100mhz_BUFG
                         FDSE                                         r  exec/mem_bank/sysclk_pc_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     3.443 r  exec/mem_bank/sysclk_pc_2_reg[0]/Q
                         net (fo=2, unplaced)         0.774     4.217    exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_2_1
                         LUT3 (Prop_lut3_I0_O)        0.295     4.512 r  exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_6/O
                         net (fo=1, unplaced)         0.000     4.512    exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_6_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.025 f  exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_2/CO[3]
                         net (fo=2, unplaced)         0.759     5.784    exec/mem_bank/genblk1[0].camera_ram/CO[0]
                         LUT5 (Prop_lut5_I4_O)        0.124     5.908 r  exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4_i_1/O
                         net (fo=8, unplaced)         0.803     6.711    exec/mem_bank/genblk1[0].camera_ram/wea017_out
                         RAMB36E1                                     r  exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.763    12.174    buf_clk_100mhz
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, unplaced)       0.439    12.704    exec/mem_bank/genblk1[0].camera_ram/buf_clk_100mhz_BUFG
                         RAMB36E1                                     r  exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4/CLKARDCLK
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.252    exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                          -6.711    
  -------------------------------------------------------------------
                         slack                                  5.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 exec/instruction_buffer/ram_data_b_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exec/mem_bank/sysclk_dInst_2_reg[data][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.338     0.588    buf_clk_100mhz
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, unplaced)       0.114     0.728    exec/instruction_buffer/buf_clk_100mhz_BUFG
                         FDRE                                         r  exec/instruction_buffer/ram_data_b_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  exec/instruction_buffer/ram_data_b_reg[26]/Q
                         net (fo=1, unplaced)         0.141     1.016    exec/mem_bank/sysclk_dInst_2_reg[iType][2]_0[1]
                         FDRE                                         r  exec/mem_bank/sysclk_dInst_2_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.356     0.794    buf_clk_100mhz
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, unplaced)       0.259     1.082    exec/mem_bank/buf_clk_100mhz_BUFG
                         FDRE                                         r  exec/mem_bank/sysclk_dInst_2_reg[data][0]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)        -0.009     0.864    exec/mem_bank/sysclk_dInst_2_reg[data][0]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000               eth_clk_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000                eth_clk_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000                eth_clk_gen/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_divider
  To Clock:  clkfbout_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_divider
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_clk_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                eth_clk_gen/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               eth_clk_gen/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ethclk_divider
  To Clock:  ethclk_divider

Setup :            0  Failing Endpoints,  Worst Slack       15.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.386ns  (required time - arrival time)
  Source:                 bo/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fw/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ethclk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ethclk_divider rise@20.000ns - ethclk_divider rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.169ns (27.933%)  route 3.016ns (72.067%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.923ns = ( 22.923 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.803     2.285    buf_clk_100mhz
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, unplaced)       0.584     2.965    eth_clk_gen/buf_clk_100mhz_BUFG
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.483     1.482 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     2.285    eth_clk_gen/ethclk_divider
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  eth_clk_gen/clkout1_buf/O
                         net (fo=308, unplaced)       0.803     3.184    bo/ethclk
                         FDRE                                         r  bo/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.662 r  bo/state_reg[1]/Q
                         net (fo=26, unplaced)        0.829     4.491    bo/state_reg[1]_0
                         LUT5 (Prop_lut5_I2_O)        0.319     4.810 f  bo/data_buffer[0]_i_1/O
                         net (fo=6, unplaced)         0.481     5.291    bo/buffer1_reg[7]_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.415 r  bo/state[2]_i_5/O
                         net (fo=5, unplaced)         0.477     5.892    fw/state_reg[0]_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.016 r  fw/state[23]_i_3__0/O
                         net (fo=1, unplaced)         0.732     6.748    fw/state[23]_i_3__0_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.872 r  fw/state[23]_i_1__0/O
                         net (fo=4, unplaced)         0.497     7.369    fw/state[23]_i_1__0_n_0
                         FDRE                                         r  fw/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethclk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.763    22.174    buf_clk_100mhz
                         BUFG (Prop_bufg_I_O)         0.091    22.265 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, unplaced)       0.439    22.704    eth_clk_gen/buf_clk_100mhz_BUFG
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293    21.411 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    22.174    eth_clk_gen/ethclk_divider
                         BUFG (Prop_bufg_I_O)         0.091    22.265 r  eth_clk_gen/clkout1_buf/O
                         net (fo=308, unplaced)       0.658    22.923    fw/ethclk
                         FDRE                                         r  fw/state_reg[0]/C
                         clock pessimism              0.116    23.039    
                         clock uncertainty           -0.082    22.957    
                         FDRE (Setup_fdre_C_CE)      -0.202    22.755    fw/state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.755    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                 15.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 parse/dInst_reg[data2][0]/C
                            (rising edge-triggered cell FDRE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ethclk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethclk_divider rise@0.000ns - ethclk_divider rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.338     0.588    buf_clk_100mhz
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, unplaced)       0.114     0.728    eth_clk_gen/buf_clk_100mhz_BUFG
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.478     0.250 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     0.588    eth_clk_gen/ethclk_divider
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  eth_clk_gen/clkout1_buf/O
                         net (fo=308, unplaced)       0.211     0.825    parse/ethclk
                         FDRE                                         r  parse/dInst_reg[data2][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.972 r  parse/dInst_reg[data2][0]/Q
                         net (fo=1, unplaced)         0.141     1.113    exec/instruction_buffer/BRAM_reg_0_1_0_5/DIA0
                         RAMD32                                       r  exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.356     0.794    buf_clk_100mhz
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, unplaced)       0.259     1.082    eth_clk_gen/buf_clk_100mhz_BUFG
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.644     0.438 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     0.794    eth_clk_gen/ethclk_divider
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  eth_clk_gen/clkout1_buf/O
                         net (fo=308, unplaced)       0.356     1.179    exec/instruction_buffer/BRAM_reg_0_1_0_5/WCLK
                         RAMD32                                       r  exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.209     0.970    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.064    exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethclk_divider
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { eth_clk_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845               eth_clk_gen/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360              eth_clk_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethclk_divider
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.730ns  (required time - arrival time)
  Source:                 exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            exec/instruction_buffer/ram_data_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - ethclk_divider rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 1.344ns (80.143%)  route 0.333ns (19.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.803     2.285    buf_clk_100mhz
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, unplaced)       0.584     2.965    eth_clk_gen/buf_clk_100mhz_BUFG
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.483     1.482 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     2.285    eth_clk_gen/ethclk_divider
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  eth_clk_gen/clkout1_buf/O
                         net (fo=308, unplaced)       0.803     3.184    exec/instruction_buffer/BRAM_reg_0_1_0_5/WCLK
                         RAMD32                                       r  exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.528 r  exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/O
                         net (fo=1, unplaced)         0.333     4.861    exec/instruction_buffer/ram_data_a0[0]
                         FDRE                                         r  exec/instruction_buffer/ram_data_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.763    12.174    buf_clk_100mhz
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, unplaced)       0.439    12.704    exec/instruction_buffer/buf_clk_100mhz_BUFG
                         FDRE                                         r  exec/instruction_buffer/ram_data_b_reg[0]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.180    12.639    
                         FDRE (Setup_fdre_C_D)       -0.049    12.590    exec/instruction_buffer/ram_data_b_reg[0]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                  7.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 exec/instruction_buffer/BRAM_reg_0_1_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            exec/instruction_buffer/ram_data_b_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ethclk_divider rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.386ns (73.333%)  route 0.140ns (26.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.338     0.588    buf_clk_100mhz
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, unplaced)       0.114     0.728    eth_clk_gen/buf_clk_100mhz_BUFG
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.478     0.250 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     0.588    eth_clk_gen/ethclk_divider
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  eth_clk_gen/clkout1_buf/O
                         net (fo=308, unplaced)       0.211     0.825    exec/instruction_buffer/BRAM_reg_0_1_24_29/WCLK
                         RAMD32                                       r  exec/instruction_buffer/BRAM_reg_0_1_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.211 r  exec/instruction_buffer/BRAM_reg_0_1_24_29/RAMC_D1/O
                         net (fo=1, unplaced)         0.140     1.352    exec/instruction_buffer/ram_data_a0[29]
                         FDRE                                         r  exec/instruction_buffer/ram_data_b_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.356     0.794    buf_clk_100mhz
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, unplaced)       0.259     1.082    exec/instruction_buffer/buf_clk_100mhz_BUFG
                         FDRE                                         r  exec/instruction_buffer/ram_data_b_reg[29]/C
                         clock pessimism             -0.209     0.873    
                         clock uncertainty            0.180     1.053    
                         FDRE (Hold_fdre_C_D)         0.044     1.097    exec/instruction_buffer/ram_data_b_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.254    





