// Seed: 801597576
module module_0 (
    output wor id_0,
    output wor id_1,
    output supply0 id_2,
    input wor id_3,
    output wor id_4,
    output wire id_5,
    output supply0 id_6,
    input tri1 void id_7,
    output supply1 id_8,
    output tri0 id_9,
    input supply0 id_10,
    input tri id_11,
    input tri1 id_12,
    input tri1 id_13
);
  id_15(
      .id_0(id_3 * (id_3)), .id_1(id_0), .id_2(1), .id_3((1) + 1), .id_4(1)
  );
  assign id_2 = 1;
  wire id_16;
  tri0 id_17 = id_7, id_18;
endmodule : id_19
module module_1 (
    output tri1 id_0,
    input  wire id_1
);
  id_3(
      1, {id_0}, (1)
  ); module_0(
      id_0, id_0, id_0, id_1, id_0, id_0, id_0, id_1, id_0, id_0, id_1, id_1, id_1, id_1
  );
endmodule
