#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5574f5d50e50 .scope module, "tb_axis_stream" "tb_axis_stream" 2 3;
 .timescale -9 -12;
v0x5574f5d78790_0 .var "clk", 0 0;
v0x5574f5d78850_0 .var "rst_n", 0 0;
v0x5574f5d78910_0 .net "sink_done", 0 0, v0x5574f5d77480_0;  1 drivers
v0x5574f5d789b0_0 .net "sink_error", 0 0, v0x5574f5d77570_0;  1 drivers
v0x5574f5d78a50_0 .net "src_done", 0 0, v0x5574f5d782e0_0;  1 drivers
v0x5574f5d78af0_0 .var "start", 0 0;
v0x5574f5d78bc0_0 .net "td_m", 7 0, v0x5574f5d3f720_0;  1 drivers
v0x5574f5d78cb0_0 .net "td_s", 7 0, v0x5574f5d77e40_0;  1 drivers
v0x5574f5d78da0_0 .net "tr_m", 0 0, v0x5574f5d77210_0;  1 drivers
v0x5574f5d78ed0_0 .net "tr_s", 0 0, L_0x5574f5d3f600;  1 drivers
v0x5574f5d78fc0_0 .net "tv_m", 0 0, v0x5574f5d3a750_0;  1 drivers
v0x5574f5d790b0_0 .net "tv_s", 0 0, v0x5574f5d78000_0;  1 drivers
E_0x5574f5d4dea0 .event edge, v0x5574f5d77480_0;
E_0x5574f5d4d6f0 .event posedge, v0x5574f5d76b40_0;
S_0x5574f5d50fe0 .scope module, "add1" "axis_add1" 2 31, 3 3 0, S_0x5574f5d50e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "S_AXIS_TVALID";
    .port_info 3 /INPUT 8 "S_AXIS_TDATA";
    .port_info 4 /OUTPUT 1 "S_AXIS_TREADY";
    .port_info 5 /OUTPUT 1 "M_AXIS_TVALID";
    .port_info 6 /OUTPUT 8 "M_AXIS_TDATA";
    .port_info 7 /INPUT 1 "M_AXIS_TREADY";
P_0x5574f5d51170 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
L_0x5574f5d3f600 .functor OR 1, L_0x5574f5d791a0, v0x5574f5d77210_0, C4<0>, C4<0>;
v0x5574f5d3f720_0 .var "M_AXIS_TDATA", 7 0;
v0x5574f5d3a680_0 .net "M_AXIS_TREADY", 0 0, v0x5574f5d77210_0;  alias, 1 drivers
v0x5574f5d3a750_0 .var "M_AXIS_TVALID", 0 0;
v0x5574f5d3e920_0 .net "S_AXIS_TDATA", 7 0, v0x5574f5d77e40_0;  alias, 1 drivers
v0x5574f5d3e9c0_0 .net "S_AXIS_TREADY", 0 0, L_0x5574f5d3f600;  alias, 1 drivers
v0x5574f5d769c0_0 .net "S_AXIS_TVALID", 0 0, v0x5574f5d78000_0;  alias, 1 drivers
v0x5574f5d76a80_0 .net *"_ivl_1", 0 0, L_0x5574f5d791a0;  1 drivers
v0x5574f5d76b40_0 .net "clk", 0 0, v0x5574f5d78790_0;  1 drivers
v0x5574f5d76c00_0 .net "rst_n", 0 0, v0x5574f5d78850_0;  1 drivers
E_0x5574f5d4d210/0 .event negedge, v0x5574f5d76c00_0;
E_0x5574f5d4d210/1 .event posedge, v0x5574f5d76b40_0;
E_0x5574f5d4d210 .event/or E_0x5574f5d4d210/0, E_0x5574f5d4d210/1;
L_0x5574f5d791a0 .reduce/nor v0x5574f5d3a750_0;
S_0x5574f5d76dc0 .scope module, "sink" "axis_sink" 2 42, 4 3 0, S_0x5574f5d50e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "S_AXIS_TVALID";
    .port_info 3 /INPUT 8 "S_AXIS_TDATA";
    .port_info 4 /OUTPUT 1 "S_AXIS_TREADY";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
P_0x5574f5d3ede0 .param/l "COUNT" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x5574f5d3ee20 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x5574f5d77150_0 .net "S_AXIS_TDATA", 7 0, v0x5574f5d3f720_0;  alias, 1 drivers
v0x5574f5d77210_0 .var "S_AXIS_TREADY", 0 0;
v0x5574f5d772b0_0 .net "S_AXIS_TVALID", 0 0, v0x5574f5d3a750_0;  alias, 1 drivers
v0x5574f5d773b0_0 .net "clk", 0 0, v0x5574f5d78790_0;  alias, 1 drivers
v0x5574f5d77480_0 .var "done", 0 0;
v0x5574f5d77570_0 .var "error", 0 0;
v0x5574f5d77610_0 .var "expected", 7 0;
v0x5574f5d776b0_0 .var "received", 5 0;
v0x5574f5d77770_0 .net "rst_n", 0 0, v0x5574f5d78850_0;  alias, 1 drivers
v0x5574f5d77810_0 .var "stall_ctr", 3 0;
S_0x5574f5d779b0 .scope module, "src" "axis_source" 2 21, 5 3 0, S_0x5574f5d50e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /OUTPUT 1 "M_AXIS_TVALID";
    .port_info 5 /OUTPUT 8 "M_AXIS_TDATA";
    .port_info 6 /INPUT 1 "M_AXIS_TREADY";
P_0x5574f5d77b70 .param/l "COUNT" 0 5 5, +C4<00000000000000000000000000100000>;
P_0x5574f5d77bb0 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0x5574f5d77e40_0 .var "M_AXIS_TDATA", 7 0;
v0x5574f5d77f30_0 .net "M_AXIS_TREADY", 0 0, L_0x5574f5d3f600;  alias, 1 drivers
v0x5574f5d78000_0 .var "M_AXIS_TVALID", 0 0;
v0x5574f5d78100_0 .var "active", 0 0;
v0x5574f5d781a0_0 .net "clk", 0 0, v0x5574f5d78790_0;  alias, 1 drivers
v0x5574f5d782e0_0 .var "done", 0 0;
v0x5574f5d78380_0 .net "rst_n", 0 0, v0x5574f5d78850_0;  alias, 1 drivers
v0x5574f5d78470_0 .var "sent", 5 0;
v0x5574f5d78510_0 .net "start", 0 0, v0x5574f5d78af0_0;  1 drivers
v0x5574f5d785d0_0 .var "value", 7 0;
    .scope S_0x5574f5d779b0;
T_0 ;
    %wait E_0x5574f5d4d210;
    %load/vec4 v0x5574f5d78380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574f5d78000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5574f5d77e40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5574f5d785d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5574f5d78470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574f5d78100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574f5d782e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574f5d782e0_0, 0;
    %load/vec4 v0x5574f5d78510_0;
    %load/vec4 v0x5574f5d78100_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574f5d78100_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5574f5d78470_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5574f5d785d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574f5d78000_0, 0;
T_0.2 ;
    %load/vec4 v0x5574f5d78100_0;
    %load/vec4 v0x5574f5d78000_0;
    %nor/r;
    %and;
    %load/vec4 v0x5574f5d78470_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5574f5d785d0_0;
    %assign/vec4 v0x5574f5d77e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574f5d78000_0, 0;
T_0.4 ;
    %load/vec4 v0x5574f5d78000_0;
    %load/vec4 v0x5574f5d77f30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574f5d78000_0, 0;
    %load/vec4 v0x5574f5d785d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5574f5d785d0_0, 0;
    %load/vec4 v0x5574f5d78470_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5574f5d78470_0, 0;
    %load/vec4 v0x5574f5d78470_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574f5d78100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574f5d782e0_0, 0;
T_0.8 ;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5574f5d50fe0;
T_1 ;
    %wait E_0x5574f5d4d210;
    %load/vec4 v0x5574f5d76c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574f5d3a750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5574f5d3f720_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5574f5d769c0_0;
    %load/vec4 v0x5574f5d3e9c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574f5d3a750_0, 0;
    %load/vec4 v0x5574f5d3e920_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5574f5d3f720_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5574f5d3a750_0;
    %load/vec4 v0x5574f5d3a680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574f5d3a750_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5574f5d76dc0;
T_2 ;
    %wait E_0x5574f5d4d210;
    %load/vec4 v0x5574f5d77770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574f5d77210_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5574f5d77610_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5574f5d776b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574f5d77480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574f5d77570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5574f5d77810_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574f5d77480_0, 0;
    %load/vec4 v0x5574f5d77810_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574f5d77210_0, 0;
    %load/vec4 v0x5574f5d77810_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5574f5d77810_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5574f5d77810_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574f5d77210_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5574f5d77810_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5574f5d77810_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5574f5d77810_0, 0;
T_2.5 ;
T_2.3 ;
    %load/vec4 v0x5574f5d772b0_0;
    %load/vec4 v0x5574f5d77210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %vpi_call 4 45 "$display", "[SINK] RX %0d  expected %0d", v0x5574f5d77150_0, v0x5574f5d77610_0 {0 0 0};
    %load/vec4 v0x5574f5d77150_0;
    %load/vec4 v0x5574f5d77610_0;
    %cmp/ne;
    %jmp/0xz  T_2.8, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574f5d77570_0, 0;
T_2.8 ;
    %load/vec4 v0x5574f5d77610_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5574f5d77610_0, 0;
    %load/vec4 v0x5574f5d776b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5574f5d776b0_0, 0;
    %load/vec4 v0x5574f5d776b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574f5d77480_0, 0;
T_2.10 ;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5574f5d50e50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574f5d78790_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5574f5d50e50;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x5574f5d78790_0;
    %inv;
    %store/vec4 v0x5574f5d78790_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5574f5d50e50;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574f5d78850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574f5d78af0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574f5d78850_0, 0, 1;
    %wait E_0x5574f5d4d6f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574f5d78af0_0, 0;
    %wait E_0x5574f5d4d6f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574f5d78af0_0, 0;
T_5.0 ;
    %load/vec4 v0x5574f5d78910_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0x5574f5d4dea0;
    %jmp T_5.0;
T_5.1 ;
    %load/vec4 v0x5574f5d789b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call 2 65 "$display", "\012AXI-STREAM TEST FAILED" {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call 2 67 "$display", "\012AXI-STREAM TEST PASSED" {0 0 0};
T_5.3 ;
    %delay 20000, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_axis_stream.v";
    "axis_add1.v";
    "axis_sink.v";
    "axis_source.v";
