
slaveCom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000408c  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008408c  0008408c  0000c08c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000099c  20070000  00084094  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000037c  2007099c  00084a30  0001099c  2**2
                  ALLOC
  4 .stack        00002000  20070d18  00084dac  0001099c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0001099c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109c5  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000c225  00000000  00000000  00010a20  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002338  00000000  00000000  0001cc45  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00004a40  00000000  00000000  0001ef7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a48  00000000  00000000  000239bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000940  00000000  00000000  00024405  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000173ae  00000000  00000000  00024d45  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000e117  00000000  00000000  0003c0f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000625de  00000000  00000000  0004a20a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000209c  00000000  00000000  000ac7e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072d18 	.word	0x20072d18
   80004:	00080891 	.word	0x00080891
   80008:	0008088d 	.word	0x0008088d
   8000c:	0008088d 	.word	0x0008088d
   80010:	0008088d 	.word	0x0008088d
   80014:	0008088d 	.word	0x0008088d
   80018:	0008088d 	.word	0x0008088d
	...
   8002c:	0008088d 	.word	0x0008088d
   80030:	0008088d 	.word	0x0008088d
   80034:	00000000 	.word	0x00000000
   80038:	0008088d 	.word	0x0008088d
   8003c:	0008088d 	.word	0x0008088d
   80040:	0008088d 	.word	0x0008088d
   80044:	0008088d 	.word	0x0008088d
   80048:	0008088d 	.word	0x0008088d
   8004c:	0008088d 	.word	0x0008088d
   80050:	0008088d 	.word	0x0008088d
   80054:	0008088d 	.word	0x0008088d
   80058:	0008088d 	.word	0x0008088d
   8005c:	0008088d 	.word	0x0008088d
   80060:	0008088d 	.word	0x0008088d
   80064:	0008088d 	.word	0x0008088d
   80068:	00000000 	.word	0x00000000
   8006c:	00080625 	.word	0x00080625
   80070:	00080639 	.word	0x00080639
   80074:	0008064d 	.word	0x0008064d
   80078:	00080661 	.word	0x00080661
	...
   80084:	00080aad 	.word	0x00080aad
   80088:	0008088d 	.word	0x0008088d
   8008c:	0008088d 	.word	0x0008088d
   80090:	0008088d 	.word	0x0008088d
   80094:	0008088d 	.word	0x0008088d
   80098:	00080c5d 	.word	0x00080c5d
   8009c:	0008088d 	.word	0x0008088d
   800a0:	0008088d 	.word	0x0008088d
   800a4:	00000000 	.word	0x00000000
   800a8:	0008088d 	.word	0x0008088d
   800ac:	0008088d 	.word	0x0008088d
   800b0:	0008088d 	.word	0x0008088d
   800b4:	0008088d 	.word	0x0008088d
   800b8:	0008088d 	.word	0x0008088d
   800bc:	0008088d 	.word	0x0008088d
   800c0:	0008088d 	.word	0x0008088d
   800c4:	0008088d 	.word	0x0008088d
   800c8:	0008088d 	.word	0x0008088d
   800cc:	0008088d 	.word	0x0008088d
   800d0:	0008088d 	.word	0x0008088d
   800d4:	0008088d 	.word	0x0008088d
   800d8:	0008088d 	.word	0x0008088d
   800dc:	0008088d 	.word	0x0008088d
   800e0:	0008088d 	.word	0x0008088d
   800e4:	0008088d 	.word	0x0008088d
   800e8:	0008088d 	.word	0x0008088d
   800ec:	0008088d 	.word	0x0008088d
   800f0:	0008088d 	.word	0x0008088d

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	2007099c 	.word	0x2007099c
   80110:	00000000 	.word	0x00000000
   80114:	00084094 	.word	0x00084094

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00084094 	.word	0x00084094
   8013c:	200709a0 	.word	0x200709a0
   80140:	00084094 	.word	0x00084094
   80144:	00000000 	.word	0x00000000

00080148 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80148:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8014a:	480e      	ldr	r0, [pc, #56]	; (80184 <sysclk_init+0x3c>)
   8014c:	4b0e      	ldr	r3, [pc, #56]	; (80188 <sysclk_init+0x40>)
   8014e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80150:	2000      	movs	r0, #0
   80152:	213e      	movs	r1, #62	; 0x3e
   80154:	4b0d      	ldr	r3, [pc, #52]	; (8018c <sysclk_init+0x44>)
   80156:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80158:	4c0d      	ldr	r4, [pc, #52]	; (80190 <sysclk_init+0x48>)
   8015a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   8015c:	2800      	cmp	r0, #0
   8015e:	d0fc      	beq.n	8015a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80160:	4b0c      	ldr	r3, [pc, #48]	; (80194 <sysclk_init+0x4c>)
   80162:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80164:	4a0c      	ldr	r2, [pc, #48]	; (80198 <sysclk_init+0x50>)
   80166:	4b0d      	ldr	r3, [pc, #52]	; (8019c <sysclk_init+0x54>)
   80168:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8016a:	4c0d      	ldr	r4, [pc, #52]	; (801a0 <sysclk_init+0x58>)
   8016c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8016e:	2800      	cmp	r0, #0
   80170:	d0fc      	beq.n	8016c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80172:	2010      	movs	r0, #16
   80174:	4b0b      	ldr	r3, [pc, #44]	; (801a4 <sysclk_init+0x5c>)
   80176:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80178:	4b0b      	ldr	r3, [pc, #44]	; (801a8 <sysclk_init+0x60>)
   8017a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8017c:	4801      	ldr	r0, [pc, #4]	; (80184 <sysclk_init+0x3c>)
   8017e:	4b02      	ldr	r3, [pc, #8]	; (80188 <sysclk_init+0x40>)
   80180:	4798      	blx	r3
   80182:	bd10      	pop	{r4, pc}
   80184:	0501bd00 	.word	0x0501bd00
   80188:	200700a5 	.word	0x200700a5
   8018c:	000806d9 	.word	0x000806d9
   80190:	0008072d 	.word	0x0008072d
   80194:	0008073d 	.word	0x0008073d
   80198:	200d3f01 	.word	0x200d3f01
   8019c:	400e0600 	.word	0x400e0600
   801a0:	0008074d 	.word	0x0008074d
   801a4:	00080675 	.word	0x00080675
   801a8:	00080941 	.word	0x00080941

000801ac <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   801ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   801b0:	b083      	sub	sp, #12
   801b2:	4605      	mov	r5, r0
	while (len) {
   801b4:	4690      	mov	r8, r2
   801b6:	2a00      	cmp	r2, #0
   801b8:	d047      	beq.n	8024a <usart_serial_read_packet+0x9e>
   801ba:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   801bc:	4f25      	ldr	r7, [pc, #148]	; (80254 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   801be:	4c26      	ldr	r4, [pc, #152]	; (80258 <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   801c0:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 8026c <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   801c4:	f8df b094 	ldr.w	fp, [pc, #148]	; 8025c <usart_serial_read_packet+0xb0>
   801c8:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   801cc:	2300      	movs	r3, #0
   801ce:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   801d0:	4b22      	ldr	r3, [pc, #136]	; (8025c <usart_serial_read_packet+0xb0>)
   801d2:	429d      	cmp	r5, r3
   801d4:	d106      	bne.n	801e4 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   801d6:	4658      	mov	r0, fp
   801d8:	4649      	mov	r1, r9
   801da:	4b21      	ldr	r3, [pc, #132]	; (80260 <usart_serial_read_packet+0xb4>)
   801dc:	4798      	blx	r3
   801de:	2800      	cmp	r0, #0
   801e0:	d1f9      	bne.n	801d6 <usart_serial_read_packet+0x2a>
   801e2:	e019      	b.n	80218 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   801e4:	4b1f      	ldr	r3, [pc, #124]	; (80264 <usart_serial_read_packet+0xb8>)
   801e6:	429d      	cmp	r5, r3
   801e8:	d109      	bne.n	801fe <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   801ea:	4699      	mov	r9, r3
   801ec:	4648      	mov	r0, r9
   801ee:	a901      	add	r1, sp, #4
   801f0:	47a0      	blx	r4
   801f2:	2800      	cmp	r0, #0
   801f4:	d1fa      	bne.n	801ec <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   801f6:	9b01      	ldr	r3, [sp, #4]
   801f8:	f806 3c01 	strb.w	r3, [r6, #-1]
   801fc:	e017      	b.n	8022e <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   801fe:	4b1a      	ldr	r3, [pc, #104]	; (80268 <usart_serial_read_packet+0xbc>)
   80200:	429d      	cmp	r5, r3
   80202:	d109      	bne.n	80218 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   80204:	4699      	mov	r9, r3
   80206:	4648      	mov	r0, r9
   80208:	a901      	add	r1, sp, #4
   8020a:	47a0      	blx	r4
   8020c:	2800      	cmp	r0, #0
   8020e:	d1fa      	bne.n	80206 <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   80210:	9b01      	ldr	r3, [sp, #4]
   80212:	f806 3c01 	strb.w	r3, [r6, #-1]
   80216:	e014      	b.n	80242 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80218:	4555      	cmp	r5, sl
   8021a:	d108      	bne.n	8022e <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   8021c:	4650      	mov	r0, sl
   8021e:	a901      	add	r1, sp, #4
   80220:	47a0      	blx	r4
   80222:	2800      	cmp	r0, #0
   80224:	d1fa      	bne.n	8021c <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   80226:	9b01      	ldr	r3, [sp, #4]
   80228:	f806 3c01 	strb.w	r3, [r6, #-1]
   8022c:	e009      	b.n	80242 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8022e:	42bd      	cmp	r5, r7
   80230:	d107      	bne.n	80242 <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   80232:	4638      	mov	r0, r7
   80234:	a901      	add	r1, sp, #4
   80236:	47a0      	blx	r4
   80238:	2800      	cmp	r0, #0
   8023a:	d1fa      	bne.n	80232 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   8023c:	9b01      	ldr	r3, [sp, #4]
   8023e:	f806 3c01 	strb.w	r3, [r6, #-1]
   80242:	3601      	adds	r6, #1
   80244:	f1b8 0801 	subs.w	r8, r8, #1
   80248:	d1be      	bne.n	801c8 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   8024a:	2000      	movs	r0, #0
   8024c:	b003      	add	sp, #12
   8024e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80252:	bf00      	nop
   80254:	400a4000 	.word	0x400a4000
   80258:	00080875 	.word	0x00080875
   8025c:	400e0800 	.word	0x400e0800
   80260:	0008084d 	.word	0x0008084d
   80264:	40098000 	.word	0x40098000
   80268:	4009c000 	.word	0x4009c000
   8026c:	400a0000 	.word	0x400a0000

00080270 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80274:	460c      	mov	r4, r1
   80276:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80278:	b960      	cbnz	r0, 80294 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   8027a:	2a00      	cmp	r2, #0
   8027c:	dd0e      	ble.n	8029c <_read+0x2c>
   8027e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80280:	4e09      	ldr	r6, [pc, #36]	; (802a8 <_read+0x38>)
   80282:	4d0a      	ldr	r5, [pc, #40]	; (802ac <_read+0x3c>)
   80284:	6830      	ldr	r0, [r6, #0]
   80286:	4621      	mov	r1, r4
   80288:	682b      	ldr	r3, [r5, #0]
   8028a:	4798      	blx	r3
		ptr++;
   8028c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8028e:	42bc      	cmp	r4, r7
   80290:	d1f8      	bne.n	80284 <_read+0x14>
   80292:	e006      	b.n	802a2 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80294:	f04f 30ff 	mov.w	r0, #4294967295
   80298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   8029c:	2000      	movs	r0, #0
   8029e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   802a2:	4640      	mov	r0, r8
	}
	return nChars;
}
   802a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   802a8:	20070b08 	.word	0x20070b08
   802ac:	20070b00 	.word	0x20070b00

000802b0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   802b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   802b4:	460e      	mov	r6, r1
   802b6:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   802b8:	3801      	subs	r0, #1
   802ba:	2802      	cmp	r0, #2
   802bc:	d80f      	bhi.n	802de <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   802be:	b192      	cbz	r2, 802e6 <_write+0x36>
   802c0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   802c2:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80300 <_write+0x50>
   802c6:	4f0d      	ldr	r7, [pc, #52]	; (802fc <_write+0x4c>)
   802c8:	f8d8 0000 	ldr.w	r0, [r8]
   802cc:	5d31      	ldrb	r1, [r6, r4]
   802ce:	683b      	ldr	r3, [r7, #0]
   802d0:	4798      	blx	r3
   802d2:	2800      	cmp	r0, #0
   802d4:	db0a      	blt.n	802ec <_write+0x3c>
			return -1;
		}
		++nChars;
   802d6:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   802d8:	42a5      	cmp	r5, r4
   802da:	d1f5      	bne.n	802c8 <_write+0x18>
   802dc:	e00a      	b.n	802f4 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   802de:	f04f 30ff 	mov.w	r0, #4294967295
   802e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   802e6:	2000      	movs	r0, #0
   802e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   802ec:	f04f 30ff 	mov.w	r0, #4294967295
   802f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   802f4:	4620      	mov	r0, r4
	}
	return nChars;
}
   802f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   802fa:	bf00      	nop
   802fc:	20070b04 	.word	0x20070b04
   80300:	20070b08 	.word	0x20070b08

00080304 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80304:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80306:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8030a:	4b22      	ldr	r3, [pc, #136]	; (80394 <board_init+0x90>)
   8030c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8030e:	200b      	movs	r0, #11
   80310:	4c21      	ldr	r4, [pc, #132]	; (80398 <board_init+0x94>)
   80312:	47a0      	blx	r4
   80314:	200c      	movs	r0, #12
   80316:	47a0      	blx	r4
   80318:	200d      	movs	r0, #13
   8031a:	47a0      	blx	r4
   8031c:	200e      	movs	r0, #14
   8031e:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80320:	203b      	movs	r0, #59	; 0x3b
   80322:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80326:	4c1d      	ldr	r4, [pc, #116]	; (8039c <board_init+0x98>)
   80328:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8032a:	2055      	movs	r0, #85	; 0x55
   8032c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80330:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80332:	2056      	movs	r0, #86	; 0x56
   80334:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80338:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8033a:	2068      	movs	r0, #104	; 0x68
   8033c:	4918      	ldr	r1, [pc, #96]	; (803a0 <board_init+0x9c>)
   8033e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80340:	205c      	movs	r0, #92	; 0x5c
   80342:	4918      	ldr	r1, [pc, #96]	; (803a4 <board_init+0xa0>)
   80344:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80346:	4818      	ldr	r0, [pc, #96]	; (803a8 <board_init+0xa4>)
   80348:	f44f 7140 	mov.w	r1, #768	; 0x300
   8034c:	4a17      	ldr	r2, [pc, #92]	; (803ac <board_init+0xa8>)
   8034e:	4b18      	ldr	r3, [pc, #96]	; (803b0 <board_init+0xac>)
   80350:	4798      	blx	r3
		gpio_configure_pin(SPI1_NPCS3_GPIO, SPI1_NPCS3_FLAGS);
#   endif
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
   80352:	2011      	movs	r0, #17
   80354:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80358:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
   8035a:	2012      	movs	r0, #18
   8035c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80360:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_TWI1
	gpio_configure_pin(TWI1_DATA_GPIO, TWI1_DATA_FLAGS);
   80362:	202c      	movs	r0, #44	; 0x2c
   80364:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80368:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
   8036a:	202d      	movs	r0, #45	; 0x2d
   8036c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80370:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
   80372:	200a      	movs	r0, #10
   80374:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80378:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
   8037a:	200b      	movs	r0, #11
   8037c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80380:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80382:	202b      	movs	r0, #43	; 0x2b
   80384:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80388:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   8038a:	202a      	movs	r0, #42	; 0x2a
   8038c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80390:	47a0      	blx	r4
   80392:	bd10      	pop	{r4, pc}
   80394:	400e1a50 	.word	0x400e1a50
   80398:	0008075d 	.word	0x0008075d
   8039c:	00080459 	.word	0x00080459
   803a0:	28000079 	.word	0x28000079
   803a4:	28000001 	.word	0x28000001
   803a8:	400e0e00 	.word	0x400e0e00
   803ac:	08000001 	.word	0x08000001
   803b0:	0008052d 	.word	0x0008052d

000803b4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   803b4:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   803b6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   803ba:	d016      	beq.n	803ea <pio_set_peripheral+0x36>
   803bc:	d804      	bhi.n	803c8 <pio_set_peripheral+0x14>
   803be:	b1c1      	cbz	r1, 803f2 <pio_set_peripheral+0x3e>
   803c0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   803c4:	d00a      	beq.n	803dc <pio_set_peripheral+0x28>
   803c6:	e013      	b.n	803f0 <pio_set_peripheral+0x3c>
   803c8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   803cc:	d011      	beq.n	803f2 <pio_set_peripheral+0x3e>
   803ce:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   803d2:	d00e      	beq.n	803f2 <pio_set_peripheral+0x3e>
   803d4:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   803d8:	d10a      	bne.n	803f0 <pio_set_peripheral+0x3c>
   803da:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   803dc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   803de:	6f01      	ldr	r1, [r0, #112]	; 0x70
   803e0:	400b      	ands	r3, r1
   803e2:	ea23 0302 	bic.w	r3, r3, r2
   803e6:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   803e8:	e002      	b.n	803f0 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   803ea:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   803ec:	4313      	orrs	r3, r2
   803ee:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   803f0:	6042      	str	r2, [r0, #4]
   803f2:	4770      	bx	lr

000803f4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   803f4:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   803f6:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   803fa:	bf14      	ite	ne
   803fc:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   803fe:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80400:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80404:	bf14      	ite	ne
   80406:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80408:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8040a:	f012 0f02 	tst.w	r2, #2
   8040e:	d002      	beq.n	80416 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80410:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80414:	e004      	b.n	80420 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80416:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   8041a:	bf18      	it	ne
   8041c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80420:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80422:	6001      	str	r1, [r0, #0]
   80424:	4770      	bx	lr
   80426:	bf00      	nop

00080428 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80428:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8042a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8042c:	9c01      	ldr	r4, [sp, #4]
   8042e:	b10c      	cbz	r4, 80434 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80430:	6641      	str	r1, [r0, #100]	; 0x64
   80432:	e000      	b.n	80436 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80434:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80436:	b10b      	cbz	r3, 8043c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80438:	6501      	str	r1, [r0, #80]	; 0x50
   8043a:	e000      	b.n	8043e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   8043c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   8043e:	b10a      	cbz	r2, 80444 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80440:	6301      	str	r1, [r0, #48]	; 0x30
   80442:	e000      	b.n	80446 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80444:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80446:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80448:	6001      	str	r1, [r0, #0]
}
   8044a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8044e:	4770      	bx	lr

00080450 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80450:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80452:	4770      	bx	lr

00080454 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80454:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80456:	4770      	bx	lr

00080458 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80458:	b570      	push	{r4, r5, r6, lr}
   8045a:	b082      	sub	sp, #8
   8045c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8045e:	0944      	lsrs	r4, r0, #5
   80460:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   80464:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80468:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8046a:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   8046e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80472:	d030      	beq.n	804d6 <pio_configure_pin+0x7e>
   80474:	d806      	bhi.n	80484 <pio_configure_pin+0x2c>
   80476:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8047a:	d00a      	beq.n	80492 <pio_configure_pin+0x3a>
   8047c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80480:	d018      	beq.n	804b4 <pio_configure_pin+0x5c>
   80482:	e049      	b.n	80518 <pio_configure_pin+0xc0>
   80484:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80488:	d030      	beq.n	804ec <pio_configure_pin+0x94>
   8048a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8048e:	d02d      	beq.n	804ec <pio_configure_pin+0x94>
   80490:	e042      	b.n	80518 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80492:	f000 001f 	and.w	r0, r0, #31
   80496:	2401      	movs	r4, #1
   80498:	4084      	lsls	r4, r0
   8049a:	4630      	mov	r0, r6
   8049c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   804a0:	4622      	mov	r2, r4
   804a2:	4b1f      	ldr	r3, [pc, #124]	; (80520 <pio_configure_pin+0xc8>)
   804a4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   804a6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   804aa:	bf14      	ite	ne
   804ac:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   804ae:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   804b0:	2001      	movs	r0, #1
   804b2:	e032      	b.n	8051a <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   804b4:	f000 001f 	and.w	r0, r0, #31
   804b8:	2401      	movs	r4, #1
   804ba:	4084      	lsls	r4, r0
   804bc:	4630      	mov	r0, r6
   804be:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   804c2:	4622      	mov	r2, r4
   804c4:	4b16      	ldr	r3, [pc, #88]	; (80520 <pio_configure_pin+0xc8>)
   804c6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   804c8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   804cc:	bf14      	ite	ne
   804ce:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   804d0:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   804d2:	2001      	movs	r0, #1
   804d4:	e021      	b.n	8051a <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   804d6:	f000 011f 	and.w	r1, r0, #31
   804da:	2401      	movs	r4, #1
   804dc:	4630      	mov	r0, r6
   804de:	fa04 f101 	lsl.w	r1, r4, r1
   804e2:	462a      	mov	r2, r5
   804e4:	4b0f      	ldr	r3, [pc, #60]	; (80524 <pio_configure_pin+0xcc>)
   804e6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   804e8:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   804ea:	e016      	b.n	8051a <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   804ec:	f000 011f 	and.w	r1, r0, #31
   804f0:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   804f2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   804f6:	ea05 0304 	and.w	r3, r5, r4
   804fa:	9300      	str	r3, [sp, #0]
   804fc:	4630      	mov	r0, r6
   804fe:	fa04 f101 	lsl.w	r1, r4, r1
   80502:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80506:	bf14      	ite	ne
   80508:	2200      	movne	r2, #0
   8050a:	2201      	moveq	r2, #1
   8050c:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80510:	4d05      	ldr	r5, [pc, #20]	; (80528 <pio_configure_pin+0xd0>)
   80512:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80514:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80516:	e000      	b.n	8051a <pio_configure_pin+0xc2>

	default:
		return 0;
   80518:	2000      	movs	r0, #0
	}

	return 1;
}
   8051a:	b002      	add	sp, #8
   8051c:	bd70      	pop	{r4, r5, r6, pc}
   8051e:	bf00      	nop
   80520:	000803b5 	.word	0x000803b5
   80524:	000803f5 	.word	0x000803f5
   80528:	00080429 	.word	0x00080429

0008052c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   8052c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8052e:	b083      	sub	sp, #12
   80530:	4607      	mov	r7, r0
   80532:	460e      	mov	r6, r1
   80534:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80536:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   8053a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8053e:	d026      	beq.n	8058e <pio_configure_pin_group+0x62>
   80540:	d806      	bhi.n	80550 <pio_configure_pin_group+0x24>
   80542:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80546:	d00a      	beq.n	8055e <pio_configure_pin_group+0x32>
   80548:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   8054c:	d013      	beq.n	80576 <pio_configure_pin_group+0x4a>
   8054e:	e034      	b.n	805ba <pio_configure_pin_group+0x8e>
   80550:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80554:	d01f      	beq.n	80596 <pio_configure_pin_group+0x6a>
   80556:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8055a:	d01c      	beq.n	80596 <pio_configure_pin_group+0x6a>
   8055c:	e02d      	b.n	805ba <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8055e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80562:	4632      	mov	r2, r6
   80564:	4b16      	ldr	r3, [pc, #88]	; (805c0 <pio_configure_pin_group+0x94>)
   80566:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80568:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8056c:	bf14      	ite	ne
   8056e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80570:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80572:	2001      	movs	r0, #1
   80574:	e022      	b.n	805bc <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80576:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8057a:	4632      	mov	r2, r6
   8057c:	4b10      	ldr	r3, [pc, #64]	; (805c0 <pio_configure_pin_group+0x94>)
   8057e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80580:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80584:	bf14      	ite	ne
   80586:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80588:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8058a:	2001      	movs	r0, #1
   8058c:	e016      	b.n	805bc <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8058e:	4b0d      	ldr	r3, [pc, #52]	; (805c4 <pio_configure_pin_group+0x98>)
   80590:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80592:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80594:	e012      	b.n	805bc <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80596:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   8059a:	f005 0301 	and.w	r3, r5, #1
   8059e:	9300      	str	r3, [sp, #0]
   805a0:	4638      	mov	r0, r7
   805a2:	4631      	mov	r1, r6
   805a4:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   805a8:	bf14      	ite	ne
   805aa:	2200      	movne	r2, #0
   805ac:	2201      	moveq	r2, #1
   805ae:	f3c5 0380 	ubfx	r3, r5, #2, #1
   805b2:	4c05      	ldr	r4, [pc, #20]	; (805c8 <pio_configure_pin_group+0x9c>)
   805b4:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   805b6:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   805b8:	e000      	b.n	805bc <pio_configure_pin_group+0x90>

	default:
		return 0;
   805ba:	2000      	movs	r0, #0
	}

	return 1;
}
   805bc:	b003      	add	sp, #12
   805be:	bdf0      	pop	{r4, r5, r6, r7, pc}
   805c0:	000803b5 	.word	0x000803b5
   805c4:	000803f5 	.word	0x000803f5
   805c8:	00080429 	.word	0x00080429

000805cc <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   805cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   805d0:	4604      	mov	r4, r0
   805d2:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   805d4:	4b10      	ldr	r3, [pc, #64]	; (80618 <pio_handler_process+0x4c>)
   805d6:	4798      	blx	r3
   805d8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   805da:	4620      	mov	r0, r4
   805dc:	4b0f      	ldr	r3, [pc, #60]	; (8061c <pio_handler_process+0x50>)
   805de:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   805e0:	4005      	ands	r5, r0
   805e2:	d017      	beq.n	80614 <pio_handler_process+0x48>
   805e4:	4f0e      	ldr	r7, [pc, #56]	; (80620 <pio_handler_process+0x54>)
   805e6:	f107 040c 	add.w	r4, r7, #12
   805ea:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   805ec:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   805f0:	42b3      	cmp	r3, r6
   805f2:	d10a      	bne.n	8060a <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   805f4:	f854 1c08 	ldr.w	r1, [r4, #-8]
   805f8:	4229      	tst	r1, r5
   805fa:	d006      	beq.n	8060a <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   805fc:	6823      	ldr	r3, [r4, #0]
   805fe:	4630      	mov	r0, r6
   80600:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80602:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80606:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   8060a:	42bc      	cmp	r4, r7
   8060c:	d002      	beq.n	80614 <pio_handler_process+0x48>
   8060e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80610:	2d00      	cmp	r5, #0
   80612:	d1eb      	bne.n	805ec <pio_handler_process+0x20>
   80614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80618:	00080451 	.word	0x00080451
   8061c:	00080455 	.word	0x00080455
   80620:	200709b8 	.word	0x200709b8

00080624 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80624:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80626:	4802      	ldr	r0, [pc, #8]	; (80630 <PIOA_Handler+0xc>)
   80628:	210b      	movs	r1, #11
   8062a:	4b02      	ldr	r3, [pc, #8]	; (80634 <PIOA_Handler+0x10>)
   8062c:	4798      	blx	r3
   8062e:	bd08      	pop	{r3, pc}
   80630:	400e0e00 	.word	0x400e0e00
   80634:	000805cd 	.word	0x000805cd

00080638 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80638:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8063a:	4802      	ldr	r0, [pc, #8]	; (80644 <PIOB_Handler+0xc>)
   8063c:	210c      	movs	r1, #12
   8063e:	4b02      	ldr	r3, [pc, #8]	; (80648 <PIOB_Handler+0x10>)
   80640:	4798      	blx	r3
   80642:	bd08      	pop	{r3, pc}
   80644:	400e1000 	.word	0x400e1000
   80648:	000805cd 	.word	0x000805cd

0008064c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   8064c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8064e:	4802      	ldr	r0, [pc, #8]	; (80658 <PIOC_Handler+0xc>)
   80650:	210d      	movs	r1, #13
   80652:	4b02      	ldr	r3, [pc, #8]	; (8065c <PIOC_Handler+0x10>)
   80654:	4798      	blx	r3
   80656:	bd08      	pop	{r3, pc}
   80658:	400e1200 	.word	0x400e1200
   8065c:	000805cd 	.word	0x000805cd

00080660 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80660:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80662:	4802      	ldr	r0, [pc, #8]	; (8066c <PIOD_Handler+0xc>)
   80664:	210e      	movs	r1, #14
   80666:	4b02      	ldr	r3, [pc, #8]	; (80670 <PIOD_Handler+0x10>)
   80668:	4798      	blx	r3
   8066a:	bd08      	pop	{r3, pc}
   8066c:	400e1400 	.word	0x400e1400
   80670:	000805cd 	.word	0x000805cd

00080674 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80674:	4b17      	ldr	r3, [pc, #92]	; (806d4 <pmc_switch_mck_to_pllack+0x60>)
   80676:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80678:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   8067c:	4310      	orrs	r0, r2
   8067e:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80680:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80682:	f013 0f08 	tst.w	r3, #8
   80686:	d109      	bne.n	8069c <pmc_switch_mck_to_pllack+0x28>
   80688:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8068c:	4911      	ldr	r1, [pc, #68]	; (806d4 <pmc_switch_mck_to_pllack+0x60>)
   8068e:	e001      	b.n	80694 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80690:	3b01      	subs	r3, #1
   80692:	d019      	beq.n	806c8 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80694:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80696:	f012 0f08 	tst.w	r2, #8
   8069a:	d0f9      	beq.n	80690 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   8069c:	4b0d      	ldr	r3, [pc, #52]	; (806d4 <pmc_switch_mck_to_pllack+0x60>)
   8069e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   806a0:	f022 0203 	bic.w	r2, r2, #3
   806a4:	f042 0202 	orr.w	r2, r2, #2
   806a8:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   806aa:	6e98      	ldr	r0, [r3, #104]	; 0x68
   806ac:	f010 0008 	ands.w	r0, r0, #8
   806b0:	d10c      	bne.n	806cc <pmc_switch_mck_to_pllack+0x58>
   806b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   806b6:	4907      	ldr	r1, [pc, #28]	; (806d4 <pmc_switch_mck_to_pllack+0x60>)
   806b8:	e001      	b.n	806be <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   806ba:	3b01      	subs	r3, #1
   806bc:	d008      	beq.n	806d0 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   806be:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   806c0:	f012 0f08 	tst.w	r2, #8
   806c4:	d0f9      	beq.n	806ba <pmc_switch_mck_to_pllack+0x46>
   806c6:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   806c8:	2001      	movs	r0, #1
   806ca:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   806cc:	2000      	movs	r0, #0
   806ce:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   806d0:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   806d2:	4770      	bx	lr
   806d4:	400e0600 	.word	0x400e0600

000806d8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   806d8:	b138      	cbz	r0, 806ea <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   806da:	4911      	ldr	r1, [pc, #68]	; (80720 <pmc_switch_mainck_to_xtal+0x48>)
   806dc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   806de:	4a11      	ldr	r2, [pc, #68]	; (80724 <pmc_switch_mainck_to_xtal+0x4c>)
   806e0:	401a      	ands	r2, r3
   806e2:	4b11      	ldr	r3, [pc, #68]	; (80728 <pmc_switch_mainck_to_xtal+0x50>)
   806e4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   806e6:	620b      	str	r3, [r1, #32]
   806e8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   806ea:	4a0d      	ldr	r2, [pc, #52]	; (80720 <pmc_switch_mainck_to_xtal+0x48>)
   806ec:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   806ee:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   806f2:	f023 0303 	bic.w	r3, r3, #3
   806f6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   806fa:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   806fe:	0209      	lsls	r1, r1, #8
   80700:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80702:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80704:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80706:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80708:	f013 0f01 	tst.w	r3, #1
   8070c:	d0fb      	beq.n	80706 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8070e:	4a04      	ldr	r2, [pc, #16]	; (80720 <pmc_switch_mainck_to_xtal+0x48>)
   80710:	6a13      	ldr	r3, [r2, #32]
   80712:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80716:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8071a:	6213      	str	r3, [r2, #32]
   8071c:	4770      	bx	lr
   8071e:	bf00      	nop
   80720:	400e0600 	.word	0x400e0600
   80724:	fec8fffc 	.word	0xfec8fffc
   80728:	01370002 	.word	0x01370002

0008072c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   8072c:	4b02      	ldr	r3, [pc, #8]	; (80738 <pmc_osc_is_ready_mainck+0xc>)
   8072e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80730:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80734:	4770      	bx	lr
   80736:	bf00      	nop
   80738:	400e0600 	.word	0x400e0600

0008073c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   8073c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80740:	4b01      	ldr	r3, [pc, #4]	; (80748 <pmc_disable_pllack+0xc>)
   80742:	629a      	str	r2, [r3, #40]	; 0x28
   80744:	4770      	bx	lr
   80746:	bf00      	nop
   80748:	400e0600 	.word	0x400e0600

0008074c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   8074c:	4b02      	ldr	r3, [pc, #8]	; (80758 <pmc_is_locked_pllack+0xc>)
   8074e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80750:	f000 0002 	and.w	r0, r0, #2
   80754:	4770      	bx	lr
   80756:	bf00      	nop
   80758:	400e0600 	.word	0x400e0600

0008075c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   8075c:	282c      	cmp	r0, #44	; 0x2c
   8075e:	d820      	bhi.n	807a2 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80760:	281f      	cmp	r0, #31
   80762:	d80d      	bhi.n	80780 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80764:	4b12      	ldr	r3, [pc, #72]	; (807b0 <pmc_enable_periph_clk+0x54>)
   80766:	699a      	ldr	r2, [r3, #24]
   80768:	2301      	movs	r3, #1
   8076a:	4083      	lsls	r3, r0
   8076c:	401a      	ands	r2, r3
   8076e:	4293      	cmp	r3, r2
   80770:	d019      	beq.n	807a6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80772:	2301      	movs	r3, #1
   80774:	fa03 f000 	lsl.w	r0, r3, r0
   80778:	4b0d      	ldr	r3, [pc, #52]	; (807b0 <pmc_enable_periph_clk+0x54>)
   8077a:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8077c:	2000      	movs	r0, #0
   8077e:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80780:	4b0b      	ldr	r3, [pc, #44]	; (807b0 <pmc_enable_periph_clk+0x54>)
   80782:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   80786:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80788:	2301      	movs	r3, #1
   8078a:	4083      	lsls	r3, r0
   8078c:	401a      	ands	r2, r3
   8078e:	4293      	cmp	r3, r2
   80790:	d00b      	beq.n	807aa <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80792:	2301      	movs	r3, #1
   80794:	fa03 f000 	lsl.w	r0, r3, r0
   80798:	4b05      	ldr	r3, [pc, #20]	; (807b0 <pmc_enable_periph_clk+0x54>)
   8079a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   8079e:	2000      	movs	r0, #0
   807a0:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   807a2:	2001      	movs	r0, #1
   807a4:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   807a6:	2000      	movs	r0, #0
   807a8:	4770      	bx	lr
   807aa:	2000      	movs	r0, #0
}
   807ac:	4770      	bx	lr
   807ae:	bf00      	nop
   807b0:	400e0600 	.word	0x400e0600

000807b4 <twi_enable_interrupt>:
 * \param ul_sources Interrupts to be enabled.
 */
void twi_enable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
	/* Enable the specified interrupts */
	p_twi->TWI_IER = ul_sources;
   807b4:	6241      	str	r1, [r0, #36]	; 0x24
   807b6:	4770      	bx	lr

000807b8 <twi_disable_interrupt>:
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
   807b8:	6281      	str	r1, [r0, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
   807ba:	6a03      	ldr	r3, [r0, #32]
   807bc:	4770      	bx	lr
   807be:	bf00      	nop

000807c0 <twi_get_interrupt_status>:
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
	return p_twi->TWI_SR;
   807c0:	6a00      	ldr	r0, [r0, #32]
}
   807c2:	4770      	bx	lr

000807c4 <twi_read_byte>:
 *
 * \return The byte read.
 */
uint8_t twi_read_byte(Twi *p_twi)
{
	return p_twi->TWI_RHR;
   807c4:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
   807c6:	b2c0      	uxtb	r0, r0
   807c8:	4770      	bx	lr
   807ca:	bf00      	nop

000807cc <twi_write_byte>:
 * \param p_twi Pointer to a TWI instance.
 * \param byte The byte to send.
 */
void twi_write_byte(Twi *p_twi, uint8_t uc_byte)
{
	p_twi->TWI_THR = uc_byte;
   807cc:	6341      	str	r1, [r0, #52]	; 0x34
   807ce:	4770      	bx	lr

000807d0 <twi_enable_slave_mode>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_slave_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   807d0:	2308      	movs	r3, #8
   807d2:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   807d4:	2320      	movs	r3, #32
   807d6:	6003      	str	r3, [r0, #0]

	/* Set Slave Enable bit */
	p_twi->TWI_CR = TWI_CR_SVEN;
   807d8:	2310      	movs	r3, #16
   807da:	6003      	str	r3, [r0, #0]
   807dc:	4770      	bx	lr
   807de:	bf00      	nop

000807e0 <twi_slave_init>:
 * \param ul_device_addr Device address of the SAM slave device on the I2C bus.
 */
void twi_slave_init(Twi *p_twi, uint32_t ul_device_addr)
{
	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   807e0:	f04f 33ff 	mov.w	r3, #4294967295
   807e4:	6283      	str	r3, [r0, #40]	; 0x28
	p_twi->TWI_SR;
   807e6:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   807e8:	2380      	movs	r3, #128	; 0x80
   807ea:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   807ec:	6b03      	ldr	r3, [r0, #48]	; 0x30

	/* Reset TWI */
	twi_reset(p_twi);

	/* Set slave address in slave mode */
	p_twi->TWI_SMR = TWI_SMR_SADR(ul_device_addr);
   807ee:	0409      	lsls	r1, r1, #16
   807f0:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
   807f4:	6081      	str	r1, [r0, #8]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_slave_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   807f6:	2308      	movs	r3, #8
   807f8:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   807fa:	2320      	movs	r3, #32
   807fc:	6003      	str	r3, [r0, #0]

	/* Set Slave Enable bit */
	p_twi->TWI_CR = TWI_CR_SVEN;
   807fe:	2310      	movs	r3, #16
   80800:	6003      	str	r3, [r0, #0]
   80802:	4770      	bx	lr

00080804 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80804:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80806:	23ac      	movs	r3, #172	; 0xac
   80808:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   8080a:	680a      	ldr	r2, [r1, #0]
   8080c:	684b      	ldr	r3, [r1, #4]
   8080e:	fbb2 f3f3 	udiv	r3, r2, r3
   80812:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80814:	1e5c      	subs	r4, r3, #1
   80816:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   8081a:	4294      	cmp	r4, r2
   8081c:	d80a      	bhi.n	80834 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   8081e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80820:	688b      	ldr	r3, [r1, #8]
   80822:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80824:	f240 2302 	movw	r3, #514	; 0x202
   80828:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   8082c:	2350      	movs	r3, #80	; 0x50
   8082e:	6003      	str	r3, [r0, #0]

	return 0;
   80830:	2000      	movs	r0, #0
   80832:	e000      	b.n	80836 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   80834:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   80836:	f85d 4b04 	ldr.w	r4, [sp], #4
   8083a:	4770      	bx	lr

0008083c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   8083c:	6943      	ldr	r3, [r0, #20]
   8083e:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80842:	bf1a      	itte	ne
   80844:	61c1      	strne	r1, [r0, #28]
	return 0;
   80846:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   80848:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   8084a:	4770      	bx	lr

0008084c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   8084c:	6943      	ldr	r3, [r0, #20]
   8084e:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80852:	bf1d      	ittte	ne
   80854:	6983      	ldrne	r3, [r0, #24]
   80856:	700b      	strbne	r3, [r1, #0]
	return 0;
   80858:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   8085a:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   8085c:	4770      	bx	lr
   8085e:	bf00      	nop

00080860 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80860:	6943      	ldr	r3, [r0, #20]
   80862:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80866:	bf1d      	ittte	ne
   80868:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   8086c:	61c1      	strne	r1, [r0, #28]
	return 0;
   8086e:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   80870:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   80872:	4770      	bx	lr

00080874 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80874:	6943      	ldr	r3, [r0, #20]
   80876:	f013 0f01 	tst.w	r3, #1
   8087a:	d005      	beq.n	80888 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   8087c:	6983      	ldr	r3, [r0, #24]
   8087e:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80882:	600b      	str	r3, [r1, #0]

	return 0;
   80884:	2000      	movs	r0, #0
   80886:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80888:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   8088a:	4770      	bx	lr

0008088c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   8088c:	e7fe      	b.n	8088c <Dummy_Handler>
   8088e:	bf00      	nop

00080890 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80890:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80892:	4b1e      	ldr	r3, [pc, #120]	; (8090c <Reset_Handler+0x7c>)
   80894:	4a1e      	ldr	r2, [pc, #120]	; (80910 <Reset_Handler+0x80>)
   80896:	429a      	cmp	r2, r3
   80898:	d003      	beq.n	808a2 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   8089a:	4b1e      	ldr	r3, [pc, #120]	; (80914 <Reset_Handler+0x84>)
   8089c:	4a1b      	ldr	r2, [pc, #108]	; (8090c <Reset_Handler+0x7c>)
   8089e:	429a      	cmp	r2, r3
   808a0:	d304      	bcc.n	808ac <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   808a2:	4b1d      	ldr	r3, [pc, #116]	; (80918 <Reset_Handler+0x88>)
   808a4:	4a1d      	ldr	r2, [pc, #116]	; (8091c <Reset_Handler+0x8c>)
   808a6:	429a      	cmp	r2, r3
   808a8:	d30f      	bcc.n	808ca <Reset_Handler+0x3a>
   808aa:	e01a      	b.n	808e2 <Reset_Handler+0x52>
   808ac:	4b1c      	ldr	r3, [pc, #112]	; (80920 <Reset_Handler+0x90>)
   808ae:	4c1d      	ldr	r4, [pc, #116]	; (80924 <Reset_Handler+0x94>)
   808b0:	1ae4      	subs	r4, r4, r3
   808b2:	f024 0403 	bic.w	r4, r4, #3
   808b6:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   808b8:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   808ba:	4814      	ldr	r0, [pc, #80]	; (8090c <Reset_Handler+0x7c>)
   808bc:	4914      	ldr	r1, [pc, #80]	; (80910 <Reset_Handler+0x80>)
   808be:	585a      	ldr	r2, [r3, r1]
   808c0:	501a      	str	r2, [r3, r0]
   808c2:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   808c4:	42a3      	cmp	r3, r4
   808c6:	d1fa      	bne.n	808be <Reset_Handler+0x2e>
   808c8:	e7eb      	b.n	808a2 <Reset_Handler+0x12>
   808ca:	4b17      	ldr	r3, [pc, #92]	; (80928 <Reset_Handler+0x98>)
   808cc:	4917      	ldr	r1, [pc, #92]	; (8092c <Reset_Handler+0x9c>)
   808ce:	1ac9      	subs	r1, r1, r3
   808d0:	f021 0103 	bic.w	r1, r1, #3
   808d4:	1d1a      	adds	r2, r3, #4
   808d6:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   808d8:	2200      	movs	r2, #0
   808da:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   808de:	428b      	cmp	r3, r1
   808e0:	d1fb      	bne.n	808da <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   808e2:	4a13      	ldr	r2, [pc, #76]	; (80930 <Reset_Handler+0xa0>)
   808e4:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   808e8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   808ec:	4911      	ldr	r1, [pc, #68]	; (80934 <Reset_Handler+0xa4>)
   808ee:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   808f0:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   808f4:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   808f8:	d203      	bcs.n	80902 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   808fa:	688a      	ldr	r2, [r1, #8]
   808fc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80900:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80902:	4b0d      	ldr	r3, [pc, #52]	; (80938 <Reset_Handler+0xa8>)
   80904:	4798      	blx	r3

	/* Branch to main function */
	main();
   80906:	4b0d      	ldr	r3, [pc, #52]	; (8093c <Reset_Handler+0xac>)
   80908:	4798      	blx	r3
   8090a:	e7fe      	b.n	8090a <Reset_Handler+0x7a>
   8090c:	20070000 	.word	0x20070000
   80910:	00084094 	.word	0x00084094
   80914:	2007099c 	.word	0x2007099c
   80918:	20070d18 	.word	0x20070d18
   8091c:	2007099c 	.word	0x2007099c
   80920:	20070004 	.word	0x20070004
   80924:	2007099f 	.word	0x2007099f
   80928:	20070998 	.word	0x20070998
   8092c:	20070d13 	.word	0x20070d13
   80930:	00080000 	.word	0x00080000
   80934:	e000ed00 	.word	0xe000ed00
   80938:	00080ef5 	.word	0x00080ef5
   8093c:	00080dd5 	.word	0x00080dd5

00080940 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80940:	4b3e      	ldr	r3, [pc, #248]	; (80a3c <SystemCoreClockUpdate+0xfc>)
   80942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80944:	f003 0303 	and.w	r3, r3, #3
   80948:	2b03      	cmp	r3, #3
   8094a:	d85f      	bhi.n	80a0c <SystemCoreClockUpdate+0xcc>
   8094c:	e8df f003 	tbb	[pc, r3]
   80950:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80954:	4b3a      	ldr	r3, [pc, #232]	; (80a40 <SystemCoreClockUpdate+0x100>)
   80956:	695b      	ldr	r3, [r3, #20]
   80958:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   8095c:	bf14      	ite	ne
   8095e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80962:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80966:	4b37      	ldr	r3, [pc, #220]	; (80a44 <SystemCoreClockUpdate+0x104>)
   80968:	601a      	str	r2, [r3, #0]
   8096a:	e04f      	b.n	80a0c <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8096c:	4b33      	ldr	r3, [pc, #204]	; (80a3c <SystemCoreClockUpdate+0xfc>)
   8096e:	6a1b      	ldr	r3, [r3, #32]
   80970:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80974:	d003      	beq.n	8097e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80976:	4a34      	ldr	r2, [pc, #208]	; (80a48 <SystemCoreClockUpdate+0x108>)
   80978:	4b32      	ldr	r3, [pc, #200]	; (80a44 <SystemCoreClockUpdate+0x104>)
   8097a:	601a      	str	r2, [r3, #0]
   8097c:	e046      	b.n	80a0c <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8097e:	4a33      	ldr	r2, [pc, #204]	; (80a4c <SystemCoreClockUpdate+0x10c>)
   80980:	4b30      	ldr	r3, [pc, #192]	; (80a44 <SystemCoreClockUpdate+0x104>)
   80982:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80984:	4b2d      	ldr	r3, [pc, #180]	; (80a3c <SystemCoreClockUpdate+0xfc>)
   80986:	6a1b      	ldr	r3, [r3, #32]
   80988:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8098c:	2b10      	cmp	r3, #16
   8098e:	d002      	beq.n	80996 <SystemCoreClockUpdate+0x56>
   80990:	2b20      	cmp	r3, #32
   80992:	d004      	beq.n	8099e <SystemCoreClockUpdate+0x5e>
   80994:	e03a      	b.n	80a0c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80996:	4a2e      	ldr	r2, [pc, #184]	; (80a50 <SystemCoreClockUpdate+0x110>)
   80998:	4b2a      	ldr	r3, [pc, #168]	; (80a44 <SystemCoreClockUpdate+0x104>)
   8099a:	601a      	str	r2, [r3, #0]
				break;
   8099c:	e036      	b.n	80a0c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8099e:	4a2a      	ldr	r2, [pc, #168]	; (80a48 <SystemCoreClockUpdate+0x108>)
   809a0:	4b28      	ldr	r3, [pc, #160]	; (80a44 <SystemCoreClockUpdate+0x104>)
   809a2:	601a      	str	r2, [r3, #0]
				break;
   809a4:	e032      	b.n	80a0c <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   809a6:	4b25      	ldr	r3, [pc, #148]	; (80a3c <SystemCoreClockUpdate+0xfc>)
   809a8:	6a1b      	ldr	r3, [r3, #32]
   809aa:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   809ae:	d003      	beq.n	809b8 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   809b0:	4a25      	ldr	r2, [pc, #148]	; (80a48 <SystemCoreClockUpdate+0x108>)
   809b2:	4b24      	ldr	r3, [pc, #144]	; (80a44 <SystemCoreClockUpdate+0x104>)
   809b4:	601a      	str	r2, [r3, #0]
   809b6:	e012      	b.n	809de <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   809b8:	4a24      	ldr	r2, [pc, #144]	; (80a4c <SystemCoreClockUpdate+0x10c>)
   809ba:	4b22      	ldr	r3, [pc, #136]	; (80a44 <SystemCoreClockUpdate+0x104>)
   809bc:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   809be:	4b1f      	ldr	r3, [pc, #124]	; (80a3c <SystemCoreClockUpdate+0xfc>)
   809c0:	6a1b      	ldr	r3, [r3, #32]
   809c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   809c6:	2b10      	cmp	r3, #16
   809c8:	d002      	beq.n	809d0 <SystemCoreClockUpdate+0x90>
   809ca:	2b20      	cmp	r3, #32
   809cc:	d004      	beq.n	809d8 <SystemCoreClockUpdate+0x98>
   809ce:	e006      	b.n	809de <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   809d0:	4a1f      	ldr	r2, [pc, #124]	; (80a50 <SystemCoreClockUpdate+0x110>)
   809d2:	4b1c      	ldr	r3, [pc, #112]	; (80a44 <SystemCoreClockUpdate+0x104>)
   809d4:	601a      	str	r2, [r3, #0]
				break;
   809d6:	e002      	b.n	809de <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   809d8:	4a1b      	ldr	r2, [pc, #108]	; (80a48 <SystemCoreClockUpdate+0x108>)
   809da:	4b1a      	ldr	r3, [pc, #104]	; (80a44 <SystemCoreClockUpdate+0x104>)
   809dc:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   809de:	4b17      	ldr	r3, [pc, #92]	; (80a3c <SystemCoreClockUpdate+0xfc>)
   809e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   809e2:	f003 0303 	and.w	r3, r3, #3
   809e6:	2b02      	cmp	r3, #2
   809e8:	d10d      	bne.n	80a06 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   809ea:	4b14      	ldr	r3, [pc, #80]	; (80a3c <SystemCoreClockUpdate+0xfc>)
   809ec:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   809ee:	6a99      	ldr	r1, [r3, #40]	; 0x28
   809f0:	4b14      	ldr	r3, [pc, #80]	; (80a44 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   809f2:	f3c0 400a 	ubfx	r0, r0, #16, #11
   809f6:	681a      	ldr	r2, [r3, #0]
   809f8:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   809fc:	b2c9      	uxtb	r1, r1
   809fe:	fbb2 f2f1 	udiv	r2, r2, r1
   80a02:	601a      	str	r2, [r3, #0]
   80a04:	e002      	b.n	80a0c <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80a06:	4a13      	ldr	r2, [pc, #76]	; (80a54 <SystemCoreClockUpdate+0x114>)
   80a08:	4b0e      	ldr	r3, [pc, #56]	; (80a44 <SystemCoreClockUpdate+0x104>)
   80a0a:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80a0c:	4b0b      	ldr	r3, [pc, #44]	; (80a3c <SystemCoreClockUpdate+0xfc>)
   80a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80a10:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80a14:	2b70      	cmp	r3, #112	; 0x70
   80a16:	d107      	bne.n	80a28 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80a18:	4b0a      	ldr	r3, [pc, #40]	; (80a44 <SystemCoreClockUpdate+0x104>)
   80a1a:	681a      	ldr	r2, [r3, #0]
   80a1c:	490e      	ldr	r1, [pc, #56]	; (80a58 <SystemCoreClockUpdate+0x118>)
   80a1e:	fba1 0202 	umull	r0, r2, r1, r2
   80a22:	0852      	lsrs	r2, r2, #1
   80a24:	601a      	str	r2, [r3, #0]
   80a26:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80a28:	4b04      	ldr	r3, [pc, #16]	; (80a3c <SystemCoreClockUpdate+0xfc>)
   80a2a:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80a2c:	4b05      	ldr	r3, [pc, #20]	; (80a44 <SystemCoreClockUpdate+0x104>)
   80a2e:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80a32:	681a      	ldr	r2, [r3, #0]
   80a34:	40ca      	lsrs	r2, r1
   80a36:	601a      	str	r2, [r3, #0]
   80a38:	4770      	bx	lr
   80a3a:	bf00      	nop
   80a3c:	400e0600 	.word	0x400e0600
   80a40:	400e1a10 	.word	0x400e1a10
   80a44:	20070130 	.word	0x20070130
   80a48:	00b71b00 	.word	0x00b71b00
   80a4c:	003d0900 	.word	0x003d0900
   80a50:	007a1200 	.word	0x007a1200
   80a54:	0e4e1c00 	.word	0x0e4e1c00
   80a58:	aaaaaaab 	.word	0xaaaaaaab

00080a5c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80a5c:	4b09      	ldr	r3, [pc, #36]	; (80a84 <_sbrk+0x28>)
   80a5e:	681b      	ldr	r3, [r3, #0]
   80a60:	b913      	cbnz	r3, 80a68 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80a62:	4a09      	ldr	r2, [pc, #36]	; (80a88 <_sbrk+0x2c>)
   80a64:	4b07      	ldr	r3, [pc, #28]	; (80a84 <_sbrk+0x28>)
   80a66:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80a68:	4b06      	ldr	r3, [pc, #24]	; (80a84 <_sbrk+0x28>)
   80a6a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80a6c:	181a      	adds	r2, r3, r0
   80a6e:	4907      	ldr	r1, [pc, #28]	; (80a8c <_sbrk+0x30>)
   80a70:	4291      	cmp	r1, r2
   80a72:	db04      	blt.n	80a7e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   80a74:	4610      	mov	r0, r2
   80a76:	4a03      	ldr	r2, [pc, #12]	; (80a84 <_sbrk+0x28>)
   80a78:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80a7a:	4618      	mov	r0, r3
   80a7c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   80a7e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   80a82:	4770      	bx	lr
   80a84:	20070a28 	.word	0x20070a28
   80a88:	20072d18 	.word	0x20072d18
   80a8c:	20087ffc 	.word	0x20087ffc

00080a90 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   80a90:	f04f 30ff 	mov.w	r0, #4294967295
   80a94:	4770      	bx	lr
   80a96:	bf00      	nop

00080a98 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   80a98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   80a9c:	604b      	str	r3, [r1, #4]

	return 0;
}
   80a9e:	2000      	movs	r0, #0
   80aa0:	4770      	bx	lr
   80aa2:	bf00      	nop

00080aa4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   80aa4:	2001      	movs	r0, #1
   80aa6:	4770      	bx	lr

00080aa8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   80aa8:	2000      	movs	r0, #0
   80aaa:	4770      	bx	lr

00080aac <USART0_Handler>:
#if SAMD || SAMR21 || SAML21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   80aac:	b500      	push	{lr}
   80aae:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21 || SAML21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   80ab0:	4811      	ldr	r0, [pc, #68]	; (80af8 <USART0_Handler+0x4c>)
   80ab2:	f10d 0107 	add.w	r1, sp, #7
   80ab6:	2201      	movs	r2, #1
   80ab8:	4b10      	ldr	r3, [pc, #64]	; (80afc <USART0_Handler+0x50>)
   80aba:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   80abc:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   80abe:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   80ac2:	2200      	movs	r2, #0
   80ac4:	4b0e      	ldr	r3, [pc, #56]	; (80b00 <USART0_Handler+0x54>)
   80ac6:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   80ac8:	4b0e      	ldr	r3, [pc, #56]	; (80b04 <USART0_Handler+0x58>)
   80aca:	781b      	ldrb	r3, [r3, #0]
   80acc:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80ad0:	4a0d      	ldr	r2, [pc, #52]	; (80b08 <USART0_Handler+0x5c>)
   80ad2:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80ad4:	2b9b      	cmp	r3, #155	; 0x9b
   80ad6:	d103      	bne.n	80ae0 <USART0_Handler+0x34>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   80ad8:	2200      	movs	r2, #0
   80ada:	4b0a      	ldr	r3, [pc, #40]	; (80b04 <USART0_Handler+0x58>)
   80adc:	701a      	strb	r2, [r3, #0]
   80ade:	e002      	b.n	80ae6 <USART0_Handler+0x3a>
	} else {
		serial_rx_buf_tail++;
   80ae0:	3301      	adds	r3, #1
   80ae2:	4a08      	ldr	r2, [pc, #32]	; (80b04 <USART0_Handler+0x58>)
   80ae4:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   80ae6:	2201      	movs	r2, #1
   80ae8:	4b05      	ldr	r3, [pc, #20]	; (80b00 <USART0_Handler+0x54>)
   80aea:	701a      	strb	r2, [r3, #0]
   80aec:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   80af0:	b662      	cpsie	i
}
   80af2:	b003      	add	sp, #12
   80af4:	f85d fb04 	ldr.w	pc, [sp], #4
   80af8:	40098000 	.word	0x40098000
   80afc:	000801ad 	.word	0x000801ad
   80b00:	2007012c 	.word	0x2007012c
   80b04:	20070ac8 	.word	0x20070ac8
   80b08:	20070a2c 	.word	0x20070a2c

00080b0c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
   80b0e:	b083      	sub	sp, #12
   80b10:	4604      	mov	r4, r0
   80b12:	460d      	mov	r5, r1
	uint32_t val = 0;
   80b14:	2300      	movs	r3, #0
   80b16:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80b18:	4b1f      	ldr	r3, [pc, #124]	; (80b98 <usart_serial_getchar+0x8c>)
   80b1a:	4298      	cmp	r0, r3
   80b1c:	d107      	bne.n	80b2e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   80b1e:	461f      	mov	r7, r3
   80b20:	4e1e      	ldr	r6, [pc, #120]	; (80b9c <usart_serial_getchar+0x90>)
   80b22:	4638      	mov	r0, r7
   80b24:	4629      	mov	r1, r5
   80b26:	47b0      	blx	r6
   80b28:	2800      	cmp	r0, #0
   80b2a:	d1fa      	bne.n	80b22 <usart_serial_getchar+0x16>
   80b2c:	e019      	b.n	80b62 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80b2e:	4b1c      	ldr	r3, [pc, #112]	; (80ba0 <usart_serial_getchar+0x94>)
   80b30:	4298      	cmp	r0, r3
   80b32:	d109      	bne.n	80b48 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80b34:	461f      	mov	r7, r3
   80b36:	4e1b      	ldr	r6, [pc, #108]	; (80ba4 <usart_serial_getchar+0x98>)
   80b38:	4638      	mov	r0, r7
   80b3a:	a901      	add	r1, sp, #4
   80b3c:	47b0      	blx	r6
   80b3e:	2800      	cmp	r0, #0
   80b40:	d1fa      	bne.n	80b38 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   80b42:	9b01      	ldr	r3, [sp, #4]
   80b44:	702b      	strb	r3, [r5, #0]
   80b46:	e019      	b.n	80b7c <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80b48:	4b17      	ldr	r3, [pc, #92]	; (80ba8 <usart_serial_getchar+0x9c>)
   80b4a:	4298      	cmp	r0, r3
   80b4c:	d109      	bne.n	80b62 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   80b4e:	461e      	mov	r6, r3
   80b50:	4c14      	ldr	r4, [pc, #80]	; (80ba4 <usart_serial_getchar+0x98>)
   80b52:	4630      	mov	r0, r6
   80b54:	a901      	add	r1, sp, #4
   80b56:	47a0      	blx	r4
   80b58:	2800      	cmp	r0, #0
   80b5a:	d1fa      	bne.n	80b52 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   80b5c:	9b01      	ldr	r3, [sp, #4]
   80b5e:	702b      	strb	r3, [r5, #0]
   80b60:	e018      	b.n	80b94 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80b62:	4b12      	ldr	r3, [pc, #72]	; (80bac <usart_serial_getchar+0xa0>)
   80b64:	429c      	cmp	r4, r3
   80b66:	d109      	bne.n	80b7c <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   80b68:	461e      	mov	r6, r3
   80b6a:	4c0e      	ldr	r4, [pc, #56]	; (80ba4 <usart_serial_getchar+0x98>)
   80b6c:	4630      	mov	r0, r6
   80b6e:	a901      	add	r1, sp, #4
   80b70:	47a0      	blx	r4
   80b72:	2800      	cmp	r0, #0
   80b74:	d1fa      	bne.n	80b6c <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   80b76:	9b01      	ldr	r3, [sp, #4]
   80b78:	702b      	strb	r3, [r5, #0]
   80b7a:	e00b      	b.n	80b94 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80b7c:	4b0c      	ldr	r3, [pc, #48]	; (80bb0 <usart_serial_getchar+0xa4>)
   80b7e:	429c      	cmp	r4, r3
   80b80:	d108      	bne.n	80b94 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   80b82:	461e      	mov	r6, r3
   80b84:	4c07      	ldr	r4, [pc, #28]	; (80ba4 <usart_serial_getchar+0x98>)
   80b86:	4630      	mov	r0, r6
   80b88:	a901      	add	r1, sp, #4
   80b8a:	47a0      	blx	r4
   80b8c:	2800      	cmp	r0, #0
   80b8e:	d1fa      	bne.n	80b86 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80b90:	9b01      	ldr	r3, [sp, #4]
   80b92:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80b94:	b003      	add	sp, #12
   80b96:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80b98:	400e0800 	.word	0x400e0800
   80b9c:	0008084d 	.word	0x0008084d
   80ba0:	40098000 	.word	0x40098000
   80ba4:	00080875 	.word	0x00080875
   80ba8:	4009c000 	.word	0x4009c000
   80bac:	400a0000 	.word	0x400a0000
   80bb0:	400a4000 	.word	0x400a4000

00080bb4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   80bb4:	b570      	push	{r4, r5, r6, lr}
   80bb6:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   80bb8:	4b21      	ldr	r3, [pc, #132]	; (80c40 <usart_serial_putchar+0x8c>)
   80bba:	4298      	cmp	r0, r3
   80bbc:	d107      	bne.n	80bce <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   80bbe:	461e      	mov	r6, r3
   80bc0:	4d20      	ldr	r5, [pc, #128]	; (80c44 <usart_serial_putchar+0x90>)
   80bc2:	4630      	mov	r0, r6
   80bc4:	4621      	mov	r1, r4
   80bc6:	47a8      	blx	r5
   80bc8:	2800      	cmp	r0, #0
   80bca:	d1fa      	bne.n	80bc2 <usart_serial_putchar+0xe>
   80bcc:	e02b      	b.n	80c26 <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80bce:	4b1e      	ldr	r3, [pc, #120]	; (80c48 <usart_serial_putchar+0x94>)
   80bd0:	4298      	cmp	r0, r3
   80bd2:	d107      	bne.n	80be4 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   80bd4:	461e      	mov	r6, r3
   80bd6:	4d1d      	ldr	r5, [pc, #116]	; (80c4c <usart_serial_putchar+0x98>)
   80bd8:	4630      	mov	r0, r6
   80bda:	4621      	mov	r1, r4
   80bdc:	47a8      	blx	r5
   80bde:	2800      	cmp	r0, #0
   80be0:	d1fa      	bne.n	80bd8 <usart_serial_putchar+0x24>
   80be2:	e022      	b.n	80c2a <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80be4:	4b1a      	ldr	r3, [pc, #104]	; (80c50 <usart_serial_putchar+0x9c>)
   80be6:	4298      	cmp	r0, r3
   80be8:	d107      	bne.n	80bfa <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   80bea:	461e      	mov	r6, r3
   80bec:	4d17      	ldr	r5, [pc, #92]	; (80c4c <usart_serial_putchar+0x98>)
   80bee:	4630      	mov	r0, r6
   80bf0:	4621      	mov	r1, r4
   80bf2:	47a8      	blx	r5
   80bf4:	2800      	cmp	r0, #0
   80bf6:	d1fa      	bne.n	80bee <usart_serial_putchar+0x3a>
   80bf8:	e019      	b.n	80c2e <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80bfa:	4b16      	ldr	r3, [pc, #88]	; (80c54 <usart_serial_putchar+0xa0>)
   80bfc:	4298      	cmp	r0, r3
   80bfe:	d107      	bne.n	80c10 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   80c00:	461e      	mov	r6, r3
   80c02:	4d12      	ldr	r5, [pc, #72]	; (80c4c <usart_serial_putchar+0x98>)
   80c04:	4630      	mov	r0, r6
   80c06:	4621      	mov	r1, r4
   80c08:	47a8      	blx	r5
   80c0a:	2800      	cmp	r0, #0
   80c0c:	d1fa      	bne.n	80c04 <usart_serial_putchar+0x50>
   80c0e:	e010      	b.n	80c32 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80c10:	4b11      	ldr	r3, [pc, #68]	; (80c58 <usart_serial_putchar+0xa4>)
   80c12:	4298      	cmp	r0, r3
   80c14:	d10f      	bne.n	80c36 <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   80c16:	461e      	mov	r6, r3
   80c18:	4d0c      	ldr	r5, [pc, #48]	; (80c4c <usart_serial_putchar+0x98>)
   80c1a:	4630      	mov	r0, r6
   80c1c:	4621      	mov	r1, r4
   80c1e:	47a8      	blx	r5
   80c20:	2800      	cmp	r0, #0
   80c22:	d1fa      	bne.n	80c1a <usart_serial_putchar+0x66>
   80c24:	e009      	b.n	80c3a <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   80c26:	2001      	movs	r0, #1
   80c28:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80c2a:	2001      	movs	r0, #1
   80c2c:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80c2e:	2001      	movs	r0, #1
   80c30:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80c32:	2001      	movs	r0, #1
   80c34:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   80c36:	2000      	movs	r0, #0
   80c38:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80c3a:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   80c3c:	bd70      	pop	{r4, r5, r6, pc}
   80c3e:	bf00      	nop
   80c40:	400e0800 	.word	0x400e0800
   80c44:	0008083d 	.word	0x0008083d
   80c48:	40098000 	.word	0x40098000
   80c4c:	00080861 	.word	0x00080861
   80c50:	4009c000 	.word	0x4009c000
   80c54:	400a0000 	.word	0x400a0000
   80c58:	400a4000 	.word	0x400a4000

00080c5c <TWI0_Handler>:
} slave_device_t;

slave_device_t emulate_driver;

void BOARD_TWI_Handler(void)
{
   80c5c:	b538      	push	{r3, r4, r5, lr}
	printf("Fick meddelande frn master\n");
   80c5e:	484d      	ldr	r0, [pc, #308]	; (80d94 <TWI0_Handler+0x138>)
   80c60:	4b4d      	ldr	r3, [pc, #308]	; (80d98 <TWI0_Handler+0x13c>)
   80c62:	4798      	blx	r3
	uint32_t status;

	status = twi_get_interrupt_status(BOARD_BASE_TWI_SLAVE);
   80c64:	484d      	ldr	r0, [pc, #308]	; (80d9c <TWI0_Handler+0x140>)
   80c66:	4b4e      	ldr	r3, [pc, #312]	; (80da0 <TWI0_Handler+0x144>)
   80c68:	4798      	blx	r3
   80c6a:	4604      	mov	r4, r0
// 	for (uint32_t i = 0 ; i <= MEMORY_SIZE; i++) {
//		printf("%02X\n",data_received[i]);
//	}
	
	
	if (((status & TWI_SR_SVACC) == TWI_SR_SVACC)
   80c6c:	f010 0f10 	tst.w	r0, #16
   80c70:	d013      	beq.n	80c9a <TWI0_Handler+0x3e>
			&& (emulate_driver.uc_acquire_address == 0)) {
   80c72:	4b4c      	ldr	r3, [pc, #304]	; (80da4 <TWI0_Handler+0x148>)
   80c74:	791b      	ldrb	r3, [r3, #4]
   80c76:	b983      	cbnz	r3, 80c9a <TWI0_Handler+0x3e>
		twi_disable_interrupt(BOARD_BASE_TWI_SLAVE, TWI_IDR_SVACC);
   80c78:	4d48      	ldr	r5, [pc, #288]	; (80d9c <TWI0_Handler+0x140>)
   80c7a:	4628      	mov	r0, r5
   80c7c:	2110      	movs	r1, #16
   80c7e:	4b4a      	ldr	r3, [pc, #296]	; (80da8 <TWI0_Handler+0x14c>)
   80c80:	4798      	blx	r3
		twi_enable_interrupt(BOARD_BASE_TWI_SLAVE, TWI_IER_RXRDY | TWI_IER_GACC
   80c82:	4628      	mov	r0, r5
   80c84:	f640 5122 	movw	r1, #3362	; 0xd22
   80c88:	4b48      	ldr	r3, [pc, #288]	; (80dac <TWI0_Handler+0x150>)
   80c8a:	4798      	blx	r3
				| TWI_IER_NACK | TWI_IER_EOSACC | TWI_IER_SCL_WS);
		emulate_driver.uc_acquire_address++;
   80c8c:	4b45      	ldr	r3, [pc, #276]	; (80da4 <TWI0_Handler+0x148>)
   80c8e:	791a      	ldrb	r2, [r3, #4]
   80c90:	3201      	adds	r2, #1
   80c92:	711a      	strb	r2, [r3, #4]
		emulate_driver.us_page_address = 0;
   80c94:	2200      	movs	r2, #0
   80c96:	801a      	strh	r2, [r3, #0]
		emulate_driver.us_offset_memory = 0;
   80c98:	805a      	strh	r2, [r3, #2]
	}
	

	if ((status & TWI_SR_GACC) == TWI_SR_GACC) {
   80c9a:	f014 0f20 	tst.w	r4, #32
   80c9e:	d004      	beq.n	80caa <TWI0_Handler+0x4e>
		puts("General Call Treatment\n\r");
   80ca0:	4843      	ldr	r0, [pc, #268]	; (80db0 <TWI0_Handler+0x154>)
   80ca2:	4d44      	ldr	r5, [pc, #272]	; (80db4 <TWI0_Handler+0x158>)
   80ca4:	47a8      	blx	r5
		puts("not treated");
   80ca6:	4844      	ldr	r0, [pc, #272]	; (80db8 <TWI0_Handler+0x15c>)
   80ca8:	47a8      	blx	r5
	}

	if (((status & TWI_SR_SVACC) == TWI_SR_SVACC) && ((status & TWI_SR_GACC) == 0)
			&& ((status & TWI_SR_RXRDY) == TWI_SR_RXRDY)) {
   80caa:	f004 0332 	and.w	r3, r4, #50	; 0x32
	if ((status & TWI_SR_GACC) == TWI_SR_GACC) {
		puts("General Call Treatment\n\r");
		puts("not treated");
	}

	if (((status & TWI_SR_SVACC) == TWI_SR_SVACC) && ((status & TWI_SR_GACC) == 0)
   80cae:	2b12      	cmp	r3, #18
   80cb0:	d127      	bne.n	80d02 <TWI0_Handler+0xa6>
			&& ((status & TWI_SR_RXRDY) == TWI_SR_RXRDY)) {

		if (emulate_driver.uc_acquire_address == 1) {
   80cb2:	4b3c      	ldr	r3, [pc, #240]	; (80da4 <TWI0_Handler+0x148>)
   80cb4:	791b      	ldrb	r3, [r3, #4]
   80cb6:	2b01      	cmp	r3, #1
   80cb8:	d109      	bne.n	80cce <TWI0_Handler+0x72>
			/* Acquire MSB address */
			emulate_driver.us_page_address =
					(twi_read_byte(BOARD_BASE_TWI_SLAVE) & 0xFF) << 8;
   80cba:	4838      	ldr	r0, [pc, #224]	; (80d9c <TWI0_Handler+0x140>)
   80cbc:	4b3f      	ldr	r3, [pc, #252]	; (80dbc <TWI0_Handler+0x160>)
   80cbe:	4798      	blx	r3
	if (((status & TWI_SR_SVACC) == TWI_SR_SVACC) && ((status & TWI_SR_GACC) == 0)
			&& ((status & TWI_SR_RXRDY) == TWI_SR_RXRDY)) {

		if (emulate_driver.uc_acquire_address == 1) {
			/* Acquire MSB address */
			emulate_driver.us_page_address =
   80cc0:	4b38      	ldr	r3, [pc, #224]	; (80da4 <TWI0_Handler+0x148>)
   80cc2:	0200      	lsls	r0, r0, #8
   80cc4:	8018      	strh	r0, [r3, #0]
					(twi_read_byte(BOARD_BASE_TWI_SLAVE) & 0xFF) << 8;
			emulate_driver.uc_acquire_address++;
   80cc6:	791a      	ldrb	r2, [r3, #4]
   80cc8:	3201      	adds	r2, #1
   80cca:	711a      	strb	r2, [r3, #4]
   80ccc:	bd38      	pop	{r3, r4, r5, pc}
		} else {
			if (emulate_driver.uc_acquire_address == 2) {
   80cce:	2b02      	cmp	r3, #2
   80cd0:	d10a      	bne.n	80ce8 <TWI0_Handler+0x8c>
				/* Acquire LSB address */
				emulate_driver.us_page_address |=
   80cd2:	4c34      	ldr	r4, [pc, #208]	; (80da4 <TWI0_Handler+0x148>)
   80cd4:	8825      	ldrh	r5, [r4, #0]
						(twi_read_byte(BOARD_BASE_TWI_SLAVE) & 0xFF);
   80cd6:	4831      	ldr	r0, [pc, #196]	; (80d9c <TWI0_Handler+0x140>)
   80cd8:	4b38      	ldr	r3, [pc, #224]	; (80dbc <TWI0_Handler+0x160>)
   80cda:	4798      	blx	r3
					(twi_read_byte(BOARD_BASE_TWI_SLAVE) & 0xFF) << 8;
			emulate_driver.uc_acquire_address++;
		} else {
			if (emulate_driver.uc_acquire_address == 2) {
				/* Acquire LSB address */
				emulate_driver.us_page_address |=
   80cdc:	4328      	orrs	r0, r5
   80cde:	8020      	strh	r0, [r4, #0]
						(twi_read_byte(BOARD_BASE_TWI_SLAVE) & 0xFF);
				emulate_driver.uc_acquire_address++;
   80ce0:	7923      	ldrb	r3, [r4, #4]
   80ce2:	3301      	adds	r3, #1
   80ce4:	7123      	strb	r3, [r4, #4]
   80ce6:	bd38      	pop	{r3, r4, r5, pc}
			} else {
				/* Read one byte of data from master to slave device */
				emulate_driver.uc_memory[emulate_driver.us_page_address +
   80ce8:	4c2e      	ldr	r4, [pc, #184]	; (80da4 <TWI0_Handler+0x148>)
   80cea:	8825      	ldrh	r5, [r4, #0]
   80cec:	8863      	ldrh	r3, [r4, #2]
   80cee:	441d      	add	r5, r3
					emulate_driver.us_offset_memory] =
						(twi_read_byte(BOARD_BASE_TWI_SLAVE) & 0xFF);
   80cf0:	482a      	ldr	r0, [pc, #168]	; (80d9c <TWI0_Handler+0x140>)
   80cf2:	4b32      	ldr	r3, [pc, #200]	; (80dbc <TWI0_Handler+0x160>)
   80cf4:	4798      	blx	r3
						(twi_read_byte(BOARD_BASE_TWI_SLAVE) & 0xFF);
				emulate_driver.uc_acquire_address++;
			} else {
				/* Read one byte of data from master to slave device */
				emulate_driver.uc_memory[emulate_driver.us_page_address +
					emulate_driver.us_offset_memory] =
   80cf6:	4425      	add	r5, r4
   80cf8:	7168      	strb	r0, [r5, #5]
						(twi_read_byte(BOARD_BASE_TWI_SLAVE) & 0xFF);

				emulate_driver.us_offset_memory++;
   80cfa:	8863      	ldrh	r3, [r4, #2]
   80cfc:	3301      	adds	r3, #1
   80cfe:	8063      	strh	r3, [r4, #2]
   80d00:	bd38      	pop	{r3, r4, r5, pc}
			}
		}
	} else {
		if (((status & TWI_SR_TXRDY) == TWI_SR_TXRDY)
				&& ((status & TWI_SR_TXCOMP) == TWI_SR_TXCOMP)
				&& ((status & TWI_SR_EOSACC) == TWI_SR_EOSACC)) {
   80d02:	f640 0305 	movw	r3, #2053	; 0x805
   80d06:	ea04 0203 	and.w	r2, r4, r3

				emulate_driver.us_offset_memory++;
			}
		}
	} else {
		if (((status & TWI_SR_TXRDY) == TWI_SR_TXRDY)
   80d0a:	429a      	cmp	r2, r3
   80d0c:	d10f      	bne.n	80d2e <TWI0_Handler+0xd2>
				&& ((status & TWI_SR_TXCOMP) == TWI_SR_TXCOMP)
				&& ((status & TWI_SR_EOSACC) == TWI_SR_EOSACC)) {
			//printf("else if");
			/* End of transfer, end of slave access */

			emulate_driver.us_offset_memory = 0;
   80d0e:	4b25      	ldr	r3, [pc, #148]	; (80da4 <TWI0_Handler+0x148>)
   80d10:	2200      	movs	r2, #0
   80d12:	805a      	strh	r2, [r3, #2]
			emulate_driver.uc_acquire_address = 0;
   80d14:	711a      	strb	r2, [r3, #4]
			emulate_driver.us_page_address = 0;
   80d16:	801a      	strh	r2, [r3, #0]
			twi_enable_interrupt(BOARD_BASE_TWI_SLAVE, TWI_SR_SVACC);
   80d18:	4c20      	ldr	r4, [pc, #128]	; (80d9c <TWI0_Handler+0x140>)
   80d1a:	4620      	mov	r0, r4
   80d1c:	2110      	movs	r1, #16
   80d1e:	4b23      	ldr	r3, [pc, #140]	; (80dac <TWI0_Handler+0x150>)
   80d20:	4798      	blx	r3
			twi_disable_interrupt(BOARD_BASE_TWI_SLAVE,
   80d22:	4620      	mov	r0, r4
   80d24:	f640 5122 	movw	r1, #3362	; 0xd22
   80d28:	4b1f      	ldr	r3, [pc, #124]	; (80da8 <TWI0_Handler+0x14c>)
   80d2a:	4798      	blx	r3
   80d2c:	bd38      	pop	{r3, r4, r5, pc}
					TWI_IDR_RXRDY | TWI_IDR_GACC |
					TWI_IDR_NACK | TWI_IDR_EOSACC | TWI_IDR_SCL_WS);
		} else {
			//printf("Else,else\n");
			if (((status & TWI_SR_SVACC) == TWI_SR_SVACC)
					&& ((status & TWI_SR_GACC) == 0)
   80d2e:	f004 0330 	and.w	r3, r4, #48	; 0x30
			twi_disable_interrupt(BOARD_BASE_TWI_SLAVE,
					TWI_IDR_RXRDY | TWI_IDR_GACC |
					TWI_IDR_NACK | TWI_IDR_EOSACC | TWI_IDR_SCL_WS);
		} else {
			//printf("Else,else\n");
			if (((status & TWI_SR_SVACC) == TWI_SR_SVACC)
   80d32:	2b10      	cmp	r3, #16
   80d34:	d12c      	bne.n	80d90 <TWI0_Handler+0x134>
					&& ((status & TWI_SR_GACC) == 0)
					&& (emulate_driver.uc_acquire_address == 3)
   80d36:	4b1b      	ldr	r3, [pc, #108]	; (80da4 <TWI0_Handler+0x148>)
   80d38:	791b      	ldrb	r3, [r3, #4]
   80d3a:	2b03      	cmp	r3, #3
   80d3c:	d128      	bne.n	80d90 <TWI0_Handler+0x134>
					&& ((status & TWI_SR_SVREAD) == TWI_SR_SVREAD)
					&& ((status & TWI_SR_TXRDY) == TWI_SR_TXRDY)
					&& ((status & TWI_SR_NACK) == 0)) {
   80d3e:	f404 7486 	and.w	r4, r4, #268	; 0x10c
   80d42:	2c0c      	cmp	r4, #12
   80d44:	d124      	bne.n	80d90 <TWI0_Handler+0x134>
				/* Write one byte of data from slave to master device */
				
				twi_write_byte(BOARD_BASE_TWI_SLAVE,emulate_driver.uc_memory[emulate_driver.us_page_address+ emulate_driver.us_offset_memory]);
   80d46:	4c17      	ldr	r4, [pc, #92]	; (80da4 <TWI0_Handler+0x148>)
   80d48:	8823      	ldrh	r3, [r4, #0]
   80d4a:	8862      	ldrh	r2, [r4, #2]
   80d4c:	4423      	add	r3, r4
   80d4e:	4413      	add	r3, r2
   80d50:	4812      	ldr	r0, [pc, #72]	; (80d9c <TWI0_Handler+0x140>)
   80d52:	7959      	ldrb	r1, [r3, #5]
   80d54:	4b1a      	ldr	r3, [pc, #104]	; (80dc0 <TWI0_Handler+0x164>)
   80d56:	4798      	blx	r3
				printf("%02X\n",(emulate_driver.uc_memory[emulate_driver.us_page_address+ emulate_driver.us_offset_memory]));
   80d58:	8823      	ldrh	r3, [r4, #0]
   80d5a:	8862      	ldrh	r2, [r4, #2]
   80d5c:	4423      	add	r3, r4
   80d5e:	4413      	add	r3, r2
   80d60:	4818      	ldr	r0, [pc, #96]	; (80dc4 <TWI0_Handler+0x168>)
   80d62:	7959      	ldrb	r1, [r3, #5]
   80d64:	4d0c      	ldr	r5, [pc, #48]	; (80d98 <TWI0_Handler+0x13c>)
   80d66:	47a8      	blx	r5
				emulate_driver.us_offset_memory++;
   80d68:	8863      	ldrh	r3, [r4, #2]
   80d6a:	3301      	adds	r3, #1
   80d6c:	b29b      	uxth	r3, r3
   80d6e:	8063      	strh	r3, [r4, #2]
				printf("Char= %c\n\r", (emulate_driver.uc_memory[emulate_driver.us_page_address+ emulate_driver.us_offset_memory]));
   80d70:	8822      	ldrh	r2, [r4, #0]
   80d72:	4423      	add	r3, r4
   80d74:	4413      	add	r3, r2
   80d76:	4814      	ldr	r0, [pc, #80]	; (80dc8 <TWI0_Handler+0x16c>)
   80d78:	7959      	ldrb	r1, [r3, #5]
   80d7a:	47a8      	blx	r5
				printf("Offsetmem = %c\n\r",emulate_driver.uc_memory[emulate_driver.us_offset_memory]);
   80d7c:	8863      	ldrh	r3, [r4, #2]
   80d7e:	4423      	add	r3, r4
   80d80:	4812      	ldr	r0, [pc, #72]	; (80dcc <TWI0_Handler+0x170>)
   80d82:	7959      	ldrb	r1, [r3, #5]
   80d84:	47a8      	blx	r5
				printf("us page adress = %c\n\r",emulate_driver.uc_memory[emulate_driver.us_page_address]);
   80d86:	8823      	ldrh	r3, [r4, #0]
   80d88:	441c      	add	r4, r3
   80d8a:	4811      	ldr	r0, [pc, #68]	; (80dd0 <TWI0_Handler+0x174>)
   80d8c:	7961      	ldrb	r1, [r4, #5]
   80d8e:	47a8      	blx	r5
   80d90:	bd38      	pop	{r3, r4, r5, pc}
   80d92:	bf00      	nop
   80d94:	00083ef8 	.word	0x00083ef8
   80d98:	00080f45 	.word	0x00080f45
   80d9c:	4008c000 	.word	0x4008c000
   80da0:	000807c1 	.word	0x000807c1
   80da4:	20070b0c 	.word	0x20070b0c
   80da8:	000807b9 	.word	0x000807b9
   80dac:	000807b5 	.word	0x000807b5
   80db0:	00083f18 	.word	0x00083f18
   80db4:	00081061 	.word	0x00081061
   80db8:	00083f34 	.word	0x00083f34
   80dbc:	000807c5 	.word	0x000807c5
   80dc0:	000807cd 	.word	0x000807cd
   80dc4:	00083f40 	.word	0x00083f40
   80dc8:	00083f48 	.word	0x00083f48
   80dcc:	00083f54 	.word	0x00083f54
   80dd0:	00083f68 	.word	0x00083f68

00080dd4 <main>:
 * \brief Application entry point for TWI Slave example.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
   80dd4:	b570      	push	{r4, r5, r6, lr}
   80dd6:	b084      	sub	sp, #16
	uint32_t i;

	/* Initialize the SAM system */
	sysclk_init();
   80dd8:	4b2c      	ldr	r3, [pc, #176]	; (80e8c <main+0xb8>)
   80dda:	4798      	blx	r3

	/* Initialize the board */
	board_init();
   80ddc:	4b2c      	ldr	r3, [pc, #176]	; (80e90 <main+0xbc>)
   80dde:	4798      	blx	r3
   80de0:	2008      	movs	r0, #8
   80de2:	4c2c      	ldr	r4, [pc, #176]	; (80e94 <main+0xc0>)
   80de4:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80de6:	4d2c      	ldr	r5, [pc, #176]	; (80e98 <main+0xc4>)
   80de8:	4b2c      	ldr	r3, [pc, #176]	; (80e9c <main+0xc8>)
   80dea:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80dec:	4a2c      	ldr	r2, [pc, #176]	; (80ea0 <main+0xcc>)
   80dee:	4b2d      	ldr	r3, [pc, #180]	; (80ea4 <main+0xd0>)
   80df0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80df2:	4a2d      	ldr	r2, [pc, #180]	; (80ea8 <main+0xd4>)
   80df4:	4b2d      	ldr	r3, [pc, #180]	; (80eac <main+0xd8>)
   80df6:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80df8:	4b2d      	ldr	r3, [pc, #180]	; (80eb0 <main+0xdc>)
   80dfa:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80dfc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80e00:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80e02:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80e06:	9303      	str	r3, [sp, #12]
   80e08:	2008      	movs	r0, #8
   80e0a:	47a0      	blx	r4
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   80e0c:	4628      	mov	r0, r5
   80e0e:	a901      	add	r1, sp, #4
   80e10:	4b28      	ldr	r3, [pc, #160]	; (80eb4 <main+0xe0>)
   80e12:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80e14:	4e28      	ldr	r6, [pc, #160]	; (80eb8 <main+0xe4>)
   80e16:	6833      	ldr	r3, [r6, #0]
   80e18:	6898      	ldr	r0, [r3, #8]
   80e1a:	2100      	movs	r1, #0
   80e1c:	4d27      	ldr	r5, [pc, #156]	; (80ebc <main+0xe8>)
   80e1e:	47a8      	blx	r5
	setbuf(stdin, NULL);
   80e20:	6833      	ldr	r3, [r6, #0]
   80e22:	6858      	ldr	r0, [r3, #4]
   80e24:	2100      	movs	r1, #0
   80e26:	47a8      	blx	r5

	/* Initialize the console UART */
	configure_console();

	/* Output example information */
	puts(STRING_HEADER);
   80e28:	4825      	ldr	r0, [pc, #148]	; (80ec0 <main+0xec>)
   80e2a:	4b26      	ldr	r3, [pc, #152]	; (80ec4 <main+0xf0>)
   80e2c:	4798      	blx	r3
	printf("Startar nu!!!");
   80e2e:	4826      	ldr	r0, [pc, #152]	; (80ec8 <main+0xf4>)
   80e30:	4b26      	ldr	r3, [pc, #152]	; (80ecc <main+0xf8>)
   80e32:	4798      	blx	r3
	/* Enable the peripheral and set TWI mode. */
	flexcom_enable(BOARD_FLEXCOM_TWI);
	flexcom_set_opmode(BOARD_FLEXCOM_TWI, FLEXCOM_TWI);
#else
	/* Enable the peripheral clock for TWI */
	pmc_enable_periph_clk(BOARD_ID_TWI_SLAVE);
   80e34:	2016      	movs	r0, #22
   80e36:	47a0      	blx	r4
   80e38:	4b25      	ldr	r3, [pc, #148]	; (80ed0 <main+0xfc>)
   80e3a:	f503 7100 	add.w	r1, r3, #512	; 0x200
#endif

	for (i = 0; i < MEMORY_SIZE; i++) {
		emulate_driver.uc_memory[i] = 0;
   80e3e:	2200      	movs	r2, #0
   80e40:	f803 2f01 	strb.w	r2, [r3, #1]!
#else
	/* Enable the peripheral clock for TWI */
	pmc_enable_periph_clk(BOARD_ID_TWI_SLAVE);
#endif

	for (i = 0; i < MEMORY_SIZE; i++) {
   80e44:	428b      	cmp	r3, r1
   80e46:	d1fb      	bne.n	80e40 <main+0x6c>
		emulate_driver.uc_memory[i] = 0;
	}
	emulate_driver.us_offset_memory = 0;
   80e48:	4b22      	ldr	r3, [pc, #136]	; (80ed4 <main+0x100>)
   80e4a:	2500      	movs	r5, #0
   80e4c:	805d      	strh	r5, [r3, #2]
	emulate_driver.uc_acquire_address = 0;
   80e4e:	711d      	strb	r5, [r3, #4]
	emulate_driver.us_page_address = 0;
   80e50:	801d      	strh	r5, [r3, #0]

	/* Configure TWI as slave */
	puts("\n-I- Configuring the TWI in slave mode\n\r");
   80e52:	4821      	ldr	r0, [pc, #132]	; (80ed8 <main+0x104>)
   80e54:	4b1b      	ldr	r3, [pc, #108]	; (80ec4 <main+0xf0>)
   80e56:	4798      	blx	r3
	
	twi_slave_init(BOARD_BASE_TWI_SLAVE, SLAVE_ADDRESS);
   80e58:	4c20      	ldr	r4, [pc, #128]	; (80edc <main+0x108>)
   80e5a:	4620      	mov	r0, r4
   80e5c:	2150      	movs	r1, #80	; 0x50
   80e5e:	4b20      	ldr	r3, [pc, #128]	; (80ee0 <main+0x10c>)
   80e60:	4798      	blx	r3
	/* Clear receipt buffer */
	twi_read_byte(BOARD_BASE_TWI_SLAVE);
   80e62:	4620      	mov	r0, r4
   80e64:	4b1f      	ldr	r3, [pc, #124]	; (80ee4 <main+0x110>)
   80e66:	4798      	blx	r3
	twi_enable_slave_mode(BOARD_BASE_TWI_SLAVE);
   80e68:	4620      	mov	r0, r4
   80e6a:	4b1f      	ldr	r3, [pc, #124]	; (80ee8 <main+0x114>)
   80e6c:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   80e6e:	4b1f      	ldr	r3, [pc, #124]	; (80eec <main+0x118>)
   80e70:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   80e74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   80e78:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   80e7c:	f883 5316 	strb.w	r5, [r3, #790]	; 0x316

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80e80:	601a      	str	r2, [r3, #0]
	/* Configure TWI interrupts */
	NVIC_DisableIRQ(BOARD_TWI_IRQn);
	NVIC_ClearPendingIRQ(BOARD_TWI_IRQn);
	NVIC_SetPriority(BOARD_TWI_IRQn, 0);
	NVIC_EnableIRQ(BOARD_TWI_IRQn);
	twi_enable_interrupt(BOARD_BASE_TWI_SLAVE, TWI_SR_SVACC);
   80e82:	4620      	mov	r0, r4
   80e84:	2110      	movs	r1, #16
   80e86:	4b1a      	ldr	r3, [pc, #104]	; (80ef0 <main+0x11c>)
   80e88:	4798      	blx	r3
   80e8a:	e7fe      	b.n	80e8a <main+0xb6>
   80e8c:	00080149 	.word	0x00080149
   80e90:	00080305 	.word	0x00080305
   80e94:	0008075d 	.word	0x0008075d
   80e98:	400e0800 	.word	0x400e0800
   80e9c:	20070b08 	.word	0x20070b08
   80ea0:	00080bb5 	.word	0x00080bb5
   80ea4:	20070b04 	.word	0x20070b04
   80ea8:	00080b0d 	.word	0x00080b0d
   80eac:	20070b00 	.word	0x20070b00
   80eb0:	0501bd00 	.word	0x0501bd00
   80eb4:	00080805 	.word	0x00080805
   80eb8:	20070560 	.word	0x20070560
   80ebc:	00081071 	.word	0x00081071
   80ec0:	00083f80 	.word	0x00083f80
   80ec4:	00081061 	.word	0x00081061
   80ec8:	00083fd4 	.word	0x00083fd4
   80ecc:	00080f45 	.word	0x00080f45
   80ed0:	20070b10 	.word	0x20070b10
   80ed4:	20070b0c 	.word	0x20070b0c
   80ed8:	00083fe4 	.word	0x00083fe4
   80edc:	4008c000 	.word	0x4008c000
   80ee0:	000807e1 	.word	0x000807e1
   80ee4:	000807c5 	.word	0x000807c5
   80ee8:	000807d1 	.word	0x000807d1
   80eec:	e000e100 	.word	0xe000e100
   80ef0:	000807b5 	.word	0x000807b5

00080ef4 <__libc_init_array>:
   80ef4:	b570      	push	{r4, r5, r6, lr}
   80ef6:	4e0f      	ldr	r6, [pc, #60]	; (80f34 <__libc_init_array+0x40>)
   80ef8:	4d0f      	ldr	r5, [pc, #60]	; (80f38 <__libc_init_array+0x44>)
   80efa:	1b76      	subs	r6, r6, r5
   80efc:	10b6      	asrs	r6, r6, #2
   80efe:	d007      	beq.n	80f10 <__libc_init_array+0x1c>
   80f00:	3d04      	subs	r5, #4
   80f02:	2400      	movs	r4, #0
   80f04:	3401      	adds	r4, #1
   80f06:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80f0a:	4798      	blx	r3
   80f0c:	42a6      	cmp	r6, r4
   80f0e:	d1f9      	bne.n	80f04 <__libc_init_array+0x10>
   80f10:	4e0a      	ldr	r6, [pc, #40]	; (80f3c <__libc_init_array+0x48>)
   80f12:	4d0b      	ldr	r5, [pc, #44]	; (80f40 <__libc_init_array+0x4c>)
   80f14:	f003 f8a8 	bl	84068 <_init>
   80f18:	1b76      	subs	r6, r6, r5
   80f1a:	10b6      	asrs	r6, r6, #2
   80f1c:	d008      	beq.n	80f30 <__libc_init_array+0x3c>
   80f1e:	3d04      	subs	r5, #4
   80f20:	2400      	movs	r4, #0
   80f22:	3401      	adds	r4, #1
   80f24:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80f28:	4798      	blx	r3
   80f2a:	42a6      	cmp	r6, r4
   80f2c:	d1f9      	bne.n	80f22 <__libc_init_array+0x2e>
   80f2e:	bd70      	pop	{r4, r5, r6, pc}
   80f30:	bd70      	pop	{r4, r5, r6, pc}
   80f32:	bf00      	nop
   80f34:	00084074 	.word	0x00084074
   80f38:	00084074 	.word	0x00084074
   80f3c:	0008407c 	.word	0x0008407c
   80f40:	00084074 	.word	0x00084074

00080f44 <iprintf>:
   80f44:	b40f      	push	{r0, r1, r2, r3}
   80f46:	b510      	push	{r4, lr}
   80f48:	4b07      	ldr	r3, [pc, #28]	; (80f68 <iprintf+0x24>)
   80f4a:	b082      	sub	sp, #8
   80f4c:	ac04      	add	r4, sp, #16
   80f4e:	f854 2b04 	ldr.w	r2, [r4], #4
   80f52:	6818      	ldr	r0, [r3, #0]
   80f54:	4623      	mov	r3, r4
   80f56:	6881      	ldr	r1, [r0, #8]
   80f58:	9401      	str	r4, [sp, #4]
   80f5a:	f000 f97d 	bl	81258 <_vfiprintf_r>
   80f5e:	b002      	add	sp, #8
   80f60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80f64:	b004      	add	sp, #16
   80f66:	4770      	bx	lr
   80f68:	20070560 	.word	0x20070560

00080f6c <memset>:
   80f6c:	b4f0      	push	{r4, r5, r6, r7}
   80f6e:	0784      	lsls	r4, r0, #30
   80f70:	d043      	beq.n	80ffa <memset+0x8e>
   80f72:	1e54      	subs	r4, r2, #1
   80f74:	2a00      	cmp	r2, #0
   80f76:	d03e      	beq.n	80ff6 <memset+0x8a>
   80f78:	b2cd      	uxtb	r5, r1
   80f7a:	4603      	mov	r3, r0
   80f7c:	e003      	b.n	80f86 <memset+0x1a>
   80f7e:	1e62      	subs	r2, r4, #1
   80f80:	2c00      	cmp	r4, #0
   80f82:	d038      	beq.n	80ff6 <memset+0x8a>
   80f84:	4614      	mov	r4, r2
   80f86:	f803 5b01 	strb.w	r5, [r3], #1
   80f8a:	079a      	lsls	r2, r3, #30
   80f8c:	d1f7      	bne.n	80f7e <memset+0x12>
   80f8e:	2c03      	cmp	r4, #3
   80f90:	d92a      	bls.n	80fe8 <memset+0x7c>
   80f92:	b2cd      	uxtb	r5, r1
   80f94:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   80f98:	2c0f      	cmp	r4, #15
   80f9a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   80f9e:	d915      	bls.n	80fcc <memset+0x60>
   80fa0:	f1a4 0710 	sub.w	r7, r4, #16
   80fa4:	093f      	lsrs	r7, r7, #4
   80fa6:	f103 0610 	add.w	r6, r3, #16
   80faa:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   80fae:	461a      	mov	r2, r3
   80fb0:	6015      	str	r5, [r2, #0]
   80fb2:	6055      	str	r5, [r2, #4]
   80fb4:	6095      	str	r5, [r2, #8]
   80fb6:	60d5      	str	r5, [r2, #12]
   80fb8:	3210      	adds	r2, #16
   80fba:	42b2      	cmp	r2, r6
   80fbc:	d1f8      	bne.n	80fb0 <memset+0x44>
   80fbe:	f004 040f 	and.w	r4, r4, #15
   80fc2:	3701      	adds	r7, #1
   80fc4:	2c03      	cmp	r4, #3
   80fc6:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   80fca:	d90d      	bls.n	80fe8 <memset+0x7c>
   80fcc:	461e      	mov	r6, r3
   80fce:	4622      	mov	r2, r4
   80fd0:	3a04      	subs	r2, #4
   80fd2:	2a03      	cmp	r2, #3
   80fd4:	f846 5b04 	str.w	r5, [r6], #4
   80fd8:	d8fa      	bhi.n	80fd0 <memset+0x64>
   80fda:	1f22      	subs	r2, r4, #4
   80fdc:	f022 0203 	bic.w	r2, r2, #3
   80fe0:	3204      	adds	r2, #4
   80fe2:	4413      	add	r3, r2
   80fe4:	f004 0403 	and.w	r4, r4, #3
   80fe8:	b12c      	cbz	r4, 80ff6 <memset+0x8a>
   80fea:	b2c9      	uxtb	r1, r1
   80fec:	441c      	add	r4, r3
   80fee:	f803 1b01 	strb.w	r1, [r3], #1
   80ff2:	42a3      	cmp	r3, r4
   80ff4:	d1fb      	bne.n	80fee <memset+0x82>
   80ff6:	bcf0      	pop	{r4, r5, r6, r7}
   80ff8:	4770      	bx	lr
   80ffa:	4614      	mov	r4, r2
   80ffc:	4603      	mov	r3, r0
   80ffe:	e7c6      	b.n	80f8e <memset+0x22>

00081000 <_puts_r>:
   81000:	b5f0      	push	{r4, r5, r6, r7, lr}
   81002:	4604      	mov	r4, r0
   81004:	b089      	sub	sp, #36	; 0x24
   81006:	4608      	mov	r0, r1
   81008:	460d      	mov	r5, r1
   8100a:	f000 f8b9 	bl	81180 <strlen>
   8100e:	68a3      	ldr	r3, [r4, #8]
   81010:	2102      	movs	r1, #2
   81012:	899a      	ldrh	r2, [r3, #12]
   81014:	f8df e044 	ldr.w	lr, [pc, #68]	; 8105c <_puts_r+0x5c>
   81018:	f100 0c01 	add.w	ip, r0, #1
   8101c:	2701      	movs	r7, #1
   8101e:	ae04      	add	r6, sp, #16
   81020:	9102      	str	r1, [sp, #8]
   81022:	0491      	lsls	r1, r2, #18
   81024:	9504      	str	r5, [sp, #16]
   81026:	9005      	str	r0, [sp, #20]
   81028:	f8cd c00c 	str.w	ip, [sp, #12]
   8102c:	f8cd e018 	str.w	lr, [sp, #24]
   81030:	9707      	str	r7, [sp, #28]
   81032:	9601      	str	r6, [sp, #4]
   81034:	d406      	bmi.n	81044 <_puts_r+0x44>
   81036:	6e59      	ldr	r1, [r3, #100]	; 0x64
   81038:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8103c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   81040:	819a      	strh	r2, [r3, #12]
   81042:	6659      	str	r1, [r3, #100]	; 0x64
   81044:	4620      	mov	r0, r4
   81046:	4619      	mov	r1, r3
   81048:	aa01      	add	r2, sp, #4
   8104a:	f001 faaf 	bl	825ac <__sfvwrite_r>
   8104e:	2800      	cmp	r0, #0
   81050:	bf0c      	ite	eq
   81052:	200a      	moveq	r0, #10
   81054:	f04f 30ff 	movne.w	r0, #4294967295
   81058:	b009      	add	sp, #36	; 0x24
   8105a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8105c:	00083f44 	.word	0x00083f44

00081060 <puts>:
   81060:	4b02      	ldr	r3, [pc, #8]	; (8106c <puts+0xc>)
   81062:	4601      	mov	r1, r0
   81064:	6818      	ldr	r0, [r3, #0]
   81066:	f7ff bfcb 	b.w	81000 <_puts_r>
   8106a:	bf00      	nop
   8106c:	20070560 	.word	0x20070560

00081070 <setbuf>:
   81070:	2900      	cmp	r1, #0
   81072:	bf0c      	ite	eq
   81074:	2202      	moveq	r2, #2
   81076:	2200      	movne	r2, #0
   81078:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8107c:	f000 b800 	b.w	81080 <setvbuf>

00081080 <setvbuf>:
   81080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81084:	4d3c      	ldr	r5, [pc, #240]	; (81178 <setvbuf+0xf8>)
   81086:	4604      	mov	r4, r0
   81088:	682d      	ldr	r5, [r5, #0]
   8108a:	4688      	mov	r8, r1
   8108c:	4616      	mov	r6, r2
   8108e:	461f      	mov	r7, r3
   81090:	b115      	cbz	r5, 81098 <setvbuf+0x18>
   81092:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81094:	2b00      	cmp	r3, #0
   81096:	d04f      	beq.n	81138 <setvbuf+0xb8>
   81098:	2e02      	cmp	r6, #2
   8109a:	d830      	bhi.n	810fe <setvbuf+0x7e>
   8109c:	2f00      	cmp	r7, #0
   8109e:	db2e      	blt.n	810fe <setvbuf+0x7e>
   810a0:	4628      	mov	r0, r5
   810a2:	4621      	mov	r1, r4
   810a4:	f001 f856 	bl	82154 <_fflush_r>
   810a8:	89a3      	ldrh	r3, [r4, #12]
   810aa:	2200      	movs	r2, #0
   810ac:	6062      	str	r2, [r4, #4]
   810ae:	61a2      	str	r2, [r4, #24]
   810b0:	061a      	lsls	r2, r3, #24
   810b2:	d428      	bmi.n	81106 <setvbuf+0x86>
   810b4:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   810b8:	b29b      	uxth	r3, r3
   810ba:	2e02      	cmp	r6, #2
   810bc:	81a3      	strh	r3, [r4, #12]
   810be:	d02d      	beq.n	8111c <setvbuf+0x9c>
   810c0:	f1b8 0f00 	cmp.w	r8, #0
   810c4:	d03c      	beq.n	81140 <setvbuf+0xc0>
   810c6:	2e01      	cmp	r6, #1
   810c8:	d013      	beq.n	810f2 <setvbuf+0x72>
   810ca:	b29b      	uxth	r3, r3
   810cc:	f003 0008 	and.w	r0, r3, #8
   810d0:	4a2a      	ldr	r2, [pc, #168]	; (8117c <setvbuf+0xfc>)
   810d2:	b280      	uxth	r0, r0
   810d4:	63ea      	str	r2, [r5, #60]	; 0x3c
   810d6:	f8c4 8000 	str.w	r8, [r4]
   810da:	f8c4 8010 	str.w	r8, [r4, #16]
   810de:	6167      	str	r7, [r4, #20]
   810e0:	b178      	cbz	r0, 81102 <setvbuf+0x82>
   810e2:	f013 0f03 	tst.w	r3, #3
   810e6:	bf18      	it	ne
   810e8:	2700      	movne	r7, #0
   810ea:	60a7      	str	r7, [r4, #8]
   810ec:	2000      	movs	r0, #0
   810ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   810f2:	f043 0301 	orr.w	r3, r3, #1
   810f6:	427a      	negs	r2, r7
   810f8:	81a3      	strh	r3, [r4, #12]
   810fa:	61a2      	str	r2, [r4, #24]
   810fc:	e7e5      	b.n	810ca <setvbuf+0x4a>
   810fe:	f04f 30ff 	mov.w	r0, #4294967295
   81102:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81106:	4628      	mov	r0, r5
   81108:	6921      	ldr	r1, [r4, #16]
   8110a:	f001 f983 	bl	82414 <_free_r>
   8110e:	89a3      	ldrh	r3, [r4, #12]
   81110:	2e02      	cmp	r6, #2
   81112:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81116:	b29b      	uxth	r3, r3
   81118:	81a3      	strh	r3, [r4, #12]
   8111a:	d1d1      	bne.n	810c0 <setvbuf+0x40>
   8111c:	2000      	movs	r0, #0
   8111e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81122:	f043 0302 	orr.w	r3, r3, #2
   81126:	2500      	movs	r5, #0
   81128:	2101      	movs	r1, #1
   8112a:	81a3      	strh	r3, [r4, #12]
   8112c:	60a5      	str	r5, [r4, #8]
   8112e:	6022      	str	r2, [r4, #0]
   81130:	6122      	str	r2, [r4, #16]
   81132:	6161      	str	r1, [r4, #20]
   81134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81138:	4628      	mov	r0, r5
   8113a:	f001 f827 	bl	8218c <__sinit>
   8113e:	e7ab      	b.n	81098 <setvbuf+0x18>
   81140:	2f00      	cmp	r7, #0
   81142:	bf08      	it	eq
   81144:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   81148:	4638      	mov	r0, r7
   8114a:	f001 fc59 	bl	82a00 <malloc>
   8114e:	4680      	mov	r8, r0
   81150:	b128      	cbz	r0, 8115e <setvbuf+0xde>
   81152:	89a3      	ldrh	r3, [r4, #12]
   81154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81158:	b29b      	uxth	r3, r3
   8115a:	81a3      	strh	r3, [r4, #12]
   8115c:	e7b3      	b.n	810c6 <setvbuf+0x46>
   8115e:	f44f 6080 	mov.w	r0, #1024	; 0x400
   81162:	f001 fc4d 	bl	82a00 <malloc>
   81166:	4680      	mov	r8, r0
   81168:	b918      	cbnz	r0, 81172 <setvbuf+0xf2>
   8116a:	89a3      	ldrh	r3, [r4, #12]
   8116c:	f04f 30ff 	mov.w	r0, #4294967295
   81170:	e7d5      	b.n	8111e <setvbuf+0x9e>
   81172:	f44f 6780 	mov.w	r7, #1024	; 0x400
   81176:	e7ec      	b.n	81152 <setvbuf+0xd2>
   81178:	20070560 	.word	0x20070560
   8117c:	00082181 	.word	0x00082181

00081180 <strlen>:
   81180:	f020 0103 	bic.w	r1, r0, #3
   81184:	f010 0003 	ands.w	r0, r0, #3
   81188:	f1c0 0000 	rsb	r0, r0, #0
   8118c:	f851 3b04 	ldr.w	r3, [r1], #4
   81190:	f100 0c04 	add.w	ip, r0, #4
   81194:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   81198:	f06f 0200 	mvn.w	r2, #0
   8119c:	bf1c      	itt	ne
   8119e:	fa22 f20c 	lsrne.w	r2, r2, ip
   811a2:	4313      	orrne	r3, r2
   811a4:	f04f 0c01 	mov.w	ip, #1
   811a8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   811ac:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   811b0:	eba3 020c 	sub.w	r2, r3, ip
   811b4:	ea22 0203 	bic.w	r2, r2, r3
   811b8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   811bc:	bf04      	itt	eq
   811be:	f851 3b04 	ldreq.w	r3, [r1], #4
   811c2:	3004      	addeq	r0, #4
   811c4:	d0f4      	beq.n	811b0 <strlen+0x30>
   811c6:	f013 0fff 	tst.w	r3, #255	; 0xff
   811ca:	bf1f      	itttt	ne
   811cc:	3001      	addne	r0, #1
   811ce:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   811d2:	3001      	addne	r0, #1
   811d4:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   811d8:	bf18      	it	ne
   811da:	3001      	addne	r0, #1
   811dc:	4770      	bx	lr
   811de:	bf00      	nop

000811e0 <__sprint_r.part.0>:
   811e0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   811e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   811e6:	049c      	lsls	r4, r3, #18
   811e8:	460e      	mov	r6, r1
   811ea:	4680      	mov	r8, r0
   811ec:	4691      	mov	r9, r2
   811ee:	d52a      	bpl.n	81246 <__sprint_r.part.0+0x66>
   811f0:	6893      	ldr	r3, [r2, #8]
   811f2:	6812      	ldr	r2, [r2, #0]
   811f4:	f102 0a08 	add.w	sl, r2, #8
   811f8:	b31b      	cbz	r3, 81242 <__sprint_r.part.0+0x62>
   811fa:	e91a 00a0 	ldmdb	sl, {r5, r7}
   811fe:	08bf      	lsrs	r7, r7, #2
   81200:	d017      	beq.n	81232 <__sprint_r.part.0+0x52>
   81202:	3d04      	subs	r5, #4
   81204:	2400      	movs	r4, #0
   81206:	e001      	b.n	8120c <__sprint_r.part.0+0x2c>
   81208:	42a7      	cmp	r7, r4
   8120a:	d010      	beq.n	8122e <__sprint_r.part.0+0x4e>
   8120c:	4640      	mov	r0, r8
   8120e:	f855 1f04 	ldr.w	r1, [r5, #4]!
   81212:	4632      	mov	r2, r6
   81214:	f001 f850 	bl	822b8 <_fputwc_r>
   81218:	1c43      	adds	r3, r0, #1
   8121a:	f104 0401 	add.w	r4, r4, #1
   8121e:	d1f3      	bne.n	81208 <__sprint_r.part.0+0x28>
   81220:	2300      	movs	r3, #0
   81222:	f8c9 3008 	str.w	r3, [r9, #8]
   81226:	f8c9 3004 	str.w	r3, [r9, #4]
   8122a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8122e:	f8d9 3008 	ldr.w	r3, [r9, #8]
   81232:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   81236:	f8c9 3008 	str.w	r3, [r9, #8]
   8123a:	f10a 0a08 	add.w	sl, sl, #8
   8123e:	2b00      	cmp	r3, #0
   81240:	d1db      	bne.n	811fa <__sprint_r.part.0+0x1a>
   81242:	2000      	movs	r0, #0
   81244:	e7ec      	b.n	81220 <__sprint_r.part.0+0x40>
   81246:	f001 f9b1 	bl	825ac <__sfvwrite_r>
   8124a:	2300      	movs	r3, #0
   8124c:	f8c9 3008 	str.w	r3, [r9, #8]
   81250:	f8c9 3004 	str.w	r3, [r9, #4]
   81254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00081258 <_vfiprintf_r>:
   81258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8125c:	b0b1      	sub	sp, #196	; 0xc4
   8125e:	461c      	mov	r4, r3
   81260:	9102      	str	r1, [sp, #8]
   81262:	4690      	mov	r8, r2
   81264:	9308      	str	r3, [sp, #32]
   81266:	9006      	str	r0, [sp, #24]
   81268:	b118      	cbz	r0, 81272 <_vfiprintf_r+0x1a>
   8126a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8126c:	2b00      	cmp	r3, #0
   8126e:	f000 80e8 	beq.w	81442 <_vfiprintf_r+0x1ea>
   81272:	9d02      	ldr	r5, [sp, #8]
   81274:	89ab      	ldrh	r3, [r5, #12]
   81276:	b29a      	uxth	r2, r3
   81278:	0490      	lsls	r0, r2, #18
   8127a:	d407      	bmi.n	8128c <_vfiprintf_r+0x34>
   8127c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   8127e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   81282:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   81286:	81ab      	strh	r3, [r5, #12]
   81288:	b29a      	uxth	r2, r3
   8128a:	6669      	str	r1, [r5, #100]	; 0x64
   8128c:	0711      	lsls	r1, r2, #28
   8128e:	f140 80b7 	bpl.w	81400 <_vfiprintf_r+0x1a8>
   81292:	f8dd b008 	ldr.w	fp, [sp, #8]
   81296:	f8db 3010 	ldr.w	r3, [fp, #16]
   8129a:	2b00      	cmp	r3, #0
   8129c:	f000 80b0 	beq.w	81400 <_vfiprintf_r+0x1a8>
   812a0:	f002 021a 	and.w	r2, r2, #26
   812a4:	2a0a      	cmp	r2, #10
   812a6:	f000 80b7 	beq.w	81418 <_vfiprintf_r+0x1c0>
   812aa:	2300      	movs	r3, #0
   812ac:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   812b0:	930a      	str	r3, [sp, #40]	; 0x28
   812b2:	9315      	str	r3, [sp, #84]	; 0x54
   812b4:	9314      	str	r3, [sp, #80]	; 0x50
   812b6:	9309      	str	r3, [sp, #36]	; 0x24
   812b8:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   812bc:	464e      	mov	r6, r9
   812be:	f898 3000 	ldrb.w	r3, [r8]
   812c2:	2b00      	cmp	r3, #0
   812c4:	f000 84c8 	beq.w	81c58 <_vfiprintf_r+0xa00>
   812c8:	2b25      	cmp	r3, #37	; 0x25
   812ca:	f000 84c5 	beq.w	81c58 <_vfiprintf_r+0xa00>
   812ce:	f108 0201 	add.w	r2, r8, #1
   812d2:	e001      	b.n	812d8 <_vfiprintf_r+0x80>
   812d4:	2b25      	cmp	r3, #37	; 0x25
   812d6:	d004      	beq.n	812e2 <_vfiprintf_r+0x8a>
   812d8:	7813      	ldrb	r3, [r2, #0]
   812da:	4614      	mov	r4, r2
   812dc:	3201      	adds	r2, #1
   812de:	2b00      	cmp	r3, #0
   812e0:	d1f8      	bne.n	812d4 <_vfiprintf_r+0x7c>
   812e2:	ebc8 0504 	rsb	r5, r8, r4
   812e6:	b195      	cbz	r5, 8130e <_vfiprintf_r+0xb6>
   812e8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   812ea:	9a15      	ldr	r2, [sp, #84]	; 0x54
   812ec:	3301      	adds	r3, #1
   812ee:	442a      	add	r2, r5
   812f0:	2b07      	cmp	r3, #7
   812f2:	f8c6 8000 	str.w	r8, [r6]
   812f6:	6075      	str	r5, [r6, #4]
   812f8:	9215      	str	r2, [sp, #84]	; 0x54
   812fa:	9314      	str	r3, [sp, #80]	; 0x50
   812fc:	dd7b      	ble.n	813f6 <_vfiprintf_r+0x19e>
   812fe:	2a00      	cmp	r2, #0
   81300:	f040 84d5 	bne.w	81cae <_vfiprintf_r+0xa56>
   81304:	9809      	ldr	r0, [sp, #36]	; 0x24
   81306:	9214      	str	r2, [sp, #80]	; 0x50
   81308:	4428      	add	r0, r5
   8130a:	464e      	mov	r6, r9
   8130c:	9009      	str	r0, [sp, #36]	; 0x24
   8130e:	7823      	ldrb	r3, [r4, #0]
   81310:	2b00      	cmp	r3, #0
   81312:	f000 83ed 	beq.w	81af0 <_vfiprintf_r+0x898>
   81316:	2100      	movs	r1, #0
   81318:	f04f 0200 	mov.w	r2, #0
   8131c:	f04f 3cff 	mov.w	ip, #4294967295
   81320:	7863      	ldrb	r3, [r4, #1]
   81322:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   81326:	9104      	str	r1, [sp, #16]
   81328:	468a      	mov	sl, r1
   8132a:	f104 0801 	add.w	r8, r4, #1
   8132e:	4608      	mov	r0, r1
   81330:	4665      	mov	r5, ip
   81332:	f108 0801 	add.w	r8, r8, #1
   81336:	f1a3 0220 	sub.w	r2, r3, #32
   8133a:	2a58      	cmp	r2, #88	; 0x58
   8133c:	f200 82d9 	bhi.w	818f2 <_vfiprintf_r+0x69a>
   81340:	e8df f012 	tbh	[pc, r2, lsl #1]
   81344:	02d702cb 	.word	0x02d702cb
   81348:	02d202d7 	.word	0x02d202d7
   8134c:	02d702d7 	.word	0x02d702d7
   81350:	02d702d7 	.word	0x02d702d7
   81354:	02d702d7 	.word	0x02d702d7
   81358:	028f0282 	.word	0x028f0282
   8135c:	008402d7 	.word	0x008402d7
   81360:	02d70293 	.word	0x02d70293
   81364:	0196012b 	.word	0x0196012b
   81368:	01960196 	.word	0x01960196
   8136c:	01960196 	.word	0x01960196
   81370:	01960196 	.word	0x01960196
   81374:	01960196 	.word	0x01960196
   81378:	02d702d7 	.word	0x02d702d7
   8137c:	02d702d7 	.word	0x02d702d7
   81380:	02d702d7 	.word	0x02d702d7
   81384:	02d702d7 	.word	0x02d702d7
   81388:	02d702d7 	.word	0x02d702d7
   8138c:	02d70130 	.word	0x02d70130
   81390:	02d702d7 	.word	0x02d702d7
   81394:	02d702d7 	.word	0x02d702d7
   81398:	02d702d7 	.word	0x02d702d7
   8139c:	02d702d7 	.word	0x02d702d7
   813a0:	017b02d7 	.word	0x017b02d7
   813a4:	02d702d7 	.word	0x02d702d7
   813a8:	02d702d7 	.word	0x02d702d7
   813ac:	01a402d7 	.word	0x01a402d7
   813b0:	02d702d7 	.word	0x02d702d7
   813b4:	02d701bf 	.word	0x02d701bf
   813b8:	02d702d7 	.word	0x02d702d7
   813bc:	02d702d7 	.word	0x02d702d7
   813c0:	02d702d7 	.word	0x02d702d7
   813c4:	02d702d7 	.word	0x02d702d7
   813c8:	01e402d7 	.word	0x01e402d7
   813cc:	02d701fa 	.word	0x02d701fa
   813d0:	02d702d7 	.word	0x02d702d7
   813d4:	01fa0216 	.word	0x01fa0216
   813d8:	02d702d7 	.word	0x02d702d7
   813dc:	02d7021b 	.word	0x02d7021b
   813e0:	00890228 	.word	0x00890228
   813e4:	027d0266 	.word	0x027d0266
   813e8:	023a02d7 	.word	0x023a02d7
   813ec:	011902d7 	.word	0x011902d7
   813f0:	02d702d7 	.word	0x02d702d7
   813f4:	02af      	.short	0x02af
   813f6:	3608      	adds	r6, #8
   813f8:	9809      	ldr	r0, [sp, #36]	; 0x24
   813fa:	4428      	add	r0, r5
   813fc:	9009      	str	r0, [sp, #36]	; 0x24
   813fe:	e786      	b.n	8130e <_vfiprintf_r+0xb6>
   81400:	9806      	ldr	r0, [sp, #24]
   81402:	9902      	ldr	r1, [sp, #8]
   81404:	f000 fd90 	bl	81f28 <__swsetup_r>
   81408:	b9b0      	cbnz	r0, 81438 <_vfiprintf_r+0x1e0>
   8140a:	9d02      	ldr	r5, [sp, #8]
   8140c:	89aa      	ldrh	r2, [r5, #12]
   8140e:	f002 021a 	and.w	r2, r2, #26
   81412:	2a0a      	cmp	r2, #10
   81414:	f47f af49 	bne.w	812aa <_vfiprintf_r+0x52>
   81418:	f8dd b008 	ldr.w	fp, [sp, #8]
   8141c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   81420:	2b00      	cmp	r3, #0
   81422:	f6ff af42 	blt.w	812aa <_vfiprintf_r+0x52>
   81426:	9806      	ldr	r0, [sp, #24]
   81428:	4659      	mov	r1, fp
   8142a:	4642      	mov	r2, r8
   8142c:	4623      	mov	r3, r4
   8142e:	f000 fd3d 	bl	81eac <__sbprintf>
   81432:	b031      	add	sp, #196	; 0xc4
   81434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81438:	f04f 30ff 	mov.w	r0, #4294967295
   8143c:	b031      	add	sp, #196	; 0xc4
   8143e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81442:	f000 fea3 	bl	8218c <__sinit>
   81446:	e714      	b.n	81272 <_vfiprintf_r+0x1a>
   81448:	4240      	negs	r0, r0
   8144a:	9308      	str	r3, [sp, #32]
   8144c:	f04a 0a04 	orr.w	sl, sl, #4
   81450:	f898 3000 	ldrb.w	r3, [r8]
   81454:	e76d      	b.n	81332 <_vfiprintf_r+0xda>
   81456:	f01a 0320 	ands.w	r3, sl, #32
   8145a:	9004      	str	r0, [sp, #16]
   8145c:	46ac      	mov	ip, r5
   8145e:	f000 80f4 	beq.w	8164a <_vfiprintf_r+0x3f2>
   81462:	f8dd b020 	ldr.w	fp, [sp, #32]
   81466:	f10b 0307 	add.w	r3, fp, #7
   8146a:	f023 0307 	bic.w	r3, r3, #7
   8146e:	f103 0408 	add.w	r4, r3, #8
   81472:	9408      	str	r4, [sp, #32]
   81474:	e9d3 4500 	ldrd	r4, r5, [r3]
   81478:	2300      	movs	r3, #0
   8147a:	f04f 0000 	mov.w	r0, #0
   8147e:	2100      	movs	r1, #0
   81480:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   81484:	f8cd c014 	str.w	ip, [sp, #20]
   81488:	9107      	str	r1, [sp, #28]
   8148a:	f1bc 0f00 	cmp.w	ip, #0
   8148e:	bfa8      	it	ge
   81490:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   81494:	ea54 0205 	orrs.w	r2, r4, r5
   81498:	f040 80ad 	bne.w	815f6 <_vfiprintf_r+0x39e>
   8149c:	f1bc 0f00 	cmp.w	ip, #0
   814a0:	f040 80a9 	bne.w	815f6 <_vfiprintf_r+0x39e>
   814a4:	2b00      	cmp	r3, #0
   814a6:	f040 83c0 	bne.w	81c2a <_vfiprintf_r+0x9d2>
   814aa:	f01a 0f01 	tst.w	sl, #1
   814ae:	f000 83bc 	beq.w	81c2a <_vfiprintf_r+0x9d2>
   814b2:	2330      	movs	r3, #48	; 0x30
   814b4:	af30      	add	r7, sp, #192	; 0xc0
   814b6:	f807 3d41 	strb.w	r3, [r7, #-65]!
   814ba:	ebc7 0409 	rsb	r4, r7, r9
   814be:	9405      	str	r4, [sp, #20]
   814c0:	f8dd b014 	ldr.w	fp, [sp, #20]
   814c4:	9c07      	ldr	r4, [sp, #28]
   814c6:	45e3      	cmp	fp, ip
   814c8:	bfb8      	it	lt
   814ca:	46e3      	movlt	fp, ip
   814cc:	f8cd b00c 	str.w	fp, [sp, #12]
   814d0:	b11c      	cbz	r4, 814da <_vfiprintf_r+0x282>
   814d2:	f10b 0b01 	add.w	fp, fp, #1
   814d6:	f8cd b00c 	str.w	fp, [sp, #12]
   814da:	f01a 0502 	ands.w	r5, sl, #2
   814de:	9507      	str	r5, [sp, #28]
   814e0:	d005      	beq.n	814ee <_vfiprintf_r+0x296>
   814e2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   814e6:	f10b 0b02 	add.w	fp, fp, #2
   814ea:	f8cd b00c 	str.w	fp, [sp, #12]
   814ee:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   814f2:	930b      	str	r3, [sp, #44]	; 0x2c
   814f4:	f040 821b 	bne.w	8192e <_vfiprintf_r+0x6d6>
   814f8:	9d04      	ldr	r5, [sp, #16]
   814fa:	f8dd b00c 	ldr.w	fp, [sp, #12]
   814fe:	ebcb 0405 	rsb	r4, fp, r5
   81502:	2c00      	cmp	r4, #0
   81504:	f340 8213 	ble.w	8192e <_vfiprintf_r+0x6d6>
   81508:	2c10      	cmp	r4, #16
   8150a:	f340 8489 	ble.w	81e20 <_vfiprintf_r+0xbc8>
   8150e:	4dbe      	ldr	r5, [pc, #760]	; (81808 <_vfiprintf_r+0x5b0>)
   81510:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81512:	462b      	mov	r3, r5
   81514:	9814      	ldr	r0, [sp, #80]	; 0x50
   81516:	4625      	mov	r5, r4
   81518:	f04f 0b10 	mov.w	fp, #16
   8151c:	4664      	mov	r4, ip
   8151e:	46b4      	mov	ip, r6
   81520:	461e      	mov	r6, r3
   81522:	e006      	b.n	81532 <_vfiprintf_r+0x2da>
   81524:	1c83      	adds	r3, r0, #2
   81526:	f10c 0c08 	add.w	ip, ip, #8
   8152a:	4608      	mov	r0, r1
   8152c:	3d10      	subs	r5, #16
   8152e:	2d10      	cmp	r5, #16
   81530:	dd11      	ble.n	81556 <_vfiprintf_r+0x2fe>
   81532:	1c41      	adds	r1, r0, #1
   81534:	3210      	adds	r2, #16
   81536:	2907      	cmp	r1, #7
   81538:	9215      	str	r2, [sp, #84]	; 0x54
   8153a:	e88c 0840 	stmia.w	ip, {r6, fp}
   8153e:	9114      	str	r1, [sp, #80]	; 0x50
   81540:	ddf0      	ble.n	81524 <_vfiprintf_r+0x2cc>
   81542:	2a00      	cmp	r2, #0
   81544:	f040 81e6 	bne.w	81914 <_vfiprintf_r+0x6bc>
   81548:	3d10      	subs	r5, #16
   8154a:	2d10      	cmp	r5, #16
   8154c:	f04f 0301 	mov.w	r3, #1
   81550:	4610      	mov	r0, r2
   81552:	46cc      	mov	ip, r9
   81554:	dced      	bgt.n	81532 <_vfiprintf_r+0x2da>
   81556:	4631      	mov	r1, r6
   81558:	4666      	mov	r6, ip
   8155a:	46a4      	mov	ip, r4
   8155c:	462c      	mov	r4, r5
   8155e:	460d      	mov	r5, r1
   81560:	4422      	add	r2, r4
   81562:	2b07      	cmp	r3, #7
   81564:	9215      	str	r2, [sp, #84]	; 0x54
   81566:	6035      	str	r5, [r6, #0]
   81568:	6074      	str	r4, [r6, #4]
   8156a:	9314      	str	r3, [sp, #80]	; 0x50
   8156c:	f300 836d 	bgt.w	81c4a <_vfiprintf_r+0x9f2>
   81570:	3608      	adds	r6, #8
   81572:	1c59      	adds	r1, r3, #1
   81574:	e1de      	b.n	81934 <_vfiprintf_r+0x6dc>
   81576:	f01a 0f20 	tst.w	sl, #32
   8157a:	9004      	str	r0, [sp, #16]
   8157c:	46ac      	mov	ip, r5
   8157e:	f000 808d 	beq.w	8169c <_vfiprintf_r+0x444>
   81582:	9d08      	ldr	r5, [sp, #32]
   81584:	1deb      	adds	r3, r5, #7
   81586:	f023 0307 	bic.w	r3, r3, #7
   8158a:	f103 0b08 	add.w	fp, r3, #8
   8158e:	e9d3 4500 	ldrd	r4, r5, [r3]
   81592:	f8cd b020 	str.w	fp, [sp, #32]
   81596:	2301      	movs	r3, #1
   81598:	e76f      	b.n	8147a <_vfiprintf_r+0x222>
   8159a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   8159e:	f898 3000 	ldrb.w	r3, [r8]
   815a2:	e6c6      	b.n	81332 <_vfiprintf_r+0xda>
   815a4:	f04a 0a10 	orr.w	sl, sl, #16
   815a8:	f01a 0f20 	tst.w	sl, #32
   815ac:	9004      	str	r0, [sp, #16]
   815ae:	46ac      	mov	ip, r5
   815b0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   815b4:	f000 80c8 	beq.w	81748 <_vfiprintf_r+0x4f0>
   815b8:	9c08      	ldr	r4, [sp, #32]
   815ba:	1de1      	adds	r1, r4, #7
   815bc:	f021 0107 	bic.w	r1, r1, #7
   815c0:	e9d1 2300 	ldrd	r2, r3, [r1]
   815c4:	3108      	adds	r1, #8
   815c6:	9108      	str	r1, [sp, #32]
   815c8:	4614      	mov	r4, r2
   815ca:	461d      	mov	r5, r3
   815cc:	2a00      	cmp	r2, #0
   815ce:	f173 0b00 	sbcs.w	fp, r3, #0
   815d2:	f2c0 83ce 	blt.w	81d72 <_vfiprintf_r+0xb1a>
   815d6:	f1bc 0f00 	cmp.w	ip, #0
   815da:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   815de:	bfa8      	it	ge
   815e0:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   815e4:	ea54 0205 	orrs.w	r2, r4, r5
   815e8:	9007      	str	r0, [sp, #28]
   815ea:	f8cd c014 	str.w	ip, [sp, #20]
   815ee:	f04f 0301 	mov.w	r3, #1
   815f2:	f43f af53 	beq.w	8149c <_vfiprintf_r+0x244>
   815f6:	2b01      	cmp	r3, #1
   815f8:	f000 8319 	beq.w	81c2e <_vfiprintf_r+0x9d6>
   815fc:	2b02      	cmp	r3, #2
   815fe:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   81602:	f040 824c 	bne.w	81a9e <_vfiprintf_r+0x846>
   81606:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   8160a:	4619      	mov	r1, r3
   8160c:	f004 000f 	and.w	r0, r4, #15
   81610:	0922      	lsrs	r2, r4, #4
   81612:	f81b 0000 	ldrb.w	r0, [fp, r0]
   81616:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   8161a:	092b      	lsrs	r3, r5, #4
   8161c:	7008      	strb	r0, [r1, #0]
   8161e:	ea52 0003 	orrs.w	r0, r2, r3
   81622:	460f      	mov	r7, r1
   81624:	4614      	mov	r4, r2
   81626:	461d      	mov	r5, r3
   81628:	f101 31ff 	add.w	r1, r1, #4294967295
   8162c:	d1ee      	bne.n	8160c <_vfiprintf_r+0x3b4>
   8162e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   81632:	ebc7 0309 	rsb	r3, r7, r9
   81636:	9305      	str	r3, [sp, #20]
   81638:	e742      	b.n	814c0 <_vfiprintf_r+0x268>
   8163a:	f04a 0a10 	orr.w	sl, sl, #16
   8163e:	f01a 0320 	ands.w	r3, sl, #32
   81642:	9004      	str	r0, [sp, #16]
   81644:	46ac      	mov	ip, r5
   81646:	f47f af0c 	bne.w	81462 <_vfiprintf_r+0x20a>
   8164a:	f01a 0210 	ands.w	r2, sl, #16
   8164e:	f040 8311 	bne.w	81c74 <_vfiprintf_r+0xa1c>
   81652:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   81656:	f000 830d 	beq.w	81c74 <_vfiprintf_r+0xa1c>
   8165a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8165e:	4613      	mov	r3, r2
   81660:	f8bb 4000 	ldrh.w	r4, [fp]
   81664:	f10b 0b04 	add.w	fp, fp, #4
   81668:	2500      	movs	r5, #0
   8166a:	f8cd b020 	str.w	fp, [sp, #32]
   8166e:	e704      	b.n	8147a <_vfiprintf_r+0x222>
   81670:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81674:	2000      	movs	r0, #0
   81676:	f818 3b01 	ldrb.w	r3, [r8], #1
   8167a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8167e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   81682:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81686:	2a09      	cmp	r2, #9
   81688:	d9f5      	bls.n	81676 <_vfiprintf_r+0x41e>
   8168a:	e654      	b.n	81336 <_vfiprintf_r+0xde>
   8168c:	f04a 0a10 	orr.w	sl, sl, #16
   81690:	f01a 0f20 	tst.w	sl, #32
   81694:	9004      	str	r0, [sp, #16]
   81696:	46ac      	mov	ip, r5
   81698:	f47f af73 	bne.w	81582 <_vfiprintf_r+0x32a>
   8169c:	f01a 0f10 	tst.w	sl, #16
   816a0:	f040 82ef 	bne.w	81c82 <_vfiprintf_r+0xa2a>
   816a4:	f01a 0f40 	tst.w	sl, #64	; 0x40
   816a8:	f000 82eb 	beq.w	81c82 <_vfiprintf_r+0xa2a>
   816ac:	f8dd b020 	ldr.w	fp, [sp, #32]
   816b0:	2500      	movs	r5, #0
   816b2:	f8bb 4000 	ldrh.w	r4, [fp]
   816b6:	f10b 0b04 	add.w	fp, fp, #4
   816ba:	2301      	movs	r3, #1
   816bc:	f8cd b020 	str.w	fp, [sp, #32]
   816c0:	e6db      	b.n	8147a <_vfiprintf_r+0x222>
   816c2:	46ac      	mov	ip, r5
   816c4:	4d51      	ldr	r5, [pc, #324]	; (8180c <_vfiprintf_r+0x5b4>)
   816c6:	f01a 0f20 	tst.w	sl, #32
   816ca:	9004      	str	r0, [sp, #16]
   816cc:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   816d0:	950a      	str	r5, [sp, #40]	; 0x28
   816d2:	f000 80f0 	beq.w	818b6 <_vfiprintf_r+0x65e>
   816d6:	9d08      	ldr	r5, [sp, #32]
   816d8:	1dea      	adds	r2, r5, #7
   816da:	f022 0207 	bic.w	r2, r2, #7
   816de:	f102 0b08 	add.w	fp, r2, #8
   816e2:	f8cd b020 	str.w	fp, [sp, #32]
   816e6:	e9d2 4500 	ldrd	r4, r5, [r2]
   816ea:	f01a 0f01 	tst.w	sl, #1
   816ee:	f000 82aa 	beq.w	81c46 <_vfiprintf_r+0x9ee>
   816f2:	ea54 0b05 	orrs.w	fp, r4, r5
   816f6:	f000 82a6 	beq.w	81c46 <_vfiprintf_r+0x9ee>
   816fa:	2230      	movs	r2, #48	; 0x30
   816fc:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   81700:	f04a 0a02 	orr.w	sl, sl, #2
   81704:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81708:	2302      	movs	r3, #2
   8170a:	e6b6      	b.n	8147a <_vfiprintf_r+0x222>
   8170c:	9b08      	ldr	r3, [sp, #32]
   8170e:	f8dd b020 	ldr.w	fp, [sp, #32]
   81712:	681b      	ldr	r3, [r3, #0]
   81714:	2401      	movs	r4, #1
   81716:	f04f 0500 	mov.w	r5, #0
   8171a:	f10b 0b04 	add.w	fp, fp, #4
   8171e:	9004      	str	r0, [sp, #16]
   81720:	9403      	str	r4, [sp, #12]
   81722:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   81726:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8172a:	f8cd b020 	str.w	fp, [sp, #32]
   8172e:	9405      	str	r4, [sp, #20]
   81730:	af16      	add	r7, sp, #88	; 0x58
   81732:	f04f 0c00 	mov.w	ip, #0
   81736:	e6d0      	b.n	814da <_vfiprintf_r+0x282>
   81738:	f01a 0f20 	tst.w	sl, #32
   8173c:	9004      	str	r0, [sp, #16]
   8173e:	46ac      	mov	ip, r5
   81740:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81744:	f47f af38 	bne.w	815b8 <_vfiprintf_r+0x360>
   81748:	f01a 0f10 	tst.w	sl, #16
   8174c:	f040 82a7 	bne.w	81c9e <_vfiprintf_r+0xa46>
   81750:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81754:	f000 82a3 	beq.w	81c9e <_vfiprintf_r+0xa46>
   81758:	f8dd b020 	ldr.w	fp, [sp, #32]
   8175c:	f9bb 4000 	ldrsh.w	r4, [fp]
   81760:	f10b 0b04 	add.w	fp, fp, #4
   81764:	17e5      	asrs	r5, r4, #31
   81766:	4622      	mov	r2, r4
   81768:	462b      	mov	r3, r5
   8176a:	f8cd b020 	str.w	fp, [sp, #32]
   8176e:	e72d      	b.n	815cc <_vfiprintf_r+0x374>
   81770:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   81774:	f898 3000 	ldrb.w	r3, [r8]
   81778:	e5db      	b.n	81332 <_vfiprintf_r+0xda>
   8177a:	f898 3000 	ldrb.w	r3, [r8]
   8177e:	4642      	mov	r2, r8
   81780:	2b6c      	cmp	r3, #108	; 0x6c
   81782:	bf03      	ittte	eq
   81784:	f108 0801 	addeq.w	r8, r8, #1
   81788:	f04a 0a20 	orreq.w	sl, sl, #32
   8178c:	7853      	ldrbeq	r3, [r2, #1]
   8178e:	f04a 0a10 	orrne.w	sl, sl, #16
   81792:	e5ce      	b.n	81332 <_vfiprintf_r+0xda>
   81794:	f01a 0f20 	tst.w	sl, #32
   81798:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8179c:	f000 82f7 	beq.w	81d8e <_vfiprintf_r+0xb36>
   817a0:	9c08      	ldr	r4, [sp, #32]
   817a2:	6821      	ldr	r1, [r4, #0]
   817a4:	9c09      	ldr	r4, [sp, #36]	; 0x24
   817a6:	17e5      	asrs	r5, r4, #31
   817a8:	462b      	mov	r3, r5
   817aa:	9d08      	ldr	r5, [sp, #32]
   817ac:	4622      	mov	r2, r4
   817ae:	3504      	adds	r5, #4
   817b0:	9508      	str	r5, [sp, #32]
   817b2:	e9c1 2300 	strd	r2, r3, [r1]
   817b6:	e582      	b.n	812be <_vfiprintf_r+0x66>
   817b8:	9c08      	ldr	r4, [sp, #32]
   817ba:	46ac      	mov	ip, r5
   817bc:	6827      	ldr	r7, [r4, #0]
   817be:	f04f 0500 	mov.w	r5, #0
   817c2:	9004      	str	r0, [sp, #16]
   817c4:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   817c8:	3404      	adds	r4, #4
   817ca:	2f00      	cmp	r7, #0
   817cc:	f000 8332 	beq.w	81e34 <_vfiprintf_r+0xbdc>
   817d0:	f1bc 0f00 	cmp.w	ip, #0
   817d4:	4638      	mov	r0, r7
   817d6:	f2c0 8307 	blt.w	81de8 <_vfiprintf_r+0xb90>
   817da:	4662      	mov	r2, ip
   817dc:	2100      	movs	r1, #0
   817de:	f8cd c004 	str.w	ip, [sp, #4]
   817e2:	f001 fbb1 	bl	82f48 <memchr>
   817e6:	f8dd c004 	ldr.w	ip, [sp, #4]
   817ea:	2800      	cmp	r0, #0
   817ec:	f000 833a 	beq.w	81e64 <_vfiprintf_r+0xc0c>
   817f0:	1bc0      	subs	r0, r0, r7
   817f2:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   817f6:	4560      	cmp	r0, ip
   817f8:	bfa8      	it	ge
   817fa:	4660      	movge	r0, ip
   817fc:	9005      	str	r0, [sp, #20]
   817fe:	9408      	str	r4, [sp, #32]
   81800:	9507      	str	r5, [sp, #28]
   81802:	f04f 0c00 	mov.w	ip, #0
   81806:	e65b      	b.n	814c0 <_vfiprintf_r+0x268>
   81808:	00084058 	.word	0x00084058
   8180c:	00084018 	.word	0x00084018
   81810:	9b08      	ldr	r3, [sp, #32]
   81812:	f8dd b020 	ldr.w	fp, [sp, #32]
   81816:	9004      	str	r0, [sp, #16]
   81818:	48b2      	ldr	r0, [pc, #712]	; (81ae4 <_vfiprintf_r+0x88c>)
   8181a:	681c      	ldr	r4, [r3, #0]
   8181c:	2230      	movs	r2, #48	; 0x30
   8181e:	2378      	movs	r3, #120	; 0x78
   81820:	f10b 0b04 	add.w	fp, fp, #4
   81824:	46ac      	mov	ip, r5
   81826:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   8182a:	f04a 0a02 	orr.w	sl, sl, #2
   8182e:	f8cd b020 	str.w	fp, [sp, #32]
   81832:	2500      	movs	r5, #0
   81834:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81838:	900a      	str	r0, [sp, #40]	; 0x28
   8183a:	2302      	movs	r3, #2
   8183c:	e61d      	b.n	8147a <_vfiprintf_r+0x222>
   8183e:	f04a 0a20 	orr.w	sl, sl, #32
   81842:	f898 3000 	ldrb.w	r3, [r8]
   81846:	e574      	b.n	81332 <_vfiprintf_r+0xda>
   81848:	f8dd b020 	ldr.w	fp, [sp, #32]
   8184c:	f8db 0000 	ldr.w	r0, [fp]
   81850:	f10b 0304 	add.w	r3, fp, #4
   81854:	2800      	cmp	r0, #0
   81856:	f6ff adf7 	blt.w	81448 <_vfiprintf_r+0x1f0>
   8185a:	9308      	str	r3, [sp, #32]
   8185c:	f898 3000 	ldrb.w	r3, [r8]
   81860:	e567      	b.n	81332 <_vfiprintf_r+0xda>
   81862:	f898 3000 	ldrb.w	r3, [r8]
   81866:	212b      	movs	r1, #43	; 0x2b
   81868:	e563      	b.n	81332 <_vfiprintf_r+0xda>
   8186a:	f898 3000 	ldrb.w	r3, [r8]
   8186e:	f108 0401 	add.w	r4, r8, #1
   81872:	2b2a      	cmp	r3, #42	; 0x2a
   81874:	f000 8305 	beq.w	81e82 <_vfiprintf_r+0xc2a>
   81878:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8187c:	2a09      	cmp	r2, #9
   8187e:	bf98      	it	ls
   81880:	2500      	movls	r5, #0
   81882:	f200 82fa 	bhi.w	81e7a <_vfiprintf_r+0xc22>
   81886:	f814 3b01 	ldrb.w	r3, [r4], #1
   8188a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8188e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   81892:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81896:	2a09      	cmp	r2, #9
   81898:	d9f5      	bls.n	81886 <_vfiprintf_r+0x62e>
   8189a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   8189e:	46a0      	mov	r8, r4
   818a0:	e549      	b.n	81336 <_vfiprintf_r+0xde>
   818a2:	4c90      	ldr	r4, [pc, #576]	; (81ae4 <_vfiprintf_r+0x88c>)
   818a4:	f01a 0f20 	tst.w	sl, #32
   818a8:	9004      	str	r0, [sp, #16]
   818aa:	46ac      	mov	ip, r5
   818ac:	940a      	str	r4, [sp, #40]	; 0x28
   818ae:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   818b2:	f47f af10 	bne.w	816d6 <_vfiprintf_r+0x47e>
   818b6:	f01a 0f10 	tst.w	sl, #16
   818ba:	f040 81ea 	bne.w	81c92 <_vfiprintf_r+0xa3a>
   818be:	f01a 0f40 	tst.w	sl, #64	; 0x40
   818c2:	f000 81e6 	beq.w	81c92 <_vfiprintf_r+0xa3a>
   818c6:	f8dd b020 	ldr.w	fp, [sp, #32]
   818ca:	2500      	movs	r5, #0
   818cc:	f8bb 4000 	ldrh.w	r4, [fp]
   818d0:	f10b 0b04 	add.w	fp, fp, #4
   818d4:	f8cd b020 	str.w	fp, [sp, #32]
   818d8:	e707      	b.n	816ea <_vfiprintf_r+0x492>
   818da:	f898 3000 	ldrb.w	r3, [r8]
   818de:	2900      	cmp	r1, #0
   818e0:	f47f ad27 	bne.w	81332 <_vfiprintf_r+0xda>
   818e4:	2120      	movs	r1, #32
   818e6:	e524      	b.n	81332 <_vfiprintf_r+0xda>
   818e8:	f04a 0a01 	orr.w	sl, sl, #1
   818ec:	f898 3000 	ldrb.w	r3, [r8]
   818f0:	e51f      	b.n	81332 <_vfiprintf_r+0xda>
   818f2:	9004      	str	r0, [sp, #16]
   818f4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   818f8:	2b00      	cmp	r3, #0
   818fa:	f000 80f9 	beq.w	81af0 <_vfiprintf_r+0x898>
   818fe:	2501      	movs	r5, #1
   81900:	f04f 0b00 	mov.w	fp, #0
   81904:	9503      	str	r5, [sp, #12]
   81906:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8190a:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   8190e:	9505      	str	r5, [sp, #20]
   81910:	af16      	add	r7, sp, #88	; 0x58
   81912:	e70e      	b.n	81732 <_vfiprintf_r+0x4da>
   81914:	9806      	ldr	r0, [sp, #24]
   81916:	9902      	ldr	r1, [sp, #8]
   81918:	aa13      	add	r2, sp, #76	; 0x4c
   8191a:	f7ff fc61 	bl	811e0 <__sprint_r.part.0>
   8191e:	2800      	cmp	r0, #0
   81920:	f040 80ed 	bne.w	81afe <_vfiprintf_r+0x8a6>
   81924:	9814      	ldr	r0, [sp, #80]	; 0x50
   81926:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81928:	1c43      	adds	r3, r0, #1
   8192a:	46cc      	mov	ip, r9
   8192c:	e5fe      	b.n	8152c <_vfiprintf_r+0x2d4>
   8192e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81930:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81932:	1c59      	adds	r1, r3, #1
   81934:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   81938:	b168      	cbz	r0, 81956 <_vfiprintf_r+0x6fe>
   8193a:	3201      	adds	r2, #1
   8193c:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   81940:	2301      	movs	r3, #1
   81942:	2907      	cmp	r1, #7
   81944:	9215      	str	r2, [sp, #84]	; 0x54
   81946:	9114      	str	r1, [sp, #80]	; 0x50
   81948:	e886 0009 	stmia.w	r6, {r0, r3}
   8194c:	f300 8160 	bgt.w	81c10 <_vfiprintf_r+0x9b8>
   81950:	460b      	mov	r3, r1
   81952:	3608      	adds	r6, #8
   81954:	3101      	adds	r1, #1
   81956:	9c07      	ldr	r4, [sp, #28]
   81958:	b164      	cbz	r4, 81974 <_vfiprintf_r+0x71c>
   8195a:	3202      	adds	r2, #2
   8195c:	a812      	add	r0, sp, #72	; 0x48
   8195e:	2302      	movs	r3, #2
   81960:	2907      	cmp	r1, #7
   81962:	9215      	str	r2, [sp, #84]	; 0x54
   81964:	9114      	str	r1, [sp, #80]	; 0x50
   81966:	e886 0009 	stmia.w	r6, {r0, r3}
   8196a:	f300 8157 	bgt.w	81c1c <_vfiprintf_r+0x9c4>
   8196e:	460b      	mov	r3, r1
   81970:	3608      	adds	r6, #8
   81972:	3101      	adds	r1, #1
   81974:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   81976:	2d80      	cmp	r5, #128	; 0x80
   81978:	f000 8101 	beq.w	81b7e <_vfiprintf_r+0x926>
   8197c:	9d05      	ldr	r5, [sp, #20]
   8197e:	ebc5 040c 	rsb	r4, r5, ip
   81982:	2c00      	cmp	r4, #0
   81984:	dd2f      	ble.n	819e6 <_vfiprintf_r+0x78e>
   81986:	2c10      	cmp	r4, #16
   81988:	4d57      	ldr	r5, [pc, #348]	; (81ae8 <_vfiprintf_r+0x890>)
   8198a:	dd22      	ble.n	819d2 <_vfiprintf_r+0x77a>
   8198c:	4630      	mov	r0, r6
   8198e:	f04f 0b10 	mov.w	fp, #16
   81992:	462e      	mov	r6, r5
   81994:	4625      	mov	r5, r4
   81996:	9c06      	ldr	r4, [sp, #24]
   81998:	e006      	b.n	819a8 <_vfiprintf_r+0x750>
   8199a:	f103 0c02 	add.w	ip, r3, #2
   8199e:	3008      	adds	r0, #8
   819a0:	460b      	mov	r3, r1
   819a2:	3d10      	subs	r5, #16
   819a4:	2d10      	cmp	r5, #16
   819a6:	dd10      	ble.n	819ca <_vfiprintf_r+0x772>
   819a8:	1c59      	adds	r1, r3, #1
   819aa:	3210      	adds	r2, #16
   819ac:	2907      	cmp	r1, #7
   819ae:	9215      	str	r2, [sp, #84]	; 0x54
   819b0:	e880 0840 	stmia.w	r0, {r6, fp}
   819b4:	9114      	str	r1, [sp, #80]	; 0x50
   819b6:	ddf0      	ble.n	8199a <_vfiprintf_r+0x742>
   819b8:	2a00      	cmp	r2, #0
   819ba:	d163      	bne.n	81a84 <_vfiprintf_r+0x82c>
   819bc:	3d10      	subs	r5, #16
   819be:	2d10      	cmp	r5, #16
   819c0:	f04f 0c01 	mov.w	ip, #1
   819c4:	4613      	mov	r3, r2
   819c6:	4648      	mov	r0, r9
   819c8:	dcee      	bgt.n	819a8 <_vfiprintf_r+0x750>
   819ca:	462c      	mov	r4, r5
   819cc:	4661      	mov	r1, ip
   819ce:	4635      	mov	r5, r6
   819d0:	4606      	mov	r6, r0
   819d2:	4422      	add	r2, r4
   819d4:	2907      	cmp	r1, #7
   819d6:	9215      	str	r2, [sp, #84]	; 0x54
   819d8:	6035      	str	r5, [r6, #0]
   819da:	6074      	str	r4, [r6, #4]
   819dc:	9114      	str	r1, [sp, #80]	; 0x50
   819de:	f300 80c1 	bgt.w	81b64 <_vfiprintf_r+0x90c>
   819e2:	3608      	adds	r6, #8
   819e4:	3101      	adds	r1, #1
   819e6:	9d05      	ldr	r5, [sp, #20]
   819e8:	2907      	cmp	r1, #7
   819ea:	442a      	add	r2, r5
   819ec:	9215      	str	r2, [sp, #84]	; 0x54
   819ee:	6037      	str	r7, [r6, #0]
   819f0:	6075      	str	r5, [r6, #4]
   819f2:	9114      	str	r1, [sp, #80]	; 0x50
   819f4:	f340 80c1 	ble.w	81b7a <_vfiprintf_r+0x922>
   819f8:	2a00      	cmp	r2, #0
   819fa:	f040 8130 	bne.w	81c5e <_vfiprintf_r+0xa06>
   819fe:	9214      	str	r2, [sp, #80]	; 0x50
   81a00:	464e      	mov	r6, r9
   81a02:	f01a 0f04 	tst.w	sl, #4
   81a06:	f000 808b 	beq.w	81b20 <_vfiprintf_r+0x8c8>
   81a0a:	9d04      	ldr	r5, [sp, #16]
   81a0c:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81a10:	ebcb 0405 	rsb	r4, fp, r5
   81a14:	2c00      	cmp	r4, #0
   81a16:	f340 8083 	ble.w	81b20 <_vfiprintf_r+0x8c8>
   81a1a:	2c10      	cmp	r4, #16
   81a1c:	f340 821e 	ble.w	81e5c <_vfiprintf_r+0xc04>
   81a20:	9914      	ldr	r1, [sp, #80]	; 0x50
   81a22:	4d32      	ldr	r5, [pc, #200]	; (81aec <_vfiprintf_r+0x894>)
   81a24:	2710      	movs	r7, #16
   81a26:	f8dd a018 	ldr.w	sl, [sp, #24]
   81a2a:	f8dd b008 	ldr.w	fp, [sp, #8]
   81a2e:	e005      	b.n	81a3c <_vfiprintf_r+0x7e4>
   81a30:	1c88      	adds	r0, r1, #2
   81a32:	3608      	adds	r6, #8
   81a34:	4619      	mov	r1, r3
   81a36:	3c10      	subs	r4, #16
   81a38:	2c10      	cmp	r4, #16
   81a3a:	dd10      	ble.n	81a5e <_vfiprintf_r+0x806>
   81a3c:	1c4b      	adds	r3, r1, #1
   81a3e:	3210      	adds	r2, #16
   81a40:	2b07      	cmp	r3, #7
   81a42:	9215      	str	r2, [sp, #84]	; 0x54
   81a44:	e886 00a0 	stmia.w	r6, {r5, r7}
   81a48:	9314      	str	r3, [sp, #80]	; 0x50
   81a4a:	ddf1      	ble.n	81a30 <_vfiprintf_r+0x7d8>
   81a4c:	2a00      	cmp	r2, #0
   81a4e:	d17d      	bne.n	81b4c <_vfiprintf_r+0x8f4>
   81a50:	3c10      	subs	r4, #16
   81a52:	2c10      	cmp	r4, #16
   81a54:	f04f 0001 	mov.w	r0, #1
   81a58:	4611      	mov	r1, r2
   81a5a:	464e      	mov	r6, r9
   81a5c:	dcee      	bgt.n	81a3c <_vfiprintf_r+0x7e4>
   81a5e:	4422      	add	r2, r4
   81a60:	2807      	cmp	r0, #7
   81a62:	9215      	str	r2, [sp, #84]	; 0x54
   81a64:	6035      	str	r5, [r6, #0]
   81a66:	6074      	str	r4, [r6, #4]
   81a68:	9014      	str	r0, [sp, #80]	; 0x50
   81a6a:	dd59      	ble.n	81b20 <_vfiprintf_r+0x8c8>
   81a6c:	2a00      	cmp	r2, #0
   81a6e:	d14f      	bne.n	81b10 <_vfiprintf_r+0x8b8>
   81a70:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81a72:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81a76:	9d04      	ldr	r5, [sp, #16]
   81a78:	45ab      	cmp	fp, r5
   81a7a:	bfac      	ite	ge
   81a7c:	445c      	addge	r4, fp
   81a7e:	1964      	addlt	r4, r4, r5
   81a80:	9409      	str	r4, [sp, #36]	; 0x24
   81a82:	e05e      	b.n	81b42 <_vfiprintf_r+0x8ea>
   81a84:	4620      	mov	r0, r4
   81a86:	9902      	ldr	r1, [sp, #8]
   81a88:	aa13      	add	r2, sp, #76	; 0x4c
   81a8a:	f7ff fba9 	bl	811e0 <__sprint_r.part.0>
   81a8e:	2800      	cmp	r0, #0
   81a90:	d135      	bne.n	81afe <_vfiprintf_r+0x8a6>
   81a92:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81a94:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81a96:	f103 0c01 	add.w	ip, r3, #1
   81a9a:	4648      	mov	r0, r9
   81a9c:	e781      	b.n	819a2 <_vfiprintf_r+0x74a>
   81a9e:	08e0      	lsrs	r0, r4, #3
   81aa0:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   81aa4:	f004 0207 	and.w	r2, r4, #7
   81aa8:	08e9      	lsrs	r1, r5, #3
   81aaa:	3230      	adds	r2, #48	; 0x30
   81aac:	ea50 0b01 	orrs.w	fp, r0, r1
   81ab0:	461f      	mov	r7, r3
   81ab2:	701a      	strb	r2, [r3, #0]
   81ab4:	4604      	mov	r4, r0
   81ab6:	460d      	mov	r5, r1
   81ab8:	f103 33ff 	add.w	r3, r3, #4294967295
   81abc:	d1ef      	bne.n	81a9e <_vfiprintf_r+0x846>
   81abe:	f01a 0f01 	tst.w	sl, #1
   81ac2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   81ac6:	4639      	mov	r1, r7
   81ac8:	f000 80b9 	beq.w	81c3e <_vfiprintf_r+0x9e6>
   81acc:	2a30      	cmp	r2, #48	; 0x30
   81ace:	f43f acf4 	beq.w	814ba <_vfiprintf_r+0x262>
   81ad2:	461f      	mov	r7, r3
   81ad4:	ebc7 0509 	rsb	r5, r7, r9
   81ad8:	2330      	movs	r3, #48	; 0x30
   81ada:	9505      	str	r5, [sp, #20]
   81adc:	f801 3c01 	strb.w	r3, [r1, #-1]
   81ae0:	e4ee      	b.n	814c0 <_vfiprintf_r+0x268>
   81ae2:	bf00      	nop
   81ae4:	0008402c 	.word	0x0008402c
   81ae8:	00084048 	.word	0x00084048
   81aec:	00084058 	.word	0x00084058
   81af0:	9b15      	ldr	r3, [sp, #84]	; 0x54
   81af2:	b123      	cbz	r3, 81afe <_vfiprintf_r+0x8a6>
   81af4:	9806      	ldr	r0, [sp, #24]
   81af6:	9902      	ldr	r1, [sp, #8]
   81af8:	aa13      	add	r2, sp, #76	; 0x4c
   81afa:	f7ff fb71 	bl	811e0 <__sprint_r.part.0>
   81afe:	9c02      	ldr	r4, [sp, #8]
   81b00:	89a3      	ldrh	r3, [r4, #12]
   81b02:	065b      	lsls	r3, r3, #25
   81b04:	f53f ac98 	bmi.w	81438 <_vfiprintf_r+0x1e0>
   81b08:	9809      	ldr	r0, [sp, #36]	; 0x24
   81b0a:	b031      	add	sp, #196	; 0xc4
   81b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81b10:	9806      	ldr	r0, [sp, #24]
   81b12:	9902      	ldr	r1, [sp, #8]
   81b14:	aa13      	add	r2, sp, #76	; 0x4c
   81b16:	f7ff fb63 	bl	811e0 <__sprint_r.part.0>
   81b1a:	2800      	cmp	r0, #0
   81b1c:	d1ef      	bne.n	81afe <_vfiprintf_r+0x8a6>
   81b1e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81b20:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81b22:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81b26:	9d04      	ldr	r5, [sp, #16]
   81b28:	45ab      	cmp	fp, r5
   81b2a:	bfac      	ite	ge
   81b2c:	445c      	addge	r4, fp
   81b2e:	1964      	addlt	r4, r4, r5
   81b30:	9409      	str	r4, [sp, #36]	; 0x24
   81b32:	b132      	cbz	r2, 81b42 <_vfiprintf_r+0x8ea>
   81b34:	9806      	ldr	r0, [sp, #24]
   81b36:	9902      	ldr	r1, [sp, #8]
   81b38:	aa13      	add	r2, sp, #76	; 0x4c
   81b3a:	f7ff fb51 	bl	811e0 <__sprint_r.part.0>
   81b3e:	2800      	cmp	r0, #0
   81b40:	d1dd      	bne.n	81afe <_vfiprintf_r+0x8a6>
   81b42:	2000      	movs	r0, #0
   81b44:	9014      	str	r0, [sp, #80]	; 0x50
   81b46:	464e      	mov	r6, r9
   81b48:	f7ff bbb9 	b.w	812be <_vfiprintf_r+0x66>
   81b4c:	4650      	mov	r0, sl
   81b4e:	4659      	mov	r1, fp
   81b50:	aa13      	add	r2, sp, #76	; 0x4c
   81b52:	f7ff fb45 	bl	811e0 <__sprint_r.part.0>
   81b56:	2800      	cmp	r0, #0
   81b58:	d1d1      	bne.n	81afe <_vfiprintf_r+0x8a6>
   81b5a:	9914      	ldr	r1, [sp, #80]	; 0x50
   81b5c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81b5e:	1c48      	adds	r0, r1, #1
   81b60:	464e      	mov	r6, r9
   81b62:	e768      	b.n	81a36 <_vfiprintf_r+0x7de>
   81b64:	2a00      	cmp	r2, #0
   81b66:	f040 80f7 	bne.w	81d58 <_vfiprintf_r+0xb00>
   81b6a:	9c05      	ldr	r4, [sp, #20]
   81b6c:	2301      	movs	r3, #1
   81b6e:	9720      	str	r7, [sp, #128]	; 0x80
   81b70:	9421      	str	r4, [sp, #132]	; 0x84
   81b72:	9415      	str	r4, [sp, #84]	; 0x54
   81b74:	4622      	mov	r2, r4
   81b76:	9314      	str	r3, [sp, #80]	; 0x50
   81b78:	464e      	mov	r6, r9
   81b7a:	3608      	adds	r6, #8
   81b7c:	e741      	b.n	81a02 <_vfiprintf_r+0x7aa>
   81b7e:	9d04      	ldr	r5, [sp, #16]
   81b80:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81b84:	ebcb 0405 	rsb	r4, fp, r5
   81b88:	2c00      	cmp	r4, #0
   81b8a:	f77f aef7 	ble.w	8197c <_vfiprintf_r+0x724>
   81b8e:	2c10      	cmp	r4, #16
   81b90:	4da6      	ldr	r5, [pc, #664]	; (81e2c <_vfiprintf_r+0xbd4>)
   81b92:	f340 8170 	ble.w	81e76 <_vfiprintf_r+0xc1e>
   81b96:	4629      	mov	r1, r5
   81b98:	f04f 0b10 	mov.w	fp, #16
   81b9c:	4625      	mov	r5, r4
   81b9e:	4664      	mov	r4, ip
   81ba0:	46b4      	mov	ip, r6
   81ba2:	460e      	mov	r6, r1
   81ba4:	e006      	b.n	81bb4 <_vfiprintf_r+0x95c>
   81ba6:	1c98      	adds	r0, r3, #2
   81ba8:	f10c 0c08 	add.w	ip, ip, #8
   81bac:	460b      	mov	r3, r1
   81bae:	3d10      	subs	r5, #16
   81bb0:	2d10      	cmp	r5, #16
   81bb2:	dd0f      	ble.n	81bd4 <_vfiprintf_r+0x97c>
   81bb4:	1c59      	adds	r1, r3, #1
   81bb6:	3210      	adds	r2, #16
   81bb8:	2907      	cmp	r1, #7
   81bba:	9215      	str	r2, [sp, #84]	; 0x54
   81bbc:	e88c 0840 	stmia.w	ip, {r6, fp}
   81bc0:	9114      	str	r1, [sp, #80]	; 0x50
   81bc2:	ddf0      	ble.n	81ba6 <_vfiprintf_r+0x94e>
   81bc4:	b9ba      	cbnz	r2, 81bf6 <_vfiprintf_r+0x99e>
   81bc6:	3d10      	subs	r5, #16
   81bc8:	2d10      	cmp	r5, #16
   81bca:	f04f 0001 	mov.w	r0, #1
   81bce:	4613      	mov	r3, r2
   81bd0:	46cc      	mov	ip, r9
   81bd2:	dcef      	bgt.n	81bb4 <_vfiprintf_r+0x95c>
   81bd4:	4633      	mov	r3, r6
   81bd6:	4666      	mov	r6, ip
   81bd8:	46a4      	mov	ip, r4
   81bda:	462c      	mov	r4, r5
   81bdc:	461d      	mov	r5, r3
   81bde:	4422      	add	r2, r4
   81be0:	2807      	cmp	r0, #7
   81be2:	9215      	str	r2, [sp, #84]	; 0x54
   81be4:	6035      	str	r5, [r6, #0]
   81be6:	6074      	str	r4, [r6, #4]
   81be8:	9014      	str	r0, [sp, #80]	; 0x50
   81bea:	f300 80af 	bgt.w	81d4c <_vfiprintf_r+0xaf4>
   81bee:	3608      	adds	r6, #8
   81bf0:	1c41      	adds	r1, r0, #1
   81bf2:	4603      	mov	r3, r0
   81bf4:	e6c2      	b.n	8197c <_vfiprintf_r+0x724>
   81bf6:	9806      	ldr	r0, [sp, #24]
   81bf8:	9902      	ldr	r1, [sp, #8]
   81bfa:	aa13      	add	r2, sp, #76	; 0x4c
   81bfc:	f7ff faf0 	bl	811e0 <__sprint_r.part.0>
   81c00:	2800      	cmp	r0, #0
   81c02:	f47f af7c 	bne.w	81afe <_vfiprintf_r+0x8a6>
   81c06:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81c08:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81c0a:	1c58      	adds	r0, r3, #1
   81c0c:	46cc      	mov	ip, r9
   81c0e:	e7ce      	b.n	81bae <_vfiprintf_r+0x956>
   81c10:	2a00      	cmp	r2, #0
   81c12:	d179      	bne.n	81d08 <_vfiprintf_r+0xab0>
   81c14:	4619      	mov	r1, r3
   81c16:	464e      	mov	r6, r9
   81c18:	4613      	mov	r3, r2
   81c1a:	e69c      	b.n	81956 <_vfiprintf_r+0x6fe>
   81c1c:	2a00      	cmp	r2, #0
   81c1e:	f040 8084 	bne.w	81d2a <_vfiprintf_r+0xad2>
   81c22:	2101      	movs	r1, #1
   81c24:	4613      	mov	r3, r2
   81c26:	464e      	mov	r6, r9
   81c28:	e6a4      	b.n	81974 <_vfiprintf_r+0x71c>
   81c2a:	464f      	mov	r7, r9
   81c2c:	e448      	b.n	814c0 <_vfiprintf_r+0x268>
   81c2e:	2d00      	cmp	r5, #0
   81c30:	bf08      	it	eq
   81c32:	2c0a      	cmpeq	r4, #10
   81c34:	d246      	bcs.n	81cc4 <_vfiprintf_r+0xa6c>
   81c36:	3430      	adds	r4, #48	; 0x30
   81c38:	af30      	add	r7, sp, #192	; 0xc0
   81c3a:	f807 4d41 	strb.w	r4, [r7, #-65]!
   81c3e:	ebc7 0309 	rsb	r3, r7, r9
   81c42:	9305      	str	r3, [sp, #20]
   81c44:	e43c      	b.n	814c0 <_vfiprintf_r+0x268>
   81c46:	2302      	movs	r3, #2
   81c48:	e417      	b.n	8147a <_vfiprintf_r+0x222>
   81c4a:	2a00      	cmp	r2, #0
   81c4c:	f040 80af 	bne.w	81dae <_vfiprintf_r+0xb56>
   81c50:	4613      	mov	r3, r2
   81c52:	2101      	movs	r1, #1
   81c54:	464e      	mov	r6, r9
   81c56:	e66d      	b.n	81934 <_vfiprintf_r+0x6dc>
   81c58:	4644      	mov	r4, r8
   81c5a:	f7ff bb58 	b.w	8130e <_vfiprintf_r+0xb6>
   81c5e:	9806      	ldr	r0, [sp, #24]
   81c60:	9902      	ldr	r1, [sp, #8]
   81c62:	aa13      	add	r2, sp, #76	; 0x4c
   81c64:	f7ff fabc 	bl	811e0 <__sprint_r.part.0>
   81c68:	2800      	cmp	r0, #0
   81c6a:	f47f af48 	bne.w	81afe <_vfiprintf_r+0x8a6>
   81c6e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81c70:	464e      	mov	r6, r9
   81c72:	e6c6      	b.n	81a02 <_vfiprintf_r+0x7aa>
   81c74:	9d08      	ldr	r5, [sp, #32]
   81c76:	682c      	ldr	r4, [r5, #0]
   81c78:	3504      	adds	r5, #4
   81c7a:	9508      	str	r5, [sp, #32]
   81c7c:	2500      	movs	r5, #0
   81c7e:	f7ff bbfc 	b.w	8147a <_vfiprintf_r+0x222>
   81c82:	9d08      	ldr	r5, [sp, #32]
   81c84:	2301      	movs	r3, #1
   81c86:	682c      	ldr	r4, [r5, #0]
   81c88:	3504      	adds	r5, #4
   81c8a:	9508      	str	r5, [sp, #32]
   81c8c:	2500      	movs	r5, #0
   81c8e:	f7ff bbf4 	b.w	8147a <_vfiprintf_r+0x222>
   81c92:	9d08      	ldr	r5, [sp, #32]
   81c94:	682c      	ldr	r4, [r5, #0]
   81c96:	3504      	adds	r5, #4
   81c98:	9508      	str	r5, [sp, #32]
   81c9a:	2500      	movs	r5, #0
   81c9c:	e525      	b.n	816ea <_vfiprintf_r+0x492>
   81c9e:	9d08      	ldr	r5, [sp, #32]
   81ca0:	682c      	ldr	r4, [r5, #0]
   81ca2:	3504      	adds	r5, #4
   81ca4:	9508      	str	r5, [sp, #32]
   81ca6:	17e5      	asrs	r5, r4, #31
   81ca8:	4622      	mov	r2, r4
   81caa:	462b      	mov	r3, r5
   81cac:	e48e      	b.n	815cc <_vfiprintf_r+0x374>
   81cae:	9806      	ldr	r0, [sp, #24]
   81cb0:	9902      	ldr	r1, [sp, #8]
   81cb2:	aa13      	add	r2, sp, #76	; 0x4c
   81cb4:	f7ff fa94 	bl	811e0 <__sprint_r.part.0>
   81cb8:	2800      	cmp	r0, #0
   81cba:	f47f af20 	bne.w	81afe <_vfiprintf_r+0x8a6>
   81cbe:	464e      	mov	r6, r9
   81cc0:	f7ff bb9a 	b.w	813f8 <_vfiprintf_r+0x1a0>
   81cc4:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   81cc8:	9603      	str	r6, [sp, #12]
   81cca:	465e      	mov	r6, fp
   81ccc:	46e3      	mov	fp, ip
   81cce:	4620      	mov	r0, r4
   81cd0:	4629      	mov	r1, r5
   81cd2:	220a      	movs	r2, #10
   81cd4:	2300      	movs	r3, #0
   81cd6:	f001 fe2f 	bl	83938 <__aeabi_uldivmod>
   81cda:	3230      	adds	r2, #48	; 0x30
   81cdc:	7032      	strb	r2, [r6, #0]
   81cde:	4620      	mov	r0, r4
   81ce0:	4629      	mov	r1, r5
   81ce2:	220a      	movs	r2, #10
   81ce4:	2300      	movs	r3, #0
   81ce6:	f001 fe27 	bl	83938 <__aeabi_uldivmod>
   81cea:	4604      	mov	r4, r0
   81cec:	460d      	mov	r5, r1
   81cee:	ea54 0005 	orrs.w	r0, r4, r5
   81cf2:	4637      	mov	r7, r6
   81cf4:	f106 36ff 	add.w	r6, r6, #4294967295
   81cf8:	d1e9      	bne.n	81cce <_vfiprintf_r+0xa76>
   81cfa:	ebc7 0309 	rsb	r3, r7, r9
   81cfe:	46dc      	mov	ip, fp
   81d00:	9e03      	ldr	r6, [sp, #12]
   81d02:	9305      	str	r3, [sp, #20]
   81d04:	f7ff bbdc 	b.w	814c0 <_vfiprintf_r+0x268>
   81d08:	9806      	ldr	r0, [sp, #24]
   81d0a:	9902      	ldr	r1, [sp, #8]
   81d0c:	aa13      	add	r2, sp, #76	; 0x4c
   81d0e:	f8cd c004 	str.w	ip, [sp, #4]
   81d12:	f7ff fa65 	bl	811e0 <__sprint_r.part.0>
   81d16:	f8dd c004 	ldr.w	ip, [sp, #4]
   81d1a:	2800      	cmp	r0, #0
   81d1c:	f47f aeef 	bne.w	81afe <_vfiprintf_r+0x8a6>
   81d20:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81d22:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81d24:	1c59      	adds	r1, r3, #1
   81d26:	464e      	mov	r6, r9
   81d28:	e615      	b.n	81956 <_vfiprintf_r+0x6fe>
   81d2a:	9806      	ldr	r0, [sp, #24]
   81d2c:	9902      	ldr	r1, [sp, #8]
   81d2e:	aa13      	add	r2, sp, #76	; 0x4c
   81d30:	f8cd c004 	str.w	ip, [sp, #4]
   81d34:	f7ff fa54 	bl	811e0 <__sprint_r.part.0>
   81d38:	f8dd c004 	ldr.w	ip, [sp, #4]
   81d3c:	2800      	cmp	r0, #0
   81d3e:	f47f aede 	bne.w	81afe <_vfiprintf_r+0x8a6>
   81d42:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81d44:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81d46:	1c59      	adds	r1, r3, #1
   81d48:	464e      	mov	r6, r9
   81d4a:	e613      	b.n	81974 <_vfiprintf_r+0x71c>
   81d4c:	2a00      	cmp	r2, #0
   81d4e:	d156      	bne.n	81dfe <_vfiprintf_r+0xba6>
   81d50:	2101      	movs	r1, #1
   81d52:	4613      	mov	r3, r2
   81d54:	464e      	mov	r6, r9
   81d56:	e611      	b.n	8197c <_vfiprintf_r+0x724>
   81d58:	9806      	ldr	r0, [sp, #24]
   81d5a:	9902      	ldr	r1, [sp, #8]
   81d5c:	aa13      	add	r2, sp, #76	; 0x4c
   81d5e:	f7ff fa3f 	bl	811e0 <__sprint_r.part.0>
   81d62:	2800      	cmp	r0, #0
   81d64:	f47f aecb 	bne.w	81afe <_vfiprintf_r+0x8a6>
   81d68:	9914      	ldr	r1, [sp, #80]	; 0x50
   81d6a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81d6c:	3101      	adds	r1, #1
   81d6e:	464e      	mov	r6, r9
   81d70:	e639      	b.n	819e6 <_vfiprintf_r+0x78e>
   81d72:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   81d76:	4264      	negs	r4, r4
   81d78:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   81d7c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   81d80:	f8cd b01c 	str.w	fp, [sp, #28]
   81d84:	f8cd c014 	str.w	ip, [sp, #20]
   81d88:	2301      	movs	r3, #1
   81d8a:	f7ff bb7e 	b.w	8148a <_vfiprintf_r+0x232>
   81d8e:	f01a 0f10 	tst.w	sl, #16
   81d92:	d11d      	bne.n	81dd0 <_vfiprintf_r+0xb78>
   81d94:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81d98:	d058      	beq.n	81e4c <_vfiprintf_r+0xbf4>
   81d9a:	9d08      	ldr	r5, [sp, #32]
   81d9c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   81da0:	682b      	ldr	r3, [r5, #0]
   81da2:	3504      	adds	r5, #4
   81da4:	9508      	str	r5, [sp, #32]
   81da6:	f8a3 b000 	strh.w	fp, [r3]
   81daa:	f7ff ba88 	b.w	812be <_vfiprintf_r+0x66>
   81dae:	9806      	ldr	r0, [sp, #24]
   81db0:	9902      	ldr	r1, [sp, #8]
   81db2:	aa13      	add	r2, sp, #76	; 0x4c
   81db4:	f8cd c004 	str.w	ip, [sp, #4]
   81db8:	f7ff fa12 	bl	811e0 <__sprint_r.part.0>
   81dbc:	f8dd c004 	ldr.w	ip, [sp, #4]
   81dc0:	2800      	cmp	r0, #0
   81dc2:	f47f ae9c 	bne.w	81afe <_vfiprintf_r+0x8a6>
   81dc6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81dc8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81dca:	1c59      	adds	r1, r3, #1
   81dcc:	464e      	mov	r6, r9
   81dce:	e5b1      	b.n	81934 <_vfiprintf_r+0x6dc>
   81dd0:	f8dd b020 	ldr.w	fp, [sp, #32]
   81dd4:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81dd6:	f8db 3000 	ldr.w	r3, [fp]
   81dda:	f10b 0b04 	add.w	fp, fp, #4
   81dde:	f8cd b020 	str.w	fp, [sp, #32]
   81de2:	601c      	str	r4, [r3, #0]
   81de4:	f7ff ba6b 	b.w	812be <_vfiprintf_r+0x66>
   81de8:	9408      	str	r4, [sp, #32]
   81dea:	f7ff f9c9 	bl	81180 <strlen>
   81dee:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   81df2:	9005      	str	r0, [sp, #20]
   81df4:	9407      	str	r4, [sp, #28]
   81df6:	f04f 0c00 	mov.w	ip, #0
   81dfa:	f7ff bb61 	b.w	814c0 <_vfiprintf_r+0x268>
   81dfe:	9806      	ldr	r0, [sp, #24]
   81e00:	9902      	ldr	r1, [sp, #8]
   81e02:	aa13      	add	r2, sp, #76	; 0x4c
   81e04:	f8cd c004 	str.w	ip, [sp, #4]
   81e08:	f7ff f9ea 	bl	811e0 <__sprint_r.part.0>
   81e0c:	f8dd c004 	ldr.w	ip, [sp, #4]
   81e10:	2800      	cmp	r0, #0
   81e12:	f47f ae74 	bne.w	81afe <_vfiprintf_r+0x8a6>
   81e16:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81e18:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81e1a:	1c59      	adds	r1, r3, #1
   81e1c:	464e      	mov	r6, r9
   81e1e:	e5ad      	b.n	8197c <_vfiprintf_r+0x724>
   81e20:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81e22:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81e24:	3301      	adds	r3, #1
   81e26:	4d02      	ldr	r5, [pc, #8]	; (81e30 <_vfiprintf_r+0xbd8>)
   81e28:	f7ff bb9a 	b.w	81560 <_vfiprintf_r+0x308>
   81e2c:	00084048 	.word	0x00084048
   81e30:	00084058 	.word	0x00084058
   81e34:	f1bc 0f06 	cmp.w	ip, #6
   81e38:	bf34      	ite	cc
   81e3a:	4663      	movcc	r3, ip
   81e3c:	2306      	movcs	r3, #6
   81e3e:	9408      	str	r4, [sp, #32]
   81e40:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   81e44:	9305      	str	r3, [sp, #20]
   81e46:	9403      	str	r4, [sp, #12]
   81e48:	4f16      	ldr	r7, [pc, #88]	; (81ea4 <_vfiprintf_r+0xc4c>)
   81e4a:	e472      	b.n	81732 <_vfiprintf_r+0x4da>
   81e4c:	9c08      	ldr	r4, [sp, #32]
   81e4e:	9d09      	ldr	r5, [sp, #36]	; 0x24
   81e50:	6823      	ldr	r3, [r4, #0]
   81e52:	3404      	adds	r4, #4
   81e54:	9408      	str	r4, [sp, #32]
   81e56:	601d      	str	r5, [r3, #0]
   81e58:	f7ff ba31 	b.w	812be <_vfiprintf_r+0x66>
   81e5c:	9814      	ldr	r0, [sp, #80]	; 0x50
   81e5e:	4d12      	ldr	r5, [pc, #72]	; (81ea8 <_vfiprintf_r+0xc50>)
   81e60:	3001      	adds	r0, #1
   81e62:	e5fc      	b.n	81a5e <_vfiprintf_r+0x806>
   81e64:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   81e68:	f8cd c014 	str.w	ip, [sp, #20]
   81e6c:	9507      	str	r5, [sp, #28]
   81e6e:	9408      	str	r4, [sp, #32]
   81e70:	4684      	mov	ip, r0
   81e72:	f7ff bb25 	b.w	814c0 <_vfiprintf_r+0x268>
   81e76:	4608      	mov	r0, r1
   81e78:	e6b1      	b.n	81bde <_vfiprintf_r+0x986>
   81e7a:	46a0      	mov	r8, r4
   81e7c:	2500      	movs	r5, #0
   81e7e:	f7ff ba5a 	b.w	81336 <_vfiprintf_r+0xde>
   81e82:	f8dd b020 	ldr.w	fp, [sp, #32]
   81e86:	f898 3001 	ldrb.w	r3, [r8, #1]
   81e8a:	f8db 5000 	ldr.w	r5, [fp]
   81e8e:	f10b 0204 	add.w	r2, fp, #4
   81e92:	2d00      	cmp	r5, #0
   81e94:	9208      	str	r2, [sp, #32]
   81e96:	46a0      	mov	r8, r4
   81e98:	f6bf aa4b 	bge.w	81332 <_vfiprintf_r+0xda>
   81e9c:	f04f 35ff 	mov.w	r5, #4294967295
   81ea0:	f7ff ba47 	b.w	81332 <_vfiprintf_r+0xda>
   81ea4:	00084040 	.word	0x00084040
   81ea8:	00084058 	.word	0x00084058

00081eac <__sbprintf>:
   81eac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81eb0:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   81eb2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   81eb6:	4688      	mov	r8, r1
   81eb8:	9719      	str	r7, [sp, #100]	; 0x64
   81eba:	f8d8 701c 	ldr.w	r7, [r8, #28]
   81ebe:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   81ec2:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   81ec6:	9707      	str	r7, [sp, #28]
   81ec8:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   81ecc:	ac1a      	add	r4, sp, #104	; 0x68
   81ece:	f44f 6580 	mov.w	r5, #1024	; 0x400
   81ed2:	f02a 0a02 	bic.w	sl, sl, #2
   81ed6:	2600      	movs	r6, #0
   81ed8:	4669      	mov	r1, sp
   81eda:	9400      	str	r4, [sp, #0]
   81edc:	9404      	str	r4, [sp, #16]
   81ede:	9502      	str	r5, [sp, #8]
   81ee0:	9505      	str	r5, [sp, #20]
   81ee2:	f8ad a00c 	strh.w	sl, [sp, #12]
   81ee6:	f8ad 900e 	strh.w	r9, [sp, #14]
   81eea:	9709      	str	r7, [sp, #36]	; 0x24
   81eec:	9606      	str	r6, [sp, #24]
   81eee:	4605      	mov	r5, r0
   81ef0:	f7ff f9b2 	bl	81258 <_vfiprintf_r>
   81ef4:	1e04      	subs	r4, r0, #0
   81ef6:	db07      	blt.n	81f08 <__sbprintf+0x5c>
   81ef8:	4628      	mov	r0, r5
   81efa:	4669      	mov	r1, sp
   81efc:	f000 f92a 	bl	82154 <_fflush_r>
   81f00:	42b0      	cmp	r0, r6
   81f02:	bf18      	it	ne
   81f04:	f04f 34ff 	movne.w	r4, #4294967295
   81f08:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   81f0c:	065b      	lsls	r3, r3, #25
   81f0e:	d505      	bpl.n	81f1c <__sbprintf+0x70>
   81f10:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   81f14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81f18:	f8a8 300c 	strh.w	r3, [r8, #12]
   81f1c:	4620      	mov	r0, r4
   81f1e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   81f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81f26:	bf00      	nop

00081f28 <__swsetup_r>:
   81f28:	4b2f      	ldr	r3, [pc, #188]	; (81fe8 <__swsetup_r+0xc0>)
   81f2a:	b570      	push	{r4, r5, r6, lr}
   81f2c:	4606      	mov	r6, r0
   81f2e:	6818      	ldr	r0, [r3, #0]
   81f30:	460c      	mov	r4, r1
   81f32:	b110      	cbz	r0, 81f3a <__swsetup_r+0x12>
   81f34:	6b82      	ldr	r2, [r0, #56]	; 0x38
   81f36:	2a00      	cmp	r2, #0
   81f38:	d036      	beq.n	81fa8 <__swsetup_r+0x80>
   81f3a:	89a5      	ldrh	r5, [r4, #12]
   81f3c:	b2ab      	uxth	r3, r5
   81f3e:	0719      	lsls	r1, r3, #28
   81f40:	d50c      	bpl.n	81f5c <__swsetup_r+0x34>
   81f42:	6922      	ldr	r2, [r4, #16]
   81f44:	b1aa      	cbz	r2, 81f72 <__swsetup_r+0x4a>
   81f46:	f013 0101 	ands.w	r1, r3, #1
   81f4a:	d01e      	beq.n	81f8a <__swsetup_r+0x62>
   81f4c:	6963      	ldr	r3, [r4, #20]
   81f4e:	2100      	movs	r1, #0
   81f50:	425b      	negs	r3, r3
   81f52:	61a3      	str	r3, [r4, #24]
   81f54:	60a1      	str	r1, [r4, #8]
   81f56:	b1f2      	cbz	r2, 81f96 <__swsetup_r+0x6e>
   81f58:	2000      	movs	r0, #0
   81f5a:	bd70      	pop	{r4, r5, r6, pc}
   81f5c:	06da      	lsls	r2, r3, #27
   81f5e:	d53a      	bpl.n	81fd6 <__swsetup_r+0xae>
   81f60:	075b      	lsls	r3, r3, #29
   81f62:	d424      	bmi.n	81fae <__swsetup_r+0x86>
   81f64:	6922      	ldr	r2, [r4, #16]
   81f66:	f045 0308 	orr.w	r3, r5, #8
   81f6a:	81a3      	strh	r3, [r4, #12]
   81f6c:	b29b      	uxth	r3, r3
   81f6e:	2a00      	cmp	r2, #0
   81f70:	d1e9      	bne.n	81f46 <__swsetup_r+0x1e>
   81f72:	f403 7120 	and.w	r1, r3, #640	; 0x280
   81f76:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   81f7a:	d0e4      	beq.n	81f46 <__swsetup_r+0x1e>
   81f7c:	4630      	mov	r0, r6
   81f7e:	4621      	mov	r1, r4
   81f80:	f000 fcce 	bl	82920 <__smakebuf_r>
   81f84:	89a3      	ldrh	r3, [r4, #12]
   81f86:	6922      	ldr	r2, [r4, #16]
   81f88:	e7dd      	b.n	81f46 <__swsetup_r+0x1e>
   81f8a:	0798      	lsls	r0, r3, #30
   81f8c:	bf58      	it	pl
   81f8e:	6961      	ldrpl	r1, [r4, #20]
   81f90:	60a1      	str	r1, [r4, #8]
   81f92:	2a00      	cmp	r2, #0
   81f94:	d1e0      	bne.n	81f58 <__swsetup_r+0x30>
   81f96:	89a3      	ldrh	r3, [r4, #12]
   81f98:	061a      	lsls	r2, r3, #24
   81f9a:	d5dd      	bpl.n	81f58 <__swsetup_r+0x30>
   81f9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81fa0:	81a3      	strh	r3, [r4, #12]
   81fa2:	f04f 30ff 	mov.w	r0, #4294967295
   81fa6:	bd70      	pop	{r4, r5, r6, pc}
   81fa8:	f000 f8f0 	bl	8218c <__sinit>
   81fac:	e7c5      	b.n	81f3a <__swsetup_r+0x12>
   81fae:	6b21      	ldr	r1, [r4, #48]	; 0x30
   81fb0:	b149      	cbz	r1, 81fc6 <__swsetup_r+0x9e>
   81fb2:	f104 0340 	add.w	r3, r4, #64	; 0x40
   81fb6:	4299      	cmp	r1, r3
   81fb8:	d003      	beq.n	81fc2 <__swsetup_r+0x9a>
   81fba:	4630      	mov	r0, r6
   81fbc:	f000 fa2a 	bl	82414 <_free_r>
   81fc0:	89a5      	ldrh	r5, [r4, #12]
   81fc2:	2300      	movs	r3, #0
   81fc4:	6323      	str	r3, [r4, #48]	; 0x30
   81fc6:	6922      	ldr	r2, [r4, #16]
   81fc8:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   81fcc:	2100      	movs	r1, #0
   81fce:	b2ad      	uxth	r5, r5
   81fd0:	6022      	str	r2, [r4, #0]
   81fd2:	6061      	str	r1, [r4, #4]
   81fd4:	e7c7      	b.n	81f66 <__swsetup_r+0x3e>
   81fd6:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   81fda:	2309      	movs	r3, #9
   81fdc:	6033      	str	r3, [r6, #0]
   81fde:	f04f 30ff 	mov.w	r0, #4294967295
   81fe2:	81a5      	strh	r5, [r4, #12]
   81fe4:	bd70      	pop	{r4, r5, r6, pc}
   81fe6:	bf00      	nop
   81fe8:	20070560 	.word	0x20070560

00081fec <register_fini>:
   81fec:	4b02      	ldr	r3, [pc, #8]	; (81ff8 <register_fini+0xc>)
   81fee:	b113      	cbz	r3, 81ff6 <register_fini+0xa>
   81ff0:	4802      	ldr	r0, [pc, #8]	; (81ffc <register_fini+0x10>)
   81ff2:	f000 b805 	b.w	82000 <atexit>
   81ff6:	4770      	bx	lr
   81ff8:	00000000 	.word	0x00000000
   81ffc:	00082289 	.word	0x00082289

00082000 <atexit>:
   82000:	4601      	mov	r1, r0
   82002:	2000      	movs	r0, #0
   82004:	4602      	mov	r2, r0
   82006:	4603      	mov	r3, r0
   82008:	f001 bb9a 	b.w	83740 <__register_exitproc>

0008200c <__sflush_r>:
   8200c:	898b      	ldrh	r3, [r1, #12]
   8200e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82012:	b29a      	uxth	r2, r3
   82014:	460d      	mov	r5, r1
   82016:	0711      	lsls	r1, r2, #28
   82018:	4680      	mov	r8, r0
   8201a:	d43c      	bmi.n	82096 <__sflush_r+0x8a>
   8201c:	686a      	ldr	r2, [r5, #4]
   8201e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82022:	2a00      	cmp	r2, #0
   82024:	81ab      	strh	r3, [r5, #12]
   82026:	dd59      	ble.n	820dc <__sflush_r+0xd0>
   82028:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8202a:	2c00      	cmp	r4, #0
   8202c:	d04b      	beq.n	820c6 <__sflush_r+0xba>
   8202e:	b29b      	uxth	r3, r3
   82030:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   82034:	2100      	movs	r1, #0
   82036:	b292      	uxth	r2, r2
   82038:	f8d8 6000 	ldr.w	r6, [r8]
   8203c:	f8c8 1000 	str.w	r1, [r8]
   82040:	2a00      	cmp	r2, #0
   82042:	d04f      	beq.n	820e4 <__sflush_r+0xd8>
   82044:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82046:	075f      	lsls	r7, r3, #29
   82048:	d505      	bpl.n	82056 <__sflush_r+0x4a>
   8204a:	6869      	ldr	r1, [r5, #4]
   8204c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   8204e:	1a52      	subs	r2, r2, r1
   82050:	b10b      	cbz	r3, 82056 <__sflush_r+0x4a>
   82052:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   82054:	1ad2      	subs	r2, r2, r3
   82056:	4640      	mov	r0, r8
   82058:	69e9      	ldr	r1, [r5, #28]
   8205a:	2300      	movs	r3, #0
   8205c:	47a0      	blx	r4
   8205e:	1c44      	adds	r4, r0, #1
   82060:	d04a      	beq.n	820f8 <__sflush_r+0xec>
   82062:	89ab      	ldrh	r3, [r5, #12]
   82064:	692a      	ldr	r2, [r5, #16]
   82066:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   8206a:	b29b      	uxth	r3, r3
   8206c:	2100      	movs	r1, #0
   8206e:	602a      	str	r2, [r5, #0]
   82070:	04da      	lsls	r2, r3, #19
   82072:	81ab      	strh	r3, [r5, #12]
   82074:	6069      	str	r1, [r5, #4]
   82076:	d44c      	bmi.n	82112 <__sflush_r+0x106>
   82078:	6b29      	ldr	r1, [r5, #48]	; 0x30
   8207a:	f8c8 6000 	str.w	r6, [r8]
   8207e:	b311      	cbz	r1, 820c6 <__sflush_r+0xba>
   82080:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82084:	4299      	cmp	r1, r3
   82086:	d002      	beq.n	8208e <__sflush_r+0x82>
   82088:	4640      	mov	r0, r8
   8208a:	f000 f9c3 	bl	82414 <_free_r>
   8208e:	2000      	movs	r0, #0
   82090:	6328      	str	r0, [r5, #48]	; 0x30
   82092:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82096:	692e      	ldr	r6, [r5, #16]
   82098:	b1ae      	cbz	r6, 820c6 <__sflush_r+0xba>
   8209a:	0791      	lsls	r1, r2, #30
   8209c:	682c      	ldr	r4, [r5, #0]
   8209e:	bf0c      	ite	eq
   820a0:	696b      	ldreq	r3, [r5, #20]
   820a2:	2300      	movne	r3, #0
   820a4:	602e      	str	r6, [r5, #0]
   820a6:	1ba4      	subs	r4, r4, r6
   820a8:	60ab      	str	r3, [r5, #8]
   820aa:	e00a      	b.n	820c2 <__sflush_r+0xb6>
   820ac:	4632      	mov	r2, r6
   820ae:	4623      	mov	r3, r4
   820b0:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   820b2:	4640      	mov	r0, r8
   820b4:	69e9      	ldr	r1, [r5, #28]
   820b6:	47b8      	blx	r7
   820b8:	2800      	cmp	r0, #0
   820ba:	ebc0 0404 	rsb	r4, r0, r4
   820be:	4406      	add	r6, r0
   820c0:	dd04      	ble.n	820cc <__sflush_r+0xc0>
   820c2:	2c00      	cmp	r4, #0
   820c4:	dcf2      	bgt.n	820ac <__sflush_r+0xa0>
   820c6:	2000      	movs	r0, #0
   820c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   820cc:	89ab      	ldrh	r3, [r5, #12]
   820ce:	f04f 30ff 	mov.w	r0, #4294967295
   820d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   820d6:	81ab      	strh	r3, [r5, #12]
   820d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   820dc:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   820de:	2a00      	cmp	r2, #0
   820e0:	dca2      	bgt.n	82028 <__sflush_r+0x1c>
   820e2:	e7f0      	b.n	820c6 <__sflush_r+0xba>
   820e4:	2301      	movs	r3, #1
   820e6:	4640      	mov	r0, r8
   820e8:	69e9      	ldr	r1, [r5, #28]
   820ea:	47a0      	blx	r4
   820ec:	1c43      	adds	r3, r0, #1
   820ee:	4602      	mov	r2, r0
   820f0:	d01e      	beq.n	82130 <__sflush_r+0x124>
   820f2:	89ab      	ldrh	r3, [r5, #12]
   820f4:	6aac      	ldr	r4, [r5, #40]	; 0x28
   820f6:	e7a6      	b.n	82046 <__sflush_r+0x3a>
   820f8:	f8d8 3000 	ldr.w	r3, [r8]
   820fc:	b95b      	cbnz	r3, 82116 <__sflush_r+0x10a>
   820fe:	89aa      	ldrh	r2, [r5, #12]
   82100:	6929      	ldr	r1, [r5, #16]
   82102:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82106:	b292      	uxth	r2, r2
   82108:	606b      	str	r3, [r5, #4]
   8210a:	04d3      	lsls	r3, r2, #19
   8210c:	81aa      	strh	r2, [r5, #12]
   8210e:	6029      	str	r1, [r5, #0]
   82110:	d5b2      	bpl.n	82078 <__sflush_r+0x6c>
   82112:	6528      	str	r0, [r5, #80]	; 0x50
   82114:	e7b0      	b.n	82078 <__sflush_r+0x6c>
   82116:	2b1d      	cmp	r3, #29
   82118:	d001      	beq.n	8211e <__sflush_r+0x112>
   8211a:	2b16      	cmp	r3, #22
   8211c:	d113      	bne.n	82146 <__sflush_r+0x13a>
   8211e:	89a9      	ldrh	r1, [r5, #12]
   82120:	692b      	ldr	r3, [r5, #16]
   82122:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   82126:	2200      	movs	r2, #0
   82128:	81a9      	strh	r1, [r5, #12]
   8212a:	602b      	str	r3, [r5, #0]
   8212c:	606a      	str	r2, [r5, #4]
   8212e:	e7a3      	b.n	82078 <__sflush_r+0x6c>
   82130:	f8d8 3000 	ldr.w	r3, [r8]
   82134:	2b00      	cmp	r3, #0
   82136:	d0dc      	beq.n	820f2 <__sflush_r+0xe6>
   82138:	2b1d      	cmp	r3, #29
   8213a:	d001      	beq.n	82140 <__sflush_r+0x134>
   8213c:	2b16      	cmp	r3, #22
   8213e:	d1c5      	bne.n	820cc <__sflush_r+0xc0>
   82140:	f8c8 6000 	str.w	r6, [r8]
   82144:	e7bf      	b.n	820c6 <__sflush_r+0xba>
   82146:	89ab      	ldrh	r3, [r5, #12]
   82148:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8214c:	81ab      	strh	r3, [r5, #12]
   8214e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82152:	bf00      	nop

00082154 <_fflush_r>:
   82154:	b510      	push	{r4, lr}
   82156:	4604      	mov	r4, r0
   82158:	b082      	sub	sp, #8
   8215a:	b108      	cbz	r0, 82160 <_fflush_r+0xc>
   8215c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8215e:	b153      	cbz	r3, 82176 <_fflush_r+0x22>
   82160:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   82164:	b908      	cbnz	r0, 8216a <_fflush_r+0x16>
   82166:	b002      	add	sp, #8
   82168:	bd10      	pop	{r4, pc}
   8216a:	4620      	mov	r0, r4
   8216c:	b002      	add	sp, #8
   8216e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82172:	f7ff bf4b 	b.w	8200c <__sflush_r>
   82176:	9101      	str	r1, [sp, #4]
   82178:	f000 f808 	bl	8218c <__sinit>
   8217c:	9901      	ldr	r1, [sp, #4]
   8217e:	e7ef      	b.n	82160 <_fflush_r+0xc>

00082180 <_cleanup_r>:
   82180:	4901      	ldr	r1, [pc, #4]	; (82188 <_cleanup_r+0x8>)
   82182:	f000 bb9f 	b.w	828c4 <_fwalk>
   82186:	bf00      	nop
   82188:	0008388d 	.word	0x0008388d

0008218c <__sinit>:
   8218c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82190:	6b84      	ldr	r4, [r0, #56]	; 0x38
   82192:	b083      	sub	sp, #12
   82194:	4607      	mov	r7, r0
   82196:	2c00      	cmp	r4, #0
   82198:	d165      	bne.n	82266 <__sinit+0xda>
   8219a:	687d      	ldr	r5, [r7, #4]
   8219c:	4833      	ldr	r0, [pc, #204]	; (8226c <__sinit+0xe0>)
   8219e:	2304      	movs	r3, #4
   821a0:	2103      	movs	r1, #3
   821a2:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   821a6:	63f8      	str	r0, [r7, #60]	; 0x3c
   821a8:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   821ac:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   821b0:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   821b4:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   821b8:	81ab      	strh	r3, [r5, #12]
   821ba:	602c      	str	r4, [r5, #0]
   821bc:	606c      	str	r4, [r5, #4]
   821be:	60ac      	str	r4, [r5, #8]
   821c0:	666c      	str	r4, [r5, #100]	; 0x64
   821c2:	81ec      	strh	r4, [r5, #14]
   821c4:	612c      	str	r4, [r5, #16]
   821c6:	616c      	str	r4, [r5, #20]
   821c8:	61ac      	str	r4, [r5, #24]
   821ca:	4621      	mov	r1, r4
   821cc:	2208      	movs	r2, #8
   821ce:	f7fe fecd 	bl	80f6c <memset>
   821d2:	f8df b09c 	ldr.w	fp, [pc, #156]	; 82270 <__sinit+0xe4>
   821d6:	68be      	ldr	r6, [r7, #8]
   821d8:	f8df a098 	ldr.w	sl, [pc, #152]	; 82274 <__sinit+0xe8>
   821dc:	f8df 9098 	ldr.w	r9, [pc, #152]	; 82278 <__sinit+0xec>
   821e0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8227c <__sinit+0xf0>
   821e4:	2301      	movs	r3, #1
   821e6:	2209      	movs	r2, #9
   821e8:	61ed      	str	r5, [r5, #28]
   821ea:	f8c5 b020 	str.w	fp, [r5, #32]
   821ee:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   821f2:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   821f6:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   821fa:	4621      	mov	r1, r4
   821fc:	81f3      	strh	r3, [r6, #14]
   821fe:	81b2      	strh	r2, [r6, #12]
   82200:	6034      	str	r4, [r6, #0]
   82202:	6074      	str	r4, [r6, #4]
   82204:	60b4      	str	r4, [r6, #8]
   82206:	6674      	str	r4, [r6, #100]	; 0x64
   82208:	6134      	str	r4, [r6, #16]
   8220a:	6174      	str	r4, [r6, #20]
   8220c:	61b4      	str	r4, [r6, #24]
   8220e:	2208      	movs	r2, #8
   82210:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   82214:	9301      	str	r3, [sp, #4]
   82216:	f7fe fea9 	bl	80f6c <memset>
   8221a:	68fd      	ldr	r5, [r7, #12]
   8221c:	2012      	movs	r0, #18
   8221e:	2202      	movs	r2, #2
   82220:	61f6      	str	r6, [r6, #28]
   82222:	f8c6 b020 	str.w	fp, [r6, #32]
   82226:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   8222a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   8222e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   82232:	4621      	mov	r1, r4
   82234:	81a8      	strh	r0, [r5, #12]
   82236:	81ea      	strh	r2, [r5, #14]
   82238:	602c      	str	r4, [r5, #0]
   8223a:	606c      	str	r4, [r5, #4]
   8223c:	60ac      	str	r4, [r5, #8]
   8223e:	666c      	str	r4, [r5, #100]	; 0x64
   82240:	612c      	str	r4, [r5, #16]
   82242:	616c      	str	r4, [r5, #20]
   82244:	61ac      	str	r4, [r5, #24]
   82246:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   8224a:	2208      	movs	r2, #8
   8224c:	f7fe fe8e 	bl	80f6c <memset>
   82250:	9b01      	ldr	r3, [sp, #4]
   82252:	61ed      	str	r5, [r5, #28]
   82254:	f8c5 b020 	str.w	fp, [r5, #32]
   82258:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   8225c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82260:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   82264:	63bb      	str	r3, [r7, #56]	; 0x38
   82266:	b003      	add	sp, #12
   82268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8226c:	00082181 	.word	0x00082181
   82270:	00083581 	.word	0x00083581
   82274:	000835a5 	.word	0x000835a5
   82278:	000835dd 	.word	0x000835dd
   8227c:	000835fd 	.word	0x000835fd

00082280 <__sfp_lock_acquire>:
   82280:	4770      	bx	lr
   82282:	bf00      	nop

00082284 <__sfp_lock_release>:
   82284:	4770      	bx	lr
   82286:	bf00      	nop

00082288 <__libc_fini_array>:
   82288:	b538      	push	{r3, r4, r5, lr}
   8228a:	4d09      	ldr	r5, [pc, #36]	; (822b0 <__libc_fini_array+0x28>)
   8228c:	4c09      	ldr	r4, [pc, #36]	; (822b4 <__libc_fini_array+0x2c>)
   8228e:	1b64      	subs	r4, r4, r5
   82290:	10a4      	asrs	r4, r4, #2
   82292:	bf18      	it	ne
   82294:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   82298:	d005      	beq.n	822a6 <__libc_fini_array+0x1e>
   8229a:	3c01      	subs	r4, #1
   8229c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   822a0:	4798      	blx	r3
   822a2:	2c00      	cmp	r4, #0
   822a4:	d1f9      	bne.n	8229a <__libc_fini_array+0x12>
   822a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   822aa:	f001 bee7 	b.w	8407c <_fini>
   822ae:	bf00      	nop
   822b0:	00084088 	.word	0x00084088
   822b4:	0008408c 	.word	0x0008408c

000822b8 <_fputwc_r>:
   822b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   822bc:	8993      	ldrh	r3, [r2, #12]
   822be:	460f      	mov	r7, r1
   822c0:	0499      	lsls	r1, r3, #18
   822c2:	b082      	sub	sp, #8
   822c4:	4614      	mov	r4, r2
   822c6:	4680      	mov	r8, r0
   822c8:	d406      	bmi.n	822d8 <_fputwc_r+0x20>
   822ca:	6e52      	ldr	r2, [r2, #100]	; 0x64
   822cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   822d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   822d4:	81a3      	strh	r3, [r4, #12]
   822d6:	6662      	str	r2, [r4, #100]	; 0x64
   822d8:	f000 fb1c 	bl	82914 <__locale_mb_cur_max>
   822dc:	2801      	cmp	r0, #1
   822de:	d03e      	beq.n	8235e <_fputwc_r+0xa6>
   822e0:	463a      	mov	r2, r7
   822e2:	4640      	mov	r0, r8
   822e4:	a901      	add	r1, sp, #4
   822e6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   822ea:	f001 f9df 	bl	836ac <_wcrtomb_r>
   822ee:	1c42      	adds	r2, r0, #1
   822f0:	4606      	mov	r6, r0
   822f2:	d02d      	beq.n	82350 <_fputwc_r+0x98>
   822f4:	2800      	cmp	r0, #0
   822f6:	d03a      	beq.n	8236e <_fputwc_r+0xb6>
   822f8:	f89d 1004 	ldrb.w	r1, [sp, #4]
   822fc:	2500      	movs	r5, #0
   822fe:	e009      	b.n	82314 <_fputwc_r+0x5c>
   82300:	6823      	ldr	r3, [r4, #0]
   82302:	7019      	strb	r1, [r3, #0]
   82304:	6823      	ldr	r3, [r4, #0]
   82306:	3301      	adds	r3, #1
   82308:	6023      	str	r3, [r4, #0]
   8230a:	3501      	adds	r5, #1
   8230c:	42b5      	cmp	r5, r6
   8230e:	d22e      	bcs.n	8236e <_fputwc_r+0xb6>
   82310:	ab01      	add	r3, sp, #4
   82312:	5ce9      	ldrb	r1, [r5, r3]
   82314:	68a3      	ldr	r3, [r4, #8]
   82316:	3b01      	subs	r3, #1
   82318:	2b00      	cmp	r3, #0
   8231a:	60a3      	str	r3, [r4, #8]
   8231c:	daf0      	bge.n	82300 <_fputwc_r+0x48>
   8231e:	69a2      	ldr	r2, [r4, #24]
   82320:	4293      	cmp	r3, r2
   82322:	db06      	blt.n	82332 <_fputwc_r+0x7a>
   82324:	6823      	ldr	r3, [r4, #0]
   82326:	7019      	strb	r1, [r3, #0]
   82328:	6823      	ldr	r3, [r4, #0]
   8232a:	7819      	ldrb	r1, [r3, #0]
   8232c:	3301      	adds	r3, #1
   8232e:	290a      	cmp	r1, #10
   82330:	d1ea      	bne.n	82308 <_fputwc_r+0x50>
   82332:	4640      	mov	r0, r8
   82334:	4622      	mov	r2, r4
   82336:	f001 f965 	bl	83604 <__swbuf_r>
   8233a:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   8233e:	4258      	negs	r0, r3
   82340:	4158      	adcs	r0, r3
   82342:	2800      	cmp	r0, #0
   82344:	d0e1      	beq.n	8230a <_fputwc_r+0x52>
   82346:	f04f 30ff 	mov.w	r0, #4294967295
   8234a:	b002      	add	sp, #8
   8234c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82350:	89a3      	ldrh	r3, [r4, #12]
   82352:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82356:	81a3      	strh	r3, [r4, #12]
   82358:	b002      	add	sp, #8
   8235a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8235e:	1e7b      	subs	r3, r7, #1
   82360:	2bfe      	cmp	r3, #254	; 0xfe
   82362:	d8bd      	bhi.n	822e0 <_fputwc_r+0x28>
   82364:	b2f9      	uxtb	r1, r7
   82366:	4606      	mov	r6, r0
   82368:	f88d 1004 	strb.w	r1, [sp, #4]
   8236c:	e7c6      	b.n	822fc <_fputwc_r+0x44>
   8236e:	4638      	mov	r0, r7
   82370:	b002      	add	sp, #8
   82372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82376:	bf00      	nop

00082378 <_malloc_trim_r>:
   82378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8237a:	4d23      	ldr	r5, [pc, #140]	; (82408 <_malloc_trim_r+0x90>)
   8237c:	460f      	mov	r7, r1
   8237e:	4604      	mov	r4, r0
   82380:	f000 ff08 	bl	83194 <__malloc_lock>
   82384:	68ab      	ldr	r3, [r5, #8]
   82386:	685e      	ldr	r6, [r3, #4]
   82388:	f026 0603 	bic.w	r6, r6, #3
   8238c:	1bf1      	subs	r1, r6, r7
   8238e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   82392:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82396:	f021 010f 	bic.w	r1, r1, #15
   8239a:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   8239e:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   823a2:	db07      	blt.n	823b4 <_malloc_trim_r+0x3c>
   823a4:	4620      	mov	r0, r4
   823a6:	2100      	movs	r1, #0
   823a8:	f001 f8d8 	bl	8355c <_sbrk_r>
   823ac:	68ab      	ldr	r3, [r5, #8]
   823ae:	4433      	add	r3, r6
   823b0:	4298      	cmp	r0, r3
   823b2:	d004      	beq.n	823be <_malloc_trim_r+0x46>
   823b4:	4620      	mov	r0, r4
   823b6:	f000 feef 	bl	83198 <__malloc_unlock>
   823ba:	2000      	movs	r0, #0
   823bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   823be:	4620      	mov	r0, r4
   823c0:	4279      	negs	r1, r7
   823c2:	f001 f8cb 	bl	8355c <_sbrk_r>
   823c6:	3001      	adds	r0, #1
   823c8:	d00d      	beq.n	823e6 <_malloc_trim_r+0x6e>
   823ca:	4b10      	ldr	r3, [pc, #64]	; (8240c <_malloc_trim_r+0x94>)
   823cc:	68aa      	ldr	r2, [r5, #8]
   823ce:	6819      	ldr	r1, [r3, #0]
   823d0:	1bf6      	subs	r6, r6, r7
   823d2:	f046 0601 	orr.w	r6, r6, #1
   823d6:	4620      	mov	r0, r4
   823d8:	1bc9      	subs	r1, r1, r7
   823da:	6056      	str	r6, [r2, #4]
   823dc:	6019      	str	r1, [r3, #0]
   823de:	f000 fedb 	bl	83198 <__malloc_unlock>
   823e2:	2001      	movs	r0, #1
   823e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   823e6:	4620      	mov	r0, r4
   823e8:	2100      	movs	r1, #0
   823ea:	f001 f8b7 	bl	8355c <_sbrk_r>
   823ee:	68ab      	ldr	r3, [r5, #8]
   823f0:	1ac2      	subs	r2, r0, r3
   823f2:	2a0f      	cmp	r2, #15
   823f4:	ddde      	ble.n	823b4 <_malloc_trim_r+0x3c>
   823f6:	4d06      	ldr	r5, [pc, #24]	; (82410 <_malloc_trim_r+0x98>)
   823f8:	4904      	ldr	r1, [pc, #16]	; (8240c <_malloc_trim_r+0x94>)
   823fa:	682d      	ldr	r5, [r5, #0]
   823fc:	f042 0201 	orr.w	r2, r2, #1
   82400:	1b40      	subs	r0, r0, r5
   82402:	605a      	str	r2, [r3, #4]
   82404:	6008      	str	r0, [r1, #0]
   82406:	e7d5      	b.n	823b4 <_malloc_trim_r+0x3c>
   82408:	20070588 	.word	0x20070588
   8240c:	20070ad8 	.word	0x20070ad8
   82410:	20070994 	.word	0x20070994

00082414 <_free_r>:
   82414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82418:	460d      	mov	r5, r1
   8241a:	4606      	mov	r6, r0
   8241c:	2900      	cmp	r1, #0
   8241e:	d055      	beq.n	824cc <_free_r+0xb8>
   82420:	f000 feb8 	bl	83194 <__malloc_lock>
   82424:	f855 1c04 	ldr.w	r1, [r5, #-4]
   82428:	f8df c170 	ldr.w	ip, [pc, #368]	; 8259c <_free_r+0x188>
   8242c:	f1a5 0408 	sub.w	r4, r5, #8
   82430:	f021 0301 	bic.w	r3, r1, #1
   82434:	18e2      	adds	r2, r4, r3
   82436:	f8dc 0008 	ldr.w	r0, [ip, #8]
   8243a:	6857      	ldr	r7, [r2, #4]
   8243c:	4290      	cmp	r0, r2
   8243e:	f027 0703 	bic.w	r7, r7, #3
   82442:	d068      	beq.n	82516 <_free_r+0x102>
   82444:	f011 0101 	ands.w	r1, r1, #1
   82448:	6057      	str	r7, [r2, #4]
   8244a:	d032      	beq.n	824b2 <_free_r+0x9e>
   8244c:	2100      	movs	r1, #0
   8244e:	19d0      	adds	r0, r2, r7
   82450:	6840      	ldr	r0, [r0, #4]
   82452:	07c0      	lsls	r0, r0, #31
   82454:	d406      	bmi.n	82464 <_free_r+0x50>
   82456:	443b      	add	r3, r7
   82458:	6890      	ldr	r0, [r2, #8]
   8245a:	2900      	cmp	r1, #0
   8245c:	d04d      	beq.n	824fa <_free_r+0xe6>
   8245e:	68d2      	ldr	r2, [r2, #12]
   82460:	60c2      	str	r2, [r0, #12]
   82462:	6090      	str	r0, [r2, #8]
   82464:	f043 0201 	orr.w	r2, r3, #1
   82468:	6062      	str	r2, [r4, #4]
   8246a:	50e3      	str	r3, [r4, r3]
   8246c:	b9e1      	cbnz	r1, 824a8 <_free_r+0x94>
   8246e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82472:	d32d      	bcc.n	824d0 <_free_r+0xbc>
   82474:	0a5a      	lsrs	r2, r3, #9
   82476:	2a04      	cmp	r2, #4
   82478:	d869      	bhi.n	8254e <_free_r+0x13a>
   8247a:	0998      	lsrs	r0, r3, #6
   8247c:	3038      	adds	r0, #56	; 0x38
   8247e:	0041      	lsls	r1, r0, #1
   82480:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   82484:	f8dc 2008 	ldr.w	r2, [ip, #8]
   82488:	4944      	ldr	r1, [pc, #272]	; (8259c <_free_r+0x188>)
   8248a:	4562      	cmp	r2, ip
   8248c:	d065      	beq.n	8255a <_free_r+0x146>
   8248e:	6851      	ldr	r1, [r2, #4]
   82490:	f021 0103 	bic.w	r1, r1, #3
   82494:	428b      	cmp	r3, r1
   82496:	d202      	bcs.n	8249e <_free_r+0x8a>
   82498:	6892      	ldr	r2, [r2, #8]
   8249a:	4594      	cmp	ip, r2
   8249c:	d1f7      	bne.n	8248e <_free_r+0x7a>
   8249e:	68d3      	ldr	r3, [r2, #12]
   824a0:	60e3      	str	r3, [r4, #12]
   824a2:	60a2      	str	r2, [r4, #8]
   824a4:	609c      	str	r4, [r3, #8]
   824a6:	60d4      	str	r4, [r2, #12]
   824a8:	4630      	mov	r0, r6
   824aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   824ae:	f000 be73 	b.w	83198 <__malloc_unlock>
   824b2:	f855 5c08 	ldr.w	r5, [r5, #-8]
   824b6:	f10c 0808 	add.w	r8, ip, #8
   824ba:	1b64      	subs	r4, r4, r5
   824bc:	68a0      	ldr	r0, [r4, #8]
   824be:	442b      	add	r3, r5
   824c0:	4540      	cmp	r0, r8
   824c2:	d042      	beq.n	8254a <_free_r+0x136>
   824c4:	68e5      	ldr	r5, [r4, #12]
   824c6:	60c5      	str	r5, [r0, #12]
   824c8:	60a8      	str	r0, [r5, #8]
   824ca:	e7c0      	b.n	8244e <_free_r+0x3a>
   824cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   824d0:	08db      	lsrs	r3, r3, #3
   824d2:	109a      	asrs	r2, r3, #2
   824d4:	2001      	movs	r0, #1
   824d6:	4090      	lsls	r0, r2
   824d8:	f8dc 1004 	ldr.w	r1, [ip, #4]
   824dc:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   824e0:	689a      	ldr	r2, [r3, #8]
   824e2:	4301      	orrs	r1, r0
   824e4:	60a2      	str	r2, [r4, #8]
   824e6:	60e3      	str	r3, [r4, #12]
   824e8:	f8cc 1004 	str.w	r1, [ip, #4]
   824ec:	4630      	mov	r0, r6
   824ee:	609c      	str	r4, [r3, #8]
   824f0:	60d4      	str	r4, [r2, #12]
   824f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   824f6:	f000 be4f 	b.w	83198 <__malloc_unlock>
   824fa:	4d29      	ldr	r5, [pc, #164]	; (825a0 <_free_r+0x18c>)
   824fc:	42a8      	cmp	r0, r5
   824fe:	d1ae      	bne.n	8245e <_free_r+0x4a>
   82500:	f043 0201 	orr.w	r2, r3, #1
   82504:	f8cc 4014 	str.w	r4, [ip, #20]
   82508:	f8cc 4010 	str.w	r4, [ip, #16]
   8250c:	60e0      	str	r0, [r4, #12]
   8250e:	60a0      	str	r0, [r4, #8]
   82510:	6062      	str	r2, [r4, #4]
   82512:	50e3      	str	r3, [r4, r3]
   82514:	e7c8      	b.n	824a8 <_free_r+0x94>
   82516:	441f      	add	r7, r3
   82518:	07cb      	lsls	r3, r1, #31
   8251a:	d407      	bmi.n	8252c <_free_r+0x118>
   8251c:	f855 1c08 	ldr.w	r1, [r5, #-8]
   82520:	1a64      	subs	r4, r4, r1
   82522:	68e3      	ldr	r3, [r4, #12]
   82524:	68a2      	ldr	r2, [r4, #8]
   82526:	440f      	add	r7, r1
   82528:	60d3      	str	r3, [r2, #12]
   8252a:	609a      	str	r2, [r3, #8]
   8252c:	4b1d      	ldr	r3, [pc, #116]	; (825a4 <_free_r+0x190>)
   8252e:	f047 0201 	orr.w	r2, r7, #1
   82532:	681b      	ldr	r3, [r3, #0]
   82534:	6062      	str	r2, [r4, #4]
   82536:	429f      	cmp	r7, r3
   82538:	f8cc 4008 	str.w	r4, [ip, #8]
   8253c:	d3b4      	bcc.n	824a8 <_free_r+0x94>
   8253e:	4b1a      	ldr	r3, [pc, #104]	; (825a8 <_free_r+0x194>)
   82540:	4630      	mov	r0, r6
   82542:	6819      	ldr	r1, [r3, #0]
   82544:	f7ff ff18 	bl	82378 <_malloc_trim_r>
   82548:	e7ae      	b.n	824a8 <_free_r+0x94>
   8254a:	2101      	movs	r1, #1
   8254c:	e77f      	b.n	8244e <_free_r+0x3a>
   8254e:	2a14      	cmp	r2, #20
   82550:	d80b      	bhi.n	8256a <_free_r+0x156>
   82552:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   82556:	0041      	lsls	r1, r0, #1
   82558:	e792      	b.n	82480 <_free_r+0x6c>
   8255a:	1080      	asrs	r0, r0, #2
   8255c:	2501      	movs	r5, #1
   8255e:	4085      	lsls	r5, r0
   82560:	6848      	ldr	r0, [r1, #4]
   82562:	4613      	mov	r3, r2
   82564:	4328      	orrs	r0, r5
   82566:	6048      	str	r0, [r1, #4]
   82568:	e79a      	b.n	824a0 <_free_r+0x8c>
   8256a:	2a54      	cmp	r2, #84	; 0x54
   8256c:	d803      	bhi.n	82576 <_free_r+0x162>
   8256e:	0b18      	lsrs	r0, r3, #12
   82570:	306e      	adds	r0, #110	; 0x6e
   82572:	0041      	lsls	r1, r0, #1
   82574:	e784      	b.n	82480 <_free_r+0x6c>
   82576:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8257a:	d803      	bhi.n	82584 <_free_r+0x170>
   8257c:	0bd8      	lsrs	r0, r3, #15
   8257e:	3077      	adds	r0, #119	; 0x77
   82580:	0041      	lsls	r1, r0, #1
   82582:	e77d      	b.n	82480 <_free_r+0x6c>
   82584:	f240 5154 	movw	r1, #1364	; 0x554
   82588:	428a      	cmp	r2, r1
   8258a:	d803      	bhi.n	82594 <_free_r+0x180>
   8258c:	0c98      	lsrs	r0, r3, #18
   8258e:	307c      	adds	r0, #124	; 0x7c
   82590:	0041      	lsls	r1, r0, #1
   82592:	e775      	b.n	82480 <_free_r+0x6c>
   82594:	21fc      	movs	r1, #252	; 0xfc
   82596:	207e      	movs	r0, #126	; 0x7e
   82598:	e772      	b.n	82480 <_free_r+0x6c>
   8259a:	bf00      	nop
   8259c:	20070588 	.word	0x20070588
   825a0:	20070590 	.word	0x20070590
   825a4:	20070990 	.word	0x20070990
   825a8:	20070ad4 	.word	0x20070ad4

000825ac <__sfvwrite_r>:
   825ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   825b0:	6893      	ldr	r3, [r2, #8]
   825b2:	b083      	sub	sp, #12
   825b4:	4616      	mov	r6, r2
   825b6:	4681      	mov	r9, r0
   825b8:	460c      	mov	r4, r1
   825ba:	b32b      	cbz	r3, 82608 <__sfvwrite_r+0x5c>
   825bc:	898b      	ldrh	r3, [r1, #12]
   825be:	0719      	lsls	r1, r3, #28
   825c0:	d526      	bpl.n	82610 <__sfvwrite_r+0x64>
   825c2:	6922      	ldr	r2, [r4, #16]
   825c4:	b322      	cbz	r2, 82610 <__sfvwrite_r+0x64>
   825c6:	f003 0202 	and.w	r2, r3, #2
   825ca:	b292      	uxth	r2, r2
   825cc:	6835      	ldr	r5, [r6, #0]
   825ce:	2a00      	cmp	r2, #0
   825d0:	d02c      	beq.n	8262c <__sfvwrite_r+0x80>
   825d2:	f04f 0a00 	mov.w	sl, #0
   825d6:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 828c0 <__sfvwrite_r+0x314>
   825da:	46d0      	mov	r8, sl
   825dc:	45d8      	cmp	r8, fp
   825de:	bf34      	ite	cc
   825e0:	4643      	movcc	r3, r8
   825e2:	465b      	movcs	r3, fp
   825e4:	4652      	mov	r2, sl
   825e6:	4648      	mov	r0, r9
   825e8:	f1b8 0f00 	cmp.w	r8, #0
   825ec:	d04f      	beq.n	8268e <__sfvwrite_r+0xe2>
   825ee:	69e1      	ldr	r1, [r4, #28]
   825f0:	6a67      	ldr	r7, [r4, #36]	; 0x24
   825f2:	47b8      	blx	r7
   825f4:	2800      	cmp	r0, #0
   825f6:	dd56      	ble.n	826a6 <__sfvwrite_r+0xfa>
   825f8:	68b3      	ldr	r3, [r6, #8]
   825fa:	4482      	add	sl, r0
   825fc:	1a1b      	subs	r3, r3, r0
   825fe:	ebc0 0808 	rsb	r8, r0, r8
   82602:	60b3      	str	r3, [r6, #8]
   82604:	2b00      	cmp	r3, #0
   82606:	d1e9      	bne.n	825dc <__sfvwrite_r+0x30>
   82608:	2000      	movs	r0, #0
   8260a:	b003      	add	sp, #12
   8260c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82610:	4648      	mov	r0, r9
   82612:	4621      	mov	r1, r4
   82614:	f7ff fc88 	bl	81f28 <__swsetup_r>
   82618:	2800      	cmp	r0, #0
   8261a:	f040 8148 	bne.w	828ae <__sfvwrite_r+0x302>
   8261e:	89a3      	ldrh	r3, [r4, #12]
   82620:	6835      	ldr	r5, [r6, #0]
   82622:	f003 0202 	and.w	r2, r3, #2
   82626:	b292      	uxth	r2, r2
   82628:	2a00      	cmp	r2, #0
   8262a:	d1d2      	bne.n	825d2 <__sfvwrite_r+0x26>
   8262c:	f013 0a01 	ands.w	sl, r3, #1
   82630:	d142      	bne.n	826b8 <__sfvwrite_r+0x10c>
   82632:	46d0      	mov	r8, sl
   82634:	f1b8 0f00 	cmp.w	r8, #0
   82638:	d023      	beq.n	82682 <__sfvwrite_r+0xd6>
   8263a:	059a      	lsls	r2, r3, #22
   8263c:	68a7      	ldr	r7, [r4, #8]
   8263e:	d576      	bpl.n	8272e <__sfvwrite_r+0x182>
   82640:	45b8      	cmp	r8, r7
   82642:	f0c0 80a4 	bcc.w	8278e <__sfvwrite_r+0x1e2>
   82646:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8264a:	f040 80b2 	bne.w	827b2 <__sfvwrite_r+0x206>
   8264e:	6820      	ldr	r0, [r4, #0]
   82650:	46bb      	mov	fp, r7
   82652:	4651      	mov	r1, sl
   82654:	465a      	mov	r2, fp
   82656:	f000 fd37 	bl	830c8 <memmove>
   8265a:	68a2      	ldr	r2, [r4, #8]
   8265c:	6821      	ldr	r1, [r4, #0]
   8265e:	1bd2      	subs	r2, r2, r7
   82660:	eb01 030b 	add.w	r3, r1, fp
   82664:	60a2      	str	r2, [r4, #8]
   82666:	6023      	str	r3, [r4, #0]
   82668:	4642      	mov	r2, r8
   8266a:	68b3      	ldr	r3, [r6, #8]
   8266c:	4492      	add	sl, r2
   8266e:	1a9b      	subs	r3, r3, r2
   82670:	ebc2 0808 	rsb	r8, r2, r8
   82674:	60b3      	str	r3, [r6, #8]
   82676:	2b00      	cmp	r3, #0
   82678:	d0c6      	beq.n	82608 <__sfvwrite_r+0x5c>
   8267a:	89a3      	ldrh	r3, [r4, #12]
   8267c:	f1b8 0f00 	cmp.w	r8, #0
   82680:	d1db      	bne.n	8263a <__sfvwrite_r+0x8e>
   82682:	f8d5 a000 	ldr.w	sl, [r5]
   82686:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8268a:	3508      	adds	r5, #8
   8268c:	e7d2      	b.n	82634 <__sfvwrite_r+0x88>
   8268e:	f8d5 a000 	ldr.w	sl, [r5]
   82692:	f8d5 8004 	ldr.w	r8, [r5, #4]
   82696:	3508      	adds	r5, #8
   82698:	e7a0      	b.n	825dc <__sfvwrite_r+0x30>
   8269a:	4648      	mov	r0, r9
   8269c:	4621      	mov	r1, r4
   8269e:	f7ff fd59 	bl	82154 <_fflush_r>
   826a2:	2800      	cmp	r0, #0
   826a4:	d059      	beq.n	8275a <__sfvwrite_r+0x1ae>
   826a6:	89a3      	ldrh	r3, [r4, #12]
   826a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   826ac:	f04f 30ff 	mov.w	r0, #4294967295
   826b0:	81a3      	strh	r3, [r4, #12]
   826b2:	b003      	add	sp, #12
   826b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   826b8:	4692      	mov	sl, r2
   826ba:	9201      	str	r2, [sp, #4]
   826bc:	4693      	mov	fp, r2
   826be:	4690      	mov	r8, r2
   826c0:	f1b8 0f00 	cmp.w	r8, #0
   826c4:	d02b      	beq.n	8271e <__sfvwrite_r+0x172>
   826c6:	9f01      	ldr	r7, [sp, #4]
   826c8:	2f00      	cmp	r7, #0
   826ca:	d064      	beq.n	82796 <__sfvwrite_r+0x1ea>
   826cc:	6820      	ldr	r0, [r4, #0]
   826ce:	6921      	ldr	r1, [r4, #16]
   826d0:	45c2      	cmp	sl, r8
   826d2:	bf34      	ite	cc
   826d4:	4653      	movcc	r3, sl
   826d6:	4643      	movcs	r3, r8
   826d8:	4288      	cmp	r0, r1
   826da:	461f      	mov	r7, r3
   826dc:	f8d4 c008 	ldr.w	ip, [r4, #8]
   826e0:	6962      	ldr	r2, [r4, #20]
   826e2:	d903      	bls.n	826ec <__sfvwrite_r+0x140>
   826e4:	4494      	add	ip, r2
   826e6:	4563      	cmp	r3, ip
   826e8:	f300 80ae 	bgt.w	82848 <__sfvwrite_r+0x29c>
   826ec:	4293      	cmp	r3, r2
   826ee:	db36      	blt.n	8275e <__sfvwrite_r+0x1b2>
   826f0:	4613      	mov	r3, r2
   826f2:	6a67      	ldr	r7, [r4, #36]	; 0x24
   826f4:	4648      	mov	r0, r9
   826f6:	69e1      	ldr	r1, [r4, #28]
   826f8:	465a      	mov	r2, fp
   826fa:	47b8      	blx	r7
   826fc:	1e07      	subs	r7, r0, #0
   826fe:	ddd2      	ble.n	826a6 <__sfvwrite_r+0xfa>
   82700:	ebba 0a07 	subs.w	sl, sl, r7
   82704:	d03a      	beq.n	8277c <__sfvwrite_r+0x1d0>
   82706:	68b3      	ldr	r3, [r6, #8]
   82708:	44bb      	add	fp, r7
   8270a:	1bdb      	subs	r3, r3, r7
   8270c:	ebc7 0808 	rsb	r8, r7, r8
   82710:	60b3      	str	r3, [r6, #8]
   82712:	2b00      	cmp	r3, #0
   82714:	f43f af78 	beq.w	82608 <__sfvwrite_r+0x5c>
   82718:	f1b8 0f00 	cmp.w	r8, #0
   8271c:	d1d3      	bne.n	826c6 <__sfvwrite_r+0x11a>
   8271e:	2700      	movs	r7, #0
   82720:	f8d5 b000 	ldr.w	fp, [r5]
   82724:	f8d5 8004 	ldr.w	r8, [r5, #4]
   82728:	9701      	str	r7, [sp, #4]
   8272a:	3508      	adds	r5, #8
   8272c:	e7c8      	b.n	826c0 <__sfvwrite_r+0x114>
   8272e:	6820      	ldr	r0, [r4, #0]
   82730:	6923      	ldr	r3, [r4, #16]
   82732:	4298      	cmp	r0, r3
   82734:	d802      	bhi.n	8273c <__sfvwrite_r+0x190>
   82736:	6963      	ldr	r3, [r4, #20]
   82738:	4598      	cmp	r8, r3
   8273a:	d272      	bcs.n	82822 <__sfvwrite_r+0x276>
   8273c:	45b8      	cmp	r8, r7
   8273e:	bf38      	it	cc
   82740:	4647      	movcc	r7, r8
   82742:	463a      	mov	r2, r7
   82744:	4651      	mov	r1, sl
   82746:	f000 fcbf 	bl	830c8 <memmove>
   8274a:	68a3      	ldr	r3, [r4, #8]
   8274c:	6822      	ldr	r2, [r4, #0]
   8274e:	1bdb      	subs	r3, r3, r7
   82750:	443a      	add	r2, r7
   82752:	60a3      	str	r3, [r4, #8]
   82754:	6022      	str	r2, [r4, #0]
   82756:	2b00      	cmp	r3, #0
   82758:	d09f      	beq.n	8269a <__sfvwrite_r+0xee>
   8275a:	463a      	mov	r2, r7
   8275c:	e785      	b.n	8266a <__sfvwrite_r+0xbe>
   8275e:	461a      	mov	r2, r3
   82760:	4659      	mov	r1, fp
   82762:	9300      	str	r3, [sp, #0]
   82764:	f000 fcb0 	bl	830c8 <memmove>
   82768:	9b00      	ldr	r3, [sp, #0]
   8276a:	68a1      	ldr	r1, [r4, #8]
   8276c:	6822      	ldr	r2, [r4, #0]
   8276e:	1ac9      	subs	r1, r1, r3
   82770:	ebba 0a07 	subs.w	sl, sl, r7
   82774:	4413      	add	r3, r2
   82776:	60a1      	str	r1, [r4, #8]
   82778:	6023      	str	r3, [r4, #0]
   8277a:	d1c4      	bne.n	82706 <__sfvwrite_r+0x15a>
   8277c:	4648      	mov	r0, r9
   8277e:	4621      	mov	r1, r4
   82780:	f7ff fce8 	bl	82154 <_fflush_r>
   82784:	2800      	cmp	r0, #0
   82786:	d18e      	bne.n	826a6 <__sfvwrite_r+0xfa>
   82788:	f8cd a004 	str.w	sl, [sp, #4]
   8278c:	e7bb      	b.n	82706 <__sfvwrite_r+0x15a>
   8278e:	6820      	ldr	r0, [r4, #0]
   82790:	4647      	mov	r7, r8
   82792:	46c3      	mov	fp, r8
   82794:	e75d      	b.n	82652 <__sfvwrite_r+0xa6>
   82796:	4658      	mov	r0, fp
   82798:	210a      	movs	r1, #10
   8279a:	4642      	mov	r2, r8
   8279c:	f000 fbd4 	bl	82f48 <memchr>
   827a0:	2800      	cmp	r0, #0
   827a2:	d07f      	beq.n	828a4 <__sfvwrite_r+0x2f8>
   827a4:	f100 0a01 	add.w	sl, r0, #1
   827a8:	2701      	movs	r7, #1
   827aa:	ebcb 0a0a 	rsb	sl, fp, sl
   827ae:	9701      	str	r7, [sp, #4]
   827b0:	e78c      	b.n	826cc <__sfvwrite_r+0x120>
   827b2:	6822      	ldr	r2, [r4, #0]
   827b4:	6921      	ldr	r1, [r4, #16]
   827b6:	6967      	ldr	r7, [r4, #20]
   827b8:	ebc1 0c02 	rsb	ip, r1, r2
   827bc:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   827c0:	f10c 0201 	add.w	r2, ip, #1
   827c4:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   827c8:	4442      	add	r2, r8
   827ca:	107f      	asrs	r7, r7, #1
   827cc:	4297      	cmp	r7, r2
   827ce:	bf34      	ite	cc
   827d0:	4617      	movcc	r7, r2
   827d2:	463a      	movcs	r2, r7
   827d4:	055b      	lsls	r3, r3, #21
   827d6:	d54f      	bpl.n	82878 <__sfvwrite_r+0x2cc>
   827d8:	4611      	mov	r1, r2
   827da:	4648      	mov	r0, r9
   827dc:	f8cd c000 	str.w	ip, [sp]
   827e0:	f000 f916 	bl	82a10 <_malloc_r>
   827e4:	f8dd c000 	ldr.w	ip, [sp]
   827e8:	4683      	mov	fp, r0
   827ea:	2800      	cmp	r0, #0
   827ec:	d062      	beq.n	828b4 <__sfvwrite_r+0x308>
   827ee:	4662      	mov	r2, ip
   827f0:	6921      	ldr	r1, [r4, #16]
   827f2:	f8cd c000 	str.w	ip, [sp]
   827f6:	f000 fbf1 	bl	82fdc <memcpy>
   827fa:	89a2      	ldrh	r2, [r4, #12]
   827fc:	f8dd c000 	ldr.w	ip, [sp]
   82800:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   82804:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   82808:	81a2      	strh	r2, [r4, #12]
   8280a:	eb0b 000c 	add.w	r0, fp, ip
   8280e:	ebcc 0207 	rsb	r2, ip, r7
   82812:	f8c4 b010 	str.w	fp, [r4, #16]
   82816:	6167      	str	r7, [r4, #20]
   82818:	6020      	str	r0, [r4, #0]
   8281a:	60a2      	str	r2, [r4, #8]
   8281c:	4647      	mov	r7, r8
   8281e:	46c3      	mov	fp, r8
   82820:	e717      	b.n	82652 <__sfvwrite_r+0xa6>
   82822:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   82826:	4590      	cmp	r8, r2
   82828:	bf38      	it	cc
   8282a:	4642      	movcc	r2, r8
   8282c:	fb92 f2f3 	sdiv	r2, r2, r3
   82830:	fb02 f303 	mul.w	r3, r2, r3
   82834:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82836:	4648      	mov	r0, r9
   82838:	69e1      	ldr	r1, [r4, #28]
   8283a:	4652      	mov	r2, sl
   8283c:	47b8      	blx	r7
   8283e:	2800      	cmp	r0, #0
   82840:	f77f af31 	ble.w	826a6 <__sfvwrite_r+0xfa>
   82844:	4602      	mov	r2, r0
   82846:	e710      	b.n	8266a <__sfvwrite_r+0xbe>
   82848:	4662      	mov	r2, ip
   8284a:	4659      	mov	r1, fp
   8284c:	f8cd c000 	str.w	ip, [sp]
   82850:	f000 fc3a 	bl	830c8 <memmove>
   82854:	f8dd c000 	ldr.w	ip, [sp]
   82858:	6823      	ldr	r3, [r4, #0]
   8285a:	4648      	mov	r0, r9
   8285c:	4463      	add	r3, ip
   8285e:	6023      	str	r3, [r4, #0]
   82860:	4621      	mov	r1, r4
   82862:	f8cd c000 	str.w	ip, [sp]
   82866:	f7ff fc75 	bl	82154 <_fflush_r>
   8286a:	f8dd c000 	ldr.w	ip, [sp]
   8286e:	2800      	cmp	r0, #0
   82870:	f47f af19 	bne.w	826a6 <__sfvwrite_r+0xfa>
   82874:	4667      	mov	r7, ip
   82876:	e743      	b.n	82700 <__sfvwrite_r+0x154>
   82878:	4648      	mov	r0, r9
   8287a:	f8cd c000 	str.w	ip, [sp]
   8287e:	f000 fc8d 	bl	8319c <_realloc_r>
   82882:	f8dd c000 	ldr.w	ip, [sp]
   82886:	4683      	mov	fp, r0
   82888:	2800      	cmp	r0, #0
   8288a:	d1be      	bne.n	8280a <__sfvwrite_r+0x25e>
   8288c:	4648      	mov	r0, r9
   8288e:	6921      	ldr	r1, [r4, #16]
   82890:	f7ff fdc0 	bl	82414 <_free_r>
   82894:	89a3      	ldrh	r3, [r4, #12]
   82896:	220c      	movs	r2, #12
   82898:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   8289c:	b29b      	uxth	r3, r3
   8289e:	f8c9 2000 	str.w	r2, [r9]
   828a2:	e701      	b.n	826a8 <__sfvwrite_r+0xfc>
   828a4:	2701      	movs	r7, #1
   828a6:	f108 0a01 	add.w	sl, r8, #1
   828aa:	9701      	str	r7, [sp, #4]
   828ac:	e70e      	b.n	826cc <__sfvwrite_r+0x120>
   828ae:	f04f 30ff 	mov.w	r0, #4294967295
   828b2:	e6aa      	b.n	8260a <__sfvwrite_r+0x5e>
   828b4:	230c      	movs	r3, #12
   828b6:	f8c9 3000 	str.w	r3, [r9]
   828ba:	89a3      	ldrh	r3, [r4, #12]
   828bc:	e6f4      	b.n	826a8 <__sfvwrite_r+0xfc>
   828be:	bf00      	nop
   828c0:	7ffffc00 	.word	0x7ffffc00

000828c4 <_fwalk>:
   828c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   828c8:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   828cc:	4688      	mov	r8, r1
   828ce:	d019      	beq.n	82904 <_fwalk+0x40>
   828d0:	2600      	movs	r6, #0
   828d2:	687d      	ldr	r5, [r7, #4]
   828d4:	68bc      	ldr	r4, [r7, #8]
   828d6:	3d01      	subs	r5, #1
   828d8:	d40e      	bmi.n	828f8 <_fwalk+0x34>
   828da:	89a3      	ldrh	r3, [r4, #12]
   828dc:	3d01      	subs	r5, #1
   828de:	2b01      	cmp	r3, #1
   828e0:	d906      	bls.n	828f0 <_fwalk+0x2c>
   828e2:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   828e6:	4620      	mov	r0, r4
   828e8:	3301      	adds	r3, #1
   828ea:	d001      	beq.n	828f0 <_fwalk+0x2c>
   828ec:	47c0      	blx	r8
   828ee:	4306      	orrs	r6, r0
   828f0:	1c6b      	adds	r3, r5, #1
   828f2:	f104 0468 	add.w	r4, r4, #104	; 0x68
   828f6:	d1f0      	bne.n	828da <_fwalk+0x16>
   828f8:	683f      	ldr	r7, [r7, #0]
   828fa:	2f00      	cmp	r7, #0
   828fc:	d1e9      	bne.n	828d2 <_fwalk+0xe>
   828fe:	4630      	mov	r0, r6
   82900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82904:	463e      	mov	r6, r7
   82906:	4630      	mov	r0, r6
   82908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0008290c <__locale_charset>:
   8290c:	4800      	ldr	r0, [pc, #0]	; (82910 <__locale_charset+0x4>)
   8290e:	4770      	bx	lr
   82910:	20070564 	.word	0x20070564

00082914 <__locale_mb_cur_max>:
   82914:	4b01      	ldr	r3, [pc, #4]	; (8291c <__locale_mb_cur_max+0x8>)
   82916:	6818      	ldr	r0, [r3, #0]
   82918:	4770      	bx	lr
   8291a:	bf00      	nop
   8291c:	20070584 	.word	0x20070584

00082920 <__smakebuf_r>:
   82920:	b5f0      	push	{r4, r5, r6, r7, lr}
   82922:	898b      	ldrh	r3, [r1, #12]
   82924:	b091      	sub	sp, #68	; 0x44
   82926:	b29a      	uxth	r2, r3
   82928:	0796      	lsls	r6, r2, #30
   8292a:	460c      	mov	r4, r1
   8292c:	4605      	mov	r5, r0
   8292e:	d437      	bmi.n	829a0 <__smakebuf_r+0x80>
   82930:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82934:	2900      	cmp	r1, #0
   82936:	db17      	blt.n	82968 <__smakebuf_r+0x48>
   82938:	aa01      	add	r2, sp, #4
   8293a:	f000 ffaf 	bl	8389c <_fstat_r>
   8293e:	2800      	cmp	r0, #0
   82940:	db10      	blt.n	82964 <__smakebuf_r+0x44>
   82942:	9b02      	ldr	r3, [sp, #8]
   82944:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   82948:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   8294c:	424f      	negs	r7, r1
   8294e:	414f      	adcs	r7, r1
   82950:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   82954:	d02c      	beq.n	829b0 <__smakebuf_r+0x90>
   82956:	89a3      	ldrh	r3, [r4, #12]
   82958:	f44f 6680 	mov.w	r6, #1024	; 0x400
   8295c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82960:	81a3      	strh	r3, [r4, #12]
   82962:	e00b      	b.n	8297c <__smakebuf_r+0x5c>
   82964:	89a3      	ldrh	r3, [r4, #12]
   82966:	b29a      	uxth	r2, r3
   82968:	f012 0f80 	tst.w	r2, #128	; 0x80
   8296c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82970:	81a3      	strh	r3, [r4, #12]
   82972:	bf14      	ite	ne
   82974:	2640      	movne	r6, #64	; 0x40
   82976:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   8297a:	2700      	movs	r7, #0
   8297c:	4628      	mov	r0, r5
   8297e:	4631      	mov	r1, r6
   82980:	f000 f846 	bl	82a10 <_malloc_r>
   82984:	89a3      	ldrh	r3, [r4, #12]
   82986:	2800      	cmp	r0, #0
   82988:	d029      	beq.n	829de <__smakebuf_r+0xbe>
   8298a:	4a1b      	ldr	r2, [pc, #108]	; (829f8 <__smakebuf_r+0xd8>)
   8298c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82990:	63ea      	str	r2, [r5, #60]	; 0x3c
   82992:	81a3      	strh	r3, [r4, #12]
   82994:	6020      	str	r0, [r4, #0]
   82996:	6120      	str	r0, [r4, #16]
   82998:	6166      	str	r6, [r4, #20]
   8299a:	b9a7      	cbnz	r7, 829c6 <__smakebuf_r+0xa6>
   8299c:	b011      	add	sp, #68	; 0x44
   8299e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   829a0:	f101 0343 	add.w	r3, r1, #67	; 0x43
   829a4:	2201      	movs	r2, #1
   829a6:	600b      	str	r3, [r1, #0]
   829a8:	610b      	str	r3, [r1, #16]
   829aa:	614a      	str	r2, [r1, #20]
   829ac:	b011      	add	sp, #68	; 0x44
   829ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
   829b0:	4a12      	ldr	r2, [pc, #72]	; (829fc <__smakebuf_r+0xdc>)
   829b2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   829b4:	4293      	cmp	r3, r2
   829b6:	d1ce      	bne.n	82956 <__smakebuf_r+0x36>
   829b8:	89a3      	ldrh	r3, [r4, #12]
   829ba:	f44f 6680 	mov.w	r6, #1024	; 0x400
   829be:	4333      	orrs	r3, r6
   829c0:	81a3      	strh	r3, [r4, #12]
   829c2:	64e6      	str	r6, [r4, #76]	; 0x4c
   829c4:	e7da      	b.n	8297c <__smakebuf_r+0x5c>
   829c6:	4628      	mov	r0, r5
   829c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   829cc:	f000 ff7a 	bl	838c4 <_isatty_r>
   829d0:	2800      	cmp	r0, #0
   829d2:	d0e3      	beq.n	8299c <__smakebuf_r+0x7c>
   829d4:	89a3      	ldrh	r3, [r4, #12]
   829d6:	f043 0301 	orr.w	r3, r3, #1
   829da:	81a3      	strh	r3, [r4, #12]
   829dc:	e7de      	b.n	8299c <__smakebuf_r+0x7c>
   829de:	059a      	lsls	r2, r3, #22
   829e0:	d4dc      	bmi.n	8299c <__smakebuf_r+0x7c>
   829e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
   829e6:	f043 0302 	orr.w	r3, r3, #2
   829ea:	2101      	movs	r1, #1
   829ec:	81a3      	strh	r3, [r4, #12]
   829ee:	6022      	str	r2, [r4, #0]
   829f0:	6122      	str	r2, [r4, #16]
   829f2:	6161      	str	r1, [r4, #20]
   829f4:	e7d2      	b.n	8299c <__smakebuf_r+0x7c>
   829f6:	bf00      	nop
   829f8:	00082181 	.word	0x00082181
   829fc:	000835dd 	.word	0x000835dd

00082a00 <malloc>:
   82a00:	4b02      	ldr	r3, [pc, #8]	; (82a0c <malloc+0xc>)
   82a02:	4601      	mov	r1, r0
   82a04:	6818      	ldr	r0, [r3, #0]
   82a06:	f000 b803 	b.w	82a10 <_malloc_r>
   82a0a:	bf00      	nop
   82a0c:	20070560 	.word	0x20070560

00082a10 <_malloc_r>:
   82a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82a14:	f101 050b 	add.w	r5, r1, #11
   82a18:	2d16      	cmp	r5, #22
   82a1a:	b083      	sub	sp, #12
   82a1c:	4606      	mov	r6, r0
   82a1e:	d927      	bls.n	82a70 <_malloc_r+0x60>
   82a20:	f035 0507 	bics.w	r5, r5, #7
   82a24:	d427      	bmi.n	82a76 <_malloc_r+0x66>
   82a26:	42a9      	cmp	r1, r5
   82a28:	d825      	bhi.n	82a76 <_malloc_r+0x66>
   82a2a:	4630      	mov	r0, r6
   82a2c:	f000 fbb2 	bl	83194 <__malloc_lock>
   82a30:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   82a34:	d226      	bcs.n	82a84 <_malloc_r+0x74>
   82a36:	4fc1      	ldr	r7, [pc, #772]	; (82d3c <_malloc_r+0x32c>)
   82a38:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   82a3c:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   82a40:	68dc      	ldr	r4, [r3, #12]
   82a42:	429c      	cmp	r4, r3
   82a44:	f000 81d2 	beq.w	82dec <_malloc_r+0x3dc>
   82a48:	6863      	ldr	r3, [r4, #4]
   82a4a:	68e2      	ldr	r2, [r4, #12]
   82a4c:	f023 0303 	bic.w	r3, r3, #3
   82a50:	4423      	add	r3, r4
   82a52:	6858      	ldr	r0, [r3, #4]
   82a54:	68a1      	ldr	r1, [r4, #8]
   82a56:	f040 0501 	orr.w	r5, r0, #1
   82a5a:	60ca      	str	r2, [r1, #12]
   82a5c:	4630      	mov	r0, r6
   82a5e:	6091      	str	r1, [r2, #8]
   82a60:	605d      	str	r5, [r3, #4]
   82a62:	f000 fb99 	bl	83198 <__malloc_unlock>
   82a66:	3408      	adds	r4, #8
   82a68:	4620      	mov	r0, r4
   82a6a:	b003      	add	sp, #12
   82a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82a70:	2510      	movs	r5, #16
   82a72:	42a9      	cmp	r1, r5
   82a74:	d9d9      	bls.n	82a2a <_malloc_r+0x1a>
   82a76:	2400      	movs	r4, #0
   82a78:	230c      	movs	r3, #12
   82a7a:	4620      	mov	r0, r4
   82a7c:	6033      	str	r3, [r6, #0]
   82a7e:	b003      	add	sp, #12
   82a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82a84:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   82a88:	f000 8089 	beq.w	82b9e <_malloc_r+0x18e>
   82a8c:	f1bc 0f04 	cmp.w	ip, #4
   82a90:	f200 8160 	bhi.w	82d54 <_malloc_r+0x344>
   82a94:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   82a98:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   82a9c:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82aa0:	4fa6      	ldr	r7, [pc, #664]	; (82d3c <_malloc_r+0x32c>)
   82aa2:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   82aa6:	68cc      	ldr	r4, [r1, #12]
   82aa8:	42a1      	cmp	r1, r4
   82aaa:	d105      	bne.n	82ab8 <_malloc_r+0xa8>
   82aac:	e00c      	b.n	82ac8 <_malloc_r+0xb8>
   82aae:	2b00      	cmp	r3, #0
   82ab0:	da79      	bge.n	82ba6 <_malloc_r+0x196>
   82ab2:	68e4      	ldr	r4, [r4, #12]
   82ab4:	42a1      	cmp	r1, r4
   82ab6:	d007      	beq.n	82ac8 <_malloc_r+0xb8>
   82ab8:	6862      	ldr	r2, [r4, #4]
   82aba:	f022 0203 	bic.w	r2, r2, #3
   82abe:	1b53      	subs	r3, r2, r5
   82ac0:	2b0f      	cmp	r3, #15
   82ac2:	ddf4      	ble.n	82aae <_malloc_r+0x9e>
   82ac4:	f10c 3cff 	add.w	ip, ip, #4294967295
   82ac8:	f10c 0c01 	add.w	ip, ip, #1
   82acc:	4b9b      	ldr	r3, [pc, #620]	; (82d3c <_malloc_r+0x32c>)
   82ace:	693c      	ldr	r4, [r7, #16]
   82ad0:	f103 0e08 	add.w	lr, r3, #8
   82ad4:	4574      	cmp	r4, lr
   82ad6:	f000 817e 	beq.w	82dd6 <_malloc_r+0x3c6>
   82ada:	6861      	ldr	r1, [r4, #4]
   82adc:	f021 0103 	bic.w	r1, r1, #3
   82ae0:	1b4a      	subs	r2, r1, r5
   82ae2:	2a0f      	cmp	r2, #15
   82ae4:	f300 8164 	bgt.w	82db0 <_malloc_r+0x3a0>
   82ae8:	2a00      	cmp	r2, #0
   82aea:	f8c3 e014 	str.w	lr, [r3, #20]
   82aee:	f8c3 e010 	str.w	lr, [r3, #16]
   82af2:	da69      	bge.n	82bc8 <_malloc_r+0x1b8>
   82af4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   82af8:	f080 813a 	bcs.w	82d70 <_malloc_r+0x360>
   82afc:	08c9      	lsrs	r1, r1, #3
   82afe:	108a      	asrs	r2, r1, #2
   82b00:	f04f 0801 	mov.w	r8, #1
   82b04:	fa08 f802 	lsl.w	r8, r8, r2
   82b08:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   82b0c:	685a      	ldr	r2, [r3, #4]
   82b0e:	6888      	ldr	r0, [r1, #8]
   82b10:	ea48 0202 	orr.w	r2, r8, r2
   82b14:	60a0      	str	r0, [r4, #8]
   82b16:	60e1      	str	r1, [r4, #12]
   82b18:	605a      	str	r2, [r3, #4]
   82b1a:	608c      	str	r4, [r1, #8]
   82b1c:	60c4      	str	r4, [r0, #12]
   82b1e:	ea4f 03ac 	mov.w	r3, ip, asr #2
   82b22:	2001      	movs	r0, #1
   82b24:	4098      	lsls	r0, r3
   82b26:	4290      	cmp	r0, r2
   82b28:	d85b      	bhi.n	82be2 <_malloc_r+0x1d2>
   82b2a:	4202      	tst	r2, r0
   82b2c:	d106      	bne.n	82b3c <_malloc_r+0x12c>
   82b2e:	f02c 0c03 	bic.w	ip, ip, #3
   82b32:	0040      	lsls	r0, r0, #1
   82b34:	4202      	tst	r2, r0
   82b36:	f10c 0c04 	add.w	ip, ip, #4
   82b3a:	d0fa      	beq.n	82b32 <_malloc_r+0x122>
   82b3c:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   82b40:	4644      	mov	r4, r8
   82b42:	46e1      	mov	r9, ip
   82b44:	68e3      	ldr	r3, [r4, #12]
   82b46:	429c      	cmp	r4, r3
   82b48:	d107      	bne.n	82b5a <_malloc_r+0x14a>
   82b4a:	e146      	b.n	82dda <_malloc_r+0x3ca>
   82b4c:	2a00      	cmp	r2, #0
   82b4e:	f280 8157 	bge.w	82e00 <_malloc_r+0x3f0>
   82b52:	68db      	ldr	r3, [r3, #12]
   82b54:	429c      	cmp	r4, r3
   82b56:	f000 8140 	beq.w	82dda <_malloc_r+0x3ca>
   82b5a:	6859      	ldr	r1, [r3, #4]
   82b5c:	f021 0103 	bic.w	r1, r1, #3
   82b60:	1b4a      	subs	r2, r1, r5
   82b62:	2a0f      	cmp	r2, #15
   82b64:	ddf2      	ble.n	82b4c <_malloc_r+0x13c>
   82b66:	461c      	mov	r4, r3
   82b68:	f854 cf08 	ldr.w	ip, [r4, #8]!
   82b6c:	68d9      	ldr	r1, [r3, #12]
   82b6e:	f045 0901 	orr.w	r9, r5, #1
   82b72:	f042 0801 	orr.w	r8, r2, #1
   82b76:	441d      	add	r5, r3
   82b78:	f8c3 9004 	str.w	r9, [r3, #4]
   82b7c:	4630      	mov	r0, r6
   82b7e:	f8cc 100c 	str.w	r1, [ip, #12]
   82b82:	f8c1 c008 	str.w	ip, [r1, #8]
   82b86:	617d      	str	r5, [r7, #20]
   82b88:	613d      	str	r5, [r7, #16]
   82b8a:	f8c5 e00c 	str.w	lr, [r5, #12]
   82b8e:	f8c5 e008 	str.w	lr, [r5, #8]
   82b92:	f8c5 8004 	str.w	r8, [r5, #4]
   82b96:	50aa      	str	r2, [r5, r2]
   82b98:	f000 fafe 	bl	83198 <__malloc_unlock>
   82b9c:	e764      	b.n	82a68 <_malloc_r+0x58>
   82b9e:	217e      	movs	r1, #126	; 0x7e
   82ba0:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   82ba4:	e77c      	b.n	82aa0 <_malloc_r+0x90>
   82ba6:	4422      	add	r2, r4
   82ba8:	6850      	ldr	r0, [r2, #4]
   82baa:	68e3      	ldr	r3, [r4, #12]
   82bac:	68a1      	ldr	r1, [r4, #8]
   82bae:	f040 0501 	orr.w	r5, r0, #1
   82bb2:	60cb      	str	r3, [r1, #12]
   82bb4:	4630      	mov	r0, r6
   82bb6:	6099      	str	r1, [r3, #8]
   82bb8:	6055      	str	r5, [r2, #4]
   82bba:	f000 faed 	bl	83198 <__malloc_unlock>
   82bbe:	3408      	adds	r4, #8
   82bc0:	4620      	mov	r0, r4
   82bc2:	b003      	add	sp, #12
   82bc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82bc8:	4421      	add	r1, r4
   82bca:	684b      	ldr	r3, [r1, #4]
   82bcc:	4630      	mov	r0, r6
   82bce:	f043 0301 	orr.w	r3, r3, #1
   82bd2:	604b      	str	r3, [r1, #4]
   82bd4:	f000 fae0 	bl	83198 <__malloc_unlock>
   82bd8:	3408      	adds	r4, #8
   82bda:	4620      	mov	r0, r4
   82bdc:	b003      	add	sp, #12
   82bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82be2:	68bc      	ldr	r4, [r7, #8]
   82be4:	6863      	ldr	r3, [r4, #4]
   82be6:	f023 0903 	bic.w	r9, r3, #3
   82bea:	45a9      	cmp	r9, r5
   82bec:	d304      	bcc.n	82bf8 <_malloc_r+0x1e8>
   82bee:	ebc5 0309 	rsb	r3, r5, r9
   82bf2:	2b0f      	cmp	r3, #15
   82bf4:	f300 8091 	bgt.w	82d1a <_malloc_r+0x30a>
   82bf8:	4b51      	ldr	r3, [pc, #324]	; (82d40 <_malloc_r+0x330>)
   82bfa:	4a52      	ldr	r2, [pc, #328]	; (82d44 <_malloc_r+0x334>)
   82bfc:	6819      	ldr	r1, [r3, #0]
   82bfe:	6813      	ldr	r3, [r2, #0]
   82c00:	eb05 0a01 	add.w	sl, r5, r1
   82c04:	3301      	adds	r3, #1
   82c06:	eb04 0b09 	add.w	fp, r4, r9
   82c0a:	f000 8161 	beq.w	82ed0 <_malloc_r+0x4c0>
   82c0e:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   82c12:	f10a 0a0f 	add.w	sl, sl, #15
   82c16:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   82c1a:	f02a 0a0f 	bic.w	sl, sl, #15
   82c1e:	4630      	mov	r0, r6
   82c20:	4651      	mov	r1, sl
   82c22:	9201      	str	r2, [sp, #4]
   82c24:	f000 fc9a 	bl	8355c <_sbrk_r>
   82c28:	f1b0 3fff 	cmp.w	r0, #4294967295
   82c2c:	4680      	mov	r8, r0
   82c2e:	9a01      	ldr	r2, [sp, #4]
   82c30:	f000 8101 	beq.w	82e36 <_malloc_r+0x426>
   82c34:	4583      	cmp	fp, r0
   82c36:	f200 80fb 	bhi.w	82e30 <_malloc_r+0x420>
   82c3a:	f8df c114 	ldr.w	ip, [pc, #276]	; 82d50 <_malloc_r+0x340>
   82c3e:	45c3      	cmp	fp, r8
   82c40:	f8dc 3000 	ldr.w	r3, [ip]
   82c44:	4453      	add	r3, sl
   82c46:	f8cc 3000 	str.w	r3, [ip]
   82c4a:	f000 814a 	beq.w	82ee2 <_malloc_r+0x4d2>
   82c4e:	6812      	ldr	r2, [r2, #0]
   82c50:	493c      	ldr	r1, [pc, #240]	; (82d44 <_malloc_r+0x334>)
   82c52:	3201      	adds	r2, #1
   82c54:	bf1b      	ittet	ne
   82c56:	ebcb 0b08 	rsbne	fp, fp, r8
   82c5a:	445b      	addne	r3, fp
   82c5c:	f8c1 8000 	streq.w	r8, [r1]
   82c60:	f8cc 3000 	strne.w	r3, [ip]
   82c64:	f018 0307 	ands.w	r3, r8, #7
   82c68:	f000 8114 	beq.w	82e94 <_malloc_r+0x484>
   82c6c:	f1c3 0208 	rsb	r2, r3, #8
   82c70:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   82c74:	4490      	add	r8, r2
   82c76:	3308      	adds	r3, #8
   82c78:	44c2      	add	sl, r8
   82c7a:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   82c7e:	ebca 0a03 	rsb	sl, sl, r3
   82c82:	4651      	mov	r1, sl
   82c84:	4630      	mov	r0, r6
   82c86:	f8cd c004 	str.w	ip, [sp, #4]
   82c8a:	f000 fc67 	bl	8355c <_sbrk_r>
   82c8e:	1c43      	adds	r3, r0, #1
   82c90:	f8dd c004 	ldr.w	ip, [sp, #4]
   82c94:	f000 8135 	beq.w	82f02 <_malloc_r+0x4f2>
   82c98:	ebc8 0200 	rsb	r2, r8, r0
   82c9c:	4452      	add	r2, sl
   82c9e:	f042 0201 	orr.w	r2, r2, #1
   82ca2:	f8dc 3000 	ldr.w	r3, [ip]
   82ca6:	42bc      	cmp	r4, r7
   82ca8:	4453      	add	r3, sl
   82caa:	f8c7 8008 	str.w	r8, [r7, #8]
   82cae:	f8cc 3000 	str.w	r3, [ip]
   82cb2:	f8c8 2004 	str.w	r2, [r8, #4]
   82cb6:	f8df a098 	ldr.w	sl, [pc, #152]	; 82d50 <_malloc_r+0x340>
   82cba:	d015      	beq.n	82ce8 <_malloc_r+0x2d8>
   82cbc:	f1b9 0f0f 	cmp.w	r9, #15
   82cc0:	f240 80eb 	bls.w	82e9a <_malloc_r+0x48a>
   82cc4:	6861      	ldr	r1, [r4, #4]
   82cc6:	f1a9 020c 	sub.w	r2, r9, #12
   82cca:	f022 0207 	bic.w	r2, r2, #7
   82cce:	f001 0101 	and.w	r1, r1, #1
   82cd2:	ea42 0e01 	orr.w	lr, r2, r1
   82cd6:	2005      	movs	r0, #5
   82cd8:	18a1      	adds	r1, r4, r2
   82cda:	2a0f      	cmp	r2, #15
   82cdc:	f8c4 e004 	str.w	lr, [r4, #4]
   82ce0:	6048      	str	r0, [r1, #4]
   82ce2:	6088      	str	r0, [r1, #8]
   82ce4:	f200 8111 	bhi.w	82f0a <_malloc_r+0x4fa>
   82ce8:	4a17      	ldr	r2, [pc, #92]	; (82d48 <_malloc_r+0x338>)
   82cea:	68bc      	ldr	r4, [r7, #8]
   82cec:	6811      	ldr	r1, [r2, #0]
   82cee:	428b      	cmp	r3, r1
   82cf0:	bf88      	it	hi
   82cf2:	6013      	strhi	r3, [r2, #0]
   82cf4:	4a15      	ldr	r2, [pc, #84]	; (82d4c <_malloc_r+0x33c>)
   82cf6:	6811      	ldr	r1, [r2, #0]
   82cf8:	428b      	cmp	r3, r1
   82cfa:	bf88      	it	hi
   82cfc:	6013      	strhi	r3, [r2, #0]
   82cfe:	6862      	ldr	r2, [r4, #4]
   82d00:	f022 0203 	bic.w	r2, r2, #3
   82d04:	4295      	cmp	r5, r2
   82d06:	ebc5 0302 	rsb	r3, r5, r2
   82d0a:	d801      	bhi.n	82d10 <_malloc_r+0x300>
   82d0c:	2b0f      	cmp	r3, #15
   82d0e:	dc04      	bgt.n	82d1a <_malloc_r+0x30a>
   82d10:	4630      	mov	r0, r6
   82d12:	f000 fa41 	bl	83198 <__malloc_unlock>
   82d16:	2400      	movs	r4, #0
   82d18:	e6a6      	b.n	82a68 <_malloc_r+0x58>
   82d1a:	f045 0201 	orr.w	r2, r5, #1
   82d1e:	f043 0301 	orr.w	r3, r3, #1
   82d22:	4425      	add	r5, r4
   82d24:	6062      	str	r2, [r4, #4]
   82d26:	4630      	mov	r0, r6
   82d28:	60bd      	str	r5, [r7, #8]
   82d2a:	606b      	str	r3, [r5, #4]
   82d2c:	f000 fa34 	bl	83198 <__malloc_unlock>
   82d30:	3408      	adds	r4, #8
   82d32:	4620      	mov	r0, r4
   82d34:	b003      	add	sp, #12
   82d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d3a:	bf00      	nop
   82d3c:	20070588 	.word	0x20070588
   82d40:	20070ad4 	.word	0x20070ad4
   82d44:	20070994 	.word	0x20070994
   82d48:	20070ad0 	.word	0x20070ad0
   82d4c:	20070acc 	.word	0x20070acc
   82d50:	20070ad8 	.word	0x20070ad8
   82d54:	f1bc 0f14 	cmp.w	ip, #20
   82d58:	d961      	bls.n	82e1e <_malloc_r+0x40e>
   82d5a:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   82d5e:	f200 808f 	bhi.w	82e80 <_malloc_r+0x470>
   82d62:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   82d66:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   82d6a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82d6e:	e697      	b.n	82aa0 <_malloc_r+0x90>
   82d70:	0a4b      	lsrs	r3, r1, #9
   82d72:	2b04      	cmp	r3, #4
   82d74:	d958      	bls.n	82e28 <_malloc_r+0x418>
   82d76:	2b14      	cmp	r3, #20
   82d78:	f200 80ad 	bhi.w	82ed6 <_malloc_r+0x4c6>
   82d7c:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   82d80:	0050      	lsls	r0, r2, #1
   82d82:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   82d86:	6883      	ldr	r3, [r0, #8]
   82d88:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 82f44 <_malloc_r+0x534>
   82d8c:	4283      	cmp	r3, r0
   82d8e:	f000 808a 	beq.w	82ea6 <_malloc_r+0x496>
   82d92:	685a      	ldr	r2, [r3, #4]
   82d94:	f022 0203 	bic.w	r2, r2, #3
   82d98:	4291      	cmp	r1, r2
   82d9a:	d202      	bcs.n	82da2 <_malloc_r+0x392>
   82d9c:	689b      	ldr	r3, [r3, #8]
   82d9e:	4298      	cmp	r0, r3
   82da0:	d1f7      	bne.n	82d92 <_malloc_r+0x382>
   82da2:	68d9      	ldr	r1, [r3, #12]
   82da4:	687a      	ldr	r2, [r7, #4]
   82da6:	60e1      	str	r1, [r4, #12]
   82da8:	60a3      	str	r3, [r4, #8]
   82daa:	608c      	str	r4, [r1, #8]
   82dac:	60dc      	str	r4, [r3, #12]
   82dae:	e6b6      	b.n	82b1e <_malloc_r+0x10e>
   82db0:	f045 0701 	orr.w	r7, r5, #1
   82db4:	f042 0101 	orr.w	r1, r2, #1
   82db8:	4425      	add	r5, r4
   82dba:	6067      	str	r7, [r4, #4]
   82dbc:	4630      	mov	r0, r6
   82dbe:	615d      	str	r5, [r3, #20]
   82dc0:	611d      	str	r5, [r3, #16]
   82dc2:	f8c5 e00c 	str.w	lr, [r5, #12]
   82dc6:	f8c5 e008 	str.w	lr, [r5, #8]
   82dca:	6069      	str	r1, [r5, #4]
   82dcc:	50aa      	str	r2, [r5, r2]
   82dce:	3408      	adds	r4, #8
   82dd0:	f000 f9e2 	bl	83198 <__malloc_unlock>
   82dd4:	e648      	b.n	82a68 <_malloc_r+0x58>
   82dd6:	685a      	ldr	r2, [r3, #4]
   82dd8:	e6a1      	b.n	82b1e <_malloc_r+0x10e>
   82dda:	f109 0901 	add.w	r9, r9, #1
   82dde:	f019 0f03 	tst.w	r9, #3
   82de2:	f104 0408 	add.w	r4, r4, #8
   82de6:	f47f aead 	bne.w	82b44 <_malloc_r+0x134>
   82dea:	e02d      	b.n	82e48 <_malloc_r+0x438>
   82dec:	f104 0308 	add.w	r3, r4, #8
   82df0:	6964      	ldr	r4, [r4, #20]
   82df2:	42a3      	cmp	r3, r4
   82df4:	bf08      	it	eq
   82df6:	f10c 0c02 	addeq.w	ip, ip, #2
   82dfa:	f43f ae67 	beq.w	82acc <_malloc_r+0xbc>
   82dfe:	e623      	b.n	82a48 <_malloc_r+0x38>
   82e00:	4419      	add	r1, r3
   82e02:	6848      	ldr	r0, [r1, #4]
   82e04:	461c      	mov	r4, r3
   82e06:	f854 2f08 	ldr.w	r2, [r4, #8]!
   82e0a:	68db      	ldr	r3, [r3, #12]
   82e0c:	f040 0501 	orr.w	r5, r0, #1
   82e10:	604d      	str	r5, [r1, #4]
   82e12:	4630      	mov	r0, r6
   82e14:	60d3      	str	r3, [r2, #12]
   82e16:	609a      	str	r2, [r3, #8]
   82e18:	f000 f9be 	bl	83198 <__malloc_unlock>
   82e1c:	e624      	b.n	82a68 <_malloc_r+0x58>
   82e1e:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   82e22:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82e26:	e63b      	b.n	82aa0 <_malloc_r+0x90>
   82e28:	098a      	lsrs	r2, r1, #6
   82e2a:	3238      	adds	r2, #56	; 0x38
   82e2c:	0050      	lsls	r0, r2, #1
   82e2e:	e7a8      	b.n	82d82 <_malloc_r+0x372>
   82e30:	42bc      	cmp	r4, r7
   82e32:	f43f af02 	beq.w	82c3a <_malloc_r+0x22a>
   82e36:	68bc      	ldr	r4, [r7, #8]
   82e38:	6862      	ldr	r2, [r4, #4]
   82e3a:	f022 0203 	bic.w	r2, r2, #3
   82e3e:	e761      	b.n	82d04 <_malloc_r+0x2f4>
   82e40:	f8d8 8000 	ldr.w	r8, [r8]
   82e44:	4598      	cmp	r8, r3
   82e46:	d17a      	bne.n	82f3e <_malloc_r+0x52e>
   82e48:	f01c 0f03 	tst.w	ip, #3
   82e4c:	f1a8 0308 	sub.w	r3, r8, #8
   82e50:	f10c 3cff 	add.w	ip, ip, #4294967295
   82e54:	d1f4      	bne.n	82e40 <_malloc_r+0x430>
   82e56:	687b      	ldr	r3, [r7, #4]
   82e58:	ea23 0300 	bic.w	r3, r3, r0
   82e5c:	607b      	str	r3, [r7, #4]
   82e5e:	0040      	lsls	r0, r0, #1
   82e60:	4298      	cmp	r0, r3
   82e62:	f63f aebe 	bhi.w	82be2 <_malloc_r+0x1d2>
   82e66:	2800      	cmp	r0, #0
   82e68:	f43f aebb 	beq.w	82be2 <_malloc_r+0x1d2>
   82e6c:	4203      	tst	r3, r0
   82e6e:	46cc      	mov	ip, r9
   82e70:	f47f ae64 	bne.w	82b3c <_malloc_r+0x12c>
   82e74:	0040      	lsls	r0, r0, #1
   82e76:	4203      	tst	r3, r0
   82e78:	f10c 0c04 	add.w	ip, ip, #4
   82e7c:	d0fa      	beq.n	82e74 <_malloc_r+0x464>
   82e7e:	e65d      	b.n	82b3c <_malloc_r+0x12c>
   82e80:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   82e84:	d819      	bhi.n	82eba <_malloc_r+0x4aa>
   82e86:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   82e8a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   82e8e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82e92:	e605      	b.n	82aa0 <_malloc_r+0x90>
   82e94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   82e98:	e6ee      	b.n	82c78 <_malloc_r+0x268>
   82e9a:	2301      	movs	r3, #1
   82e9c:	f8c8 3004 	str.w	r3, [r8, #4]
   82ea0:	4644      	mov	r4, r8
   82ea2:	2200      	movs	r2, #0
   82ea4:	e72e      	b.n	82d04 <_malloc_r+0x2f4>
   82ea6:	1092      	asrs	r2, r2, #2
   82ea8:	2001      	movs	r0, #1
   82eaa:	4090      	lsls	r0, r2
   82eac:	f8d8 2004 	ldr.w	r2, [r8, #4]
   82eb0:	4619      	mov	r1, r3
   82eb2:	4302      	orrs	r2, r0
   82eb4:	f8c8 2004 	str.w	r2, [r8, #4]
   82eb8:	e775      	b.n	82da6 <_malloc_r+0x396>
   82eba:	f240 5354 	movw	r3, #1364	; 0x554
   82ebe:	459c      	cmp	ip, r3
   82ec0:	d81b      	bhi.n	82efa <_malloc_r+0x4ea>
   82ec2:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   82ec6:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   82eca:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82ece:	e5e7      	b.n	82aa0 <_malloc_r+0x90>
   82ed0:	f10a 0a10 	add.w	sl, sl, #16
   82ed4:	e6a3      	b.n	82c1e <_malloc_r+0x20e>
   82ed6:	2b54      	cmp	r3, #84	; 0x54
   82ed8:	d81f      	bhi.n	82f1a <_malloc_r+0x50a>
   82eda:	0b0a      	lsrs	r2, r1, #12
   82edc:	326e      	adds	r2, #110	; 0x6e
   82ede:	0050      	lsls	r0, r2, #1
   82ee0:	e74f      	b.n	82d82 <_malloc_r+0x372>
   82ee2:	f3cb 010b 	ubfx	r1, fp, #0, #12
   82ee6:	2900      	cmp	r1, #0
   82ee8:	f47f aeb1 	bne.w	82c4e <_malloc_r+0x23e>
   82eec:	eb0a 0109 	add.w	r1, sl, r9
   82ef0:	68ba      	ldr	r2, [r7, #8]
   82ef2:	f041 0101 	orr.w	r1, r1, #1
   82ef6:	6051      	str	r1, [r2, #4]
   82ef8:	e6f6      	b.n	82ce8 <_malloc_r+0x2d8>
   82efa:	21fc      	movs	r1, #252	; 0xfc
   82efc:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   82f00:	e5ce      	b.n	82aa0 <_malloc_r+0x90>
   82f02:	2201      	movs	r2, #1
   82f04:	f04f 0a00 	mov.w	sl, #0
   82f08:	e6cb      	b.n	82ca2 <_malloc_r+0x292>
   82f0a:	f104 0108 	add.w	r1, r4, #8
   82f0e:	4630      	mov	r0, r6
   82f10:	f7ff fa80 	bl	82414 <_free_r>
   82f14:	f8da 3000 	ldr.w	r3, [sl]
   82f18:	e6e6      	b.n	82ce8 <_malloc_r+0x2d8>
   82f1a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   82f1e:	d803      	bhi.n	82f28 <_malloc_r+0x518>
   82f20:	0bca      	lsrs	r2, r1, #15
   82f22:	3277      	adds	r2, #119	; 0x77
   82f24:	0050      	lsls	r0, r2, #1
   82f26:	e72c      	b.n	82d82 <_malloc_r+0x372>
   82f28:	f240 5254 	movw	r2, #1364	; 0x554
   82f2c:	4293      	cmp	r3, r2
   82f2e:	d803      	bhi.n	82f38 <_malloc_r+0x528>
   82f30:	0c8a      	lsrs	r2, r1, #18
   82f32:	327c      	adds	r2, #124	; 0x7c
   82f34:	0050      	lsls	r0, r2, #1
   82f36:	e724      	b.n	82d82 <_malloc_r+0x372>
   82f38:	20fc      	movs	r0, #252	; 0xfc
   82f3a:	227e      	movs	r2, #126	; 0x7e
   82f3c:	e721      	b.n	82d82 <_malloc_r+0x372>
   82f3e:	687b      	ldr	r3, [r7, #4]
   82f40:	e78d      	b.n	82e5e <_malloc_r+0x44e>
   82f42:	bf00      	nop
   82f44:	20070588 	.word	0x20070588

00082f48 <memchr>:
   82f48:	0783      	lsls	r3, r0, #30
   82f4a:	b470      	push	{r4, r5, r6}
   82f4c:	b2c9      	uxtb	r1, r1
   82f4e:	d040      	beq.n	82fd2 <memchr+0x8a>
   82f50:	1e54      	subs	r4, r2, #1
   82f52:	b32a      	cbz	r2, 82fa0 <memchr+0x58>
   82f54:	7803      	ldrb	r3, [r0, #0]
   82f56:	428b      	cmp	r3, r1
   82f58:	d023      	beq.n	82fa2 <memchr+0x5a>
   82f5a:	1c43      	adds	r3, r0, #1
   82f5c:	e004      	b.n	82f68 <memchr+0x20>
   82f5e:	b1fc      	cbz	r4, 82fa0 <memchr+0x58>
   82f60:	7805      	ldrb	r5, [r0, #0]
   82f62:	4614      	mov	r4, r2
   82f64:	428d      	cmp	r5, r1
   82f66:	d01c      	beq.n	82fa2 <memchr+0x5a>
   82f68:	f013 0f03 	tst.w	r3, #3
   82f6c:	4618      	mov	r0, r3
   82f6e:	f104 32ff 	add.w	r2, r4, #4294967295
   82f72:	f103 0301 	add.w	r3, r3, #1
   82f76:	d1f2      	bne.n	82f5e <memchr+0x16>
   82f78:	2c03      	cmp	r4, #3
   82f7a:	d814      	bhi.n	82fa6 <memchr+0x5e>
   82f7c:	1e65      	subs	r5, r4, #1
   82f7e:	b354      	cbz	r4, 82fd6 <memchr+0x8e>
   82f80:	7803      	ldrb	r3, [r0, #0]
   82f82:	428b      	cmp	r3, r1
   82f84:	d00d      	beq.n	82fa2 <memchr+0x5a>
   82f86:	1c42      	adds	r2, r0, #1
   82f88:	2300      	movs	r3, #0
   82f8a:	e002      	b.n	82f92 <memchr+0x4a>
   82f8c:	7804      	ldrb	r4, [r0, #0]
   82f8e:	428c      	cmp	r4, r1
   82f90:	d007      	beq.n	82fa2 <memchr+0x5a>
   82f92:	42ab      	cmp	r3, r5
   82f94:	4610      	mov	r0, r2
   82f96:	f103 0301 	add.w	r3, r3, #1
   82f9a:	f102 0201 	add.w	r2, r2, #1
   82f9e:	d1f5      	bne.n	82f8c <memchr+0x44>
   82fa0:	2000      	movs	r0, #0
   82fa2:	bc70      	pop	{r4, r5, r6}
   82fa4:	4770      	bx	lr
   82fa6:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   82faa:	4603      	mov	r3, r0
   82fac:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   82fb0:	681a      	ldr	r2, [r3, #0]
   82fb2:	4618      	mov	r0, r3
   82fb4:	4072      	eors	r2, r6
   82fb6:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   82fba:	ea25 0202 	bic.w	r2, r5, r2
   82fbe:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   82fc2:	f103 0304 	add.w	r3, r3, #4
   82fc6:	d1d9      	bne.n	82f7c <memchr+0x34>
   82fc8:	3c04      	subs	r4, #4
   82fca:	2c03      	cmp	r4, #3
   82fcc:	4618      	mov	r0, r3
   82fce:	d8ef      	bhi.n	82fb0 <memchr+0x68>
   82fd0:	e7d4      	b.n	82f7c <memchr+0x34>
   82fd2:	4614      	mov	r4, r2
   82fd4:	e7d0      	b.n	82f78 <memchr+0x30>
   82fd6:	4620      	mov	r0, r4
   82fd8:	e7e3      	b.n	82fa2 <memchr+0x5a>
   82fda:	bf00      	nop

00082fdc <memcpy>:
   82fdc:	4684      	mov	ip, r0
   82fde:	ea41 0300 	orr.w	r3, r1, r0
   82fe2:	f013 0303 	ands.w	r3, r3, #3
   82fe6:	d149      	bne.n	8307c <memcpy+0xa0>
   82fe8:	3a40      	subs	r2, #64	; 0x40
   82fea:	d323      	bcc.n	83034 <memcpy+0x58>
   82fec:	680b      	ldr	r3, [r1, #0]
   82fee:	6003      	str	r3, [r0, #0]
   82ff0:	684b      	ldr	r3, [r1, #4]
   82ff2:	6043      	str	r3, [r0, #4]
   82ff4:	688b      	ldr	r3, [r1, #8]
   82ff6:	6083      	str	r3, [r0, #8]
   82ff8:	68cb      	ldr	r3, [r1, #12]
   82ffa:	60c3      	str	r3, [r0, #12]
   82ffc:	690b      	ldr	r3, [r1, #16]
   82ffe:	6103      	str	r3, [r0, #16]
   83000:	694b      	ldr	r3, [r1, #20]
   83002:	6143      	str	r3, [r0, #20]
   83004:	698b      	ldr	r3, [r1, #24]
   83006:	6183      	str	r3, [r0, #24]
   83008:	69cb      	ldr	r3, [r1, #28]
   8300a:	61c3      	str	r3, [r0, #28]
   8300c:	6a0b      	ldr	r3, [r1, #32]
   8300e:	6203      	str	r3, [r0, #32]
   83010:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   83012:	6243      	str	r3, [r0, #36]	; 0x24
   83014:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   83016:	6283      	str	r3, [r0, #40]	; 0x28
   83018:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8301a:	62c3      	str	r3, [r0, #44]	; 0x2c
   8301c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8301e:	6303      	str	r3, [r0, #48]	; 0x30
   83020:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   83022:	6343      	str	r3, [r0, #52]	; 0x34
   83024:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   83026:	6383      	str	r3, [r0, #56]	; 0x38
   83028:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8302a:	63c3      	str	r3, [r0, #60]	; 0x3c
   8302c:	3040      	adds	r0, #64	; 0x40
   8302e:	3140      	adds	r1, #64	; 0x40
   83030:	3a40      	subs	r2, #64	; 0x40
   83032:	d2db      	bcs.n	82fec <memcpy+0x10>
   83034:	3230      	adds	r2, #48	; 0x30
   83036:	d30b      	bcc.n	83050 <memcpy+0x74>
   83038:	680b      	ldr	r3, [r1, #0]
   8303a:	6003      	str	r3, [r0, #0]
   8303c:	684b      	ldr	r3, [r1, #4]
   8303e:	6043      	str	r3, [r0, #4]
   83040:	688b      	ldr	r3, [r1, #8]
   83042:	6083      	str	r3, [r0, #8]
   83044:	68cb      	ldr	r3, [r1, #12]
   83046:	60c3      	str	r3, [r0, #12]
   83048:	3010      	adds	r0, #16
   8304a:	3110      	adds	r1, #16
   8304c:	3a10      	subs	r2, #16
   8304e:	d2f3      	bcs.n	83038 <memcpy+0x5c>
   83050:	320c      	adds	r2, #12
   83052:	d305      	bcc.n	83060 <memcpy+0x84>
   83054:	f851 3b04 	ldr.w	r3, [r1], #4
   83058:	f840 3b04 	str.w	r3, [r0], #4
   8305c:	3a04      	subs	r2, #4
   8305e:	d2f9      	bcs.n	83054 <memcpy+0x78>
   83060:	3204      	adds	r2, #4
   83062:	d008      	beq.n	83076 <memcpy+0x9a>
   83064:	07d2      	lsls	r2, r2, #31
   83066:	bf1c      	itt	ne
   83068:	f811 3b01 	ldrbne.w	r3, [r1], #1
   8306c:	f800 3b01 	strbne.w	r3, [r0], #1
   83070:	d301      	bcc.n	83076 <memcpy+0x9a>
   83072:	880b      	ldrh	r3, [r1, #0]
   83074:	8003      	strh	r3, [r0, #0]
   83076:	4660      	mov	r0, ip
   83078:	4770      	bx	lr
   8307a:	bf00      	nop
   8307c:	2a08      	cmp	r2, #8
   8307e:	d313      	bcc.n	830a8 <memcpy+0xcc>
   83080:	078b      	lsls	r3, r1, #30
   83082:	d0b1      	beq.n	82fe8 <memcpy+0xc>
   83084:	f010 0303 	ands.w	r3, r0, #3
   83088:	d0ae      	beq.n	82fe8 <memcpy+0xc>
   8308a:	f1c3 0304 	rsb	r3, r3, #4
   8308e:	1ad2      	subs	r2, r2, r3
   83090:	07db      	lsls	r3, r3, #31
   83092:	bf1c      	itt	ne
   83094:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83098:	f800 3b01 	strbne.w	r3, [r0], #1
   8309c:	d3a4      	bcc.n	82fe8 <memcpy+0xc>
   8309e:	f831 3b02 	ldrh.w	r3, [r1], #2
   830a2:	f820 3b02 	strh.w	r3, [r0], #2
   830a6:	e79f      	b.n	82fe8 <memcpy+0xc>
   830a8:	3a04      	subs	r2, #4
   830aa:	d3d9      	bcc.n	83060 <memcpy+0x84>
   830ac:	3a01      	subs	r2, #1
   830ae:	f811 3b01 	ldrb.w	r3, [r1], #1
   830b2:	f800 3b01 	strb.w	r3, [r0], #1
   830b6:	d2f9      	bcs.n	830ac <memcpy+0xd0>
   830b8:	780b      	ldrb	r3, [r1, #0]
   830ba:	7003      	strb	r3, [r0, #0]
   830bc:	784b      	ldrb	r3, [r1, #1]
   830be:	7043      	strb	r3, [r0, #1]
   830c0:	788b      	ldrb	r3, [r1, #2]
   830c2:	7083      	strb	r3, [r0, #2]
   830c4:	4660      	mov	r0, ip
   830c6:	4770      	bx	lr

000830c8 <memmove>:
   830c8:	4288      	cmp	r0, r1
   830ca:	b4f0      	push	{r4, r5, r6, r7}
   830cc:	d910      	bls.n	830f0 <memmove+0x28>
   830ce:	188c      	adds	r4, r1, r2
   830d0:	42a0      	cmp	r0, r4
   830d2:	d20d      	bcs.n	830f0 <memmove+0x28>
   830d4:	1885      	adds	r5, r0, r2
   830d6:	1e53      	subs	r3, r2, #1
   830d8:	b142      	cbz	r2, 830ec <memmove+0x24>
   830da:	4621      	mov	r1, r4
   830dc:	462a      	mov	r2, r5
   830de:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   830e2:	3b01      	subs	r3, #1
   830e4:	f802 4d01 	strb.w	r4, [r2, #-1]!
   830e8:	1c5c      	adds	r4, r3, #1
   830ea:	d1f8      	bne.n	830de <memmove+0x16>
   830ec:	bcf0      	pop	{r4, r5, r6, r7}
   830ee:	4770      	bx	lr
   830f0:	2a0f      	cmp	r2, #15
   830f2:	d944      	bls.n	8317e <memmove+0xb6>
   830f4:	ea40 0301 	orr.w	r3, r0, r1
   830f8:	079b      	lsls	r3, r3, #30
   830fa:	d144      	bne.n	83186 <memmove+0xbe>
   830fc:	f1a2 0710 	sub.w	r7, r2, #16
   83100:	093f      	lsrs	r7, r7, #4
   83102:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   83106:	3610      	adds	r6, #16
   83108:	460c      	mov	r4, r1
   8310a:	4603      	mov	r3, r0
   8310c:	6825      	ldr	r5, [r4, #0]
   8310e:	3310      	adds	r3, #16
   83110:	f843 5c10 	str.w	r5, [r3, #-16]
   83114:	6865      	ldr	r5, [r4, #4]
   83116:	3410      	adds	r4, #16
   83118:	f843 5c0c 	str.w	r5, [r3, #-12]
   8311c:	f854 5c08 	ldr.w	r5, [r4, #-8]
   83120:	f843 5c08 	str.w	r5, [r3, #-8]
   83124:	f854 5c04 	ldr.w	r5, [r4, #-4]
   83128:	f843 5c04 	str.w	r5, [r3, #-4]
   8312c:	42b3      	cmp	r3, r6
   8312e:	d1ed      	bne.n	8310c <memmove+0x44>
   83130:	1c7b      	adds	r3, r7, #1
   83132:	f002 0c0f 	and.w	ip, r2, #15
   83136:	011b      	lsls	r3, r3, #4
   83138:	f1bc 0f03 	cmp.w	ip, #3
   8313c:	4419      	add	r1, r3
   8313e:	4403      	add	r3, r0
   83140:	d923      	bls.n	8318a <memmove+0xc2>
   83142:	460e      	mov	r6, r1
   83144:	461d      	mov	r5, r3
   83146:	4664      	mov	r4, ip
   83148:	f856 7b04 	ldr.w	r7, [r6], #4
   8314c:	3c04      	subs	r4, #4
   8314e:	2c03      	cmp	r4, #3
   83150:	f845 7b04 	str.w	r7, [r5], #4
   83154:	d8f8      	bhi.n	83148 <memmove+0x80>
   83156:	f1ac 0404 	sub.w	r4, ip, #4
   8315a:	f024 0403 	bic.w	r4, r4, #3
   8315e:	3404      	adds	r4, #4
   83160:	f002 0203 	and.w	r2, r2, #3
   83164:	4423      	add	r3, r4
   83166:	4421      	add	r1, r4
   83168:	2a00      	cmp	r2, #0
   8316a:	d0bf      	beq.n	830ec <memmove+0x24>
   8316c:	441a      	add	r2, r3
   8316e:	f811 4b01 	ldrb.w	r4, [r1], #1
   83172:	f803 4b01 	strb.w	r4, [r3], #1
   83176:	4293      	cmp	r3, r2
   83178:	d1f9      	bne.n	8316e <memmove+0xa6>
   8317a:	bcf0      	pop	{r4, r5, r6, r7}
   8317c:	4770      	bx	lr
   8317e:	4603      	mov	r3, r0
   83180:	2a00      	cmp	r2, #0
   83182:	d1f3      	bne.n	8316c <memmove+0xa4>
   83184:	e7b2      	b.n	830ec <memmove+0x24>
   83186:	4603      	mov	r3, r0
   83188:	e7f0      	b.n	8316c <memmove+0xa4>
   8318a:	4662      	mov	r2, ip
   8318c:	2a00      	cmp	r2, #0
   8318e:	d1ed      	bne.n	8316c <memmove+0xa4>
   83190:	e7ac      	b.n	830ec <memmove+0x24>
   83192:	bf00      	nop

00083194 <__malloc_lock>:
   83194:	4770      	bx	lr
   83196:	bf00      	nop

00083198 <__malloc_unlock>:
   83198:	4770      	bx	lr
   8319a:	bf00      	nop

0008319c <_realloc_r>:
   8319c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   831a0:	460c      	mov	r4, r1
   831a2:	b083      	sub	sp, #12
   831a4:	4690      	mov	r8, r2
   831a6:	4681      	mov	r9, r0
   831a8:	2900      	cmp	r1, #0
   831aa:	f000 80ba 	beq.w	83322 <_realloc_r+0x186>
   831ae:	f7ff fff1 	bl	83194 <__malloc_lock>
   831b2:	f108 060b 	add.w	r6, r8, #11
   831b6:	f854 3c04 	ldr.w	r3, [r4, #-4]
   831ba:	2e16      	cmp	r6, #22
   831bc:	f023 0503 	bic.w	r5, r3, #3
   831c0:	f1a4 0708 	sub.w	r7, r4, #8
   831c4:	d84b      	bhi.n	8325e <_realloc_r+0xc2>
   831c6:	2110      	movs	r1, #16
   831c8:	460e      	mov	r6, r1
   831ca:	45b0      	cmp	r8, r6
   831cc:	d84c      	bhi.n	83268 <_realloc_r+0xcc>
   831ce:	428d      	cmp	r5, r1
   831d0:	da51      	bge.n	83276 <_realloc_r+0xda>
   831d2:	f8df b384 	ldr.w	fp, [pc, #900]	; 83558 <_realloc_r+0x3bc>
   831d6:	1978      	adds	r0, r7, r5
   831d8:	f8db e008 	ldr.w	lr, [fp, #8]
   831dc:	4586      	cmp	lr, r0
   831de:	f000 80a6 	beq.w	8332e <_realloc_r+0x192>
   831e2:	6842      	ldr	r2, [r0, #4]
   831e4:	f022 0c01 	bic.w	ip, r2, #1
   831e8:	4484      	add	ip, r0
   831ea:	f8dc c004 	ldr.w	ip, [ip, #4]
   831ee:	f01c 0f01 	tst.w	ip, #1
   831f2:	d054      	beq.n	8329e <_realloc_r+0x102>
   831f4:	2200      	movs	r2, #0
   831f6:	4610      	mov	r0, r2
   831f8:	07db      	lsls	r3, r3, #31
   831fa:	d46f      	bmi.n	832dc <_realloc_r+0x140>
   831fc:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83200:	ebc3 0a07 	rsb	sl, r3, r7
   83204:	f8da 3004 	ldr.w	r3, [sl, #4]
   83208:	f023 0303 	bic.w	r3, r3, #3
   8320c:	442b      	add	r3, r5
   8320e:	2800      	cmp	r0, #0
   83210:	d062      	beq.n	832d8 <_realloc_r+0x13c>
   83212:	4570      	cmp	r0, lr
   83214:	f000 80e9 	beq.w	833ea <_realloc_r+0x24e>
   83218:	eb02 0e03 	add.w	lr, r2, r3
   8321c:	458e      	cmp	lr, r1
   8321e:	db5b      	blt.n	832d8 <_realloc_r+0x13c>
   83220:	68c3      	ldr	r3, [r0, #12]
   83222:	6882      	ldr	r2, [r0, #8]
   83224:	46d0      	mov	r8, sl
   83226:	60d3      	str	r3, [r2, #12]
   83228:	609a      	str	r2, [r3, #8]
   8322a:	f858 1f08 	ldr.w	r1, [r8, #8]!
   8322e:	f8da 300c 	ldr.w	r3, [sl, #12]
   83232:	1f2a      	subs	r2, r5, #4
   83234:	2a24      	cmp	r2, #36	; 0x24
   83236:	60cb      	str	r3, [r1, #12]
   83238:	6099      	str	r1, [r3, #8]
   8323a:	f200 8123 	bhi.w	83484 <_realloc_r+0x2e8>
   8323e:	2a13      	cmp	r2, #19
   83240:	f240 80b0 	bls.w	833a4 <_realloc_r+0x208>
   83244:	6823      	ldr	r3, [r4, #0]
   83246:	2a1b      	cmp	r2, #27
   83248:	f8ca 3008 	str.w	r3, [sl, #8]
   8324c:	6863      	ldr	r3, [r4, #4]
   8324e:	f8ca 300c 	str.w	r3, [sl, #12]
   83252:	f200 812b 	bhi.w	834ac <_realloc_r+0x310>
   83256:	3408      	adds	r4, #8
   83258:	f10a 0310 	add.w	r3, sl, #16
   8325c:	e0a3      	b.n	833a6 <_realloc_r+0x20a>
   8325e:	f026 0607 	bic.w	r6, r6, #7
   83262:	2e00      	cmp	r6, #0
   83264:	4631      	mov	r1, r6
   83266:	dab0      	bge.n	831ca <_realloc_r+0x2e>
   83268:	230c      	movs	r3, #12
   8326a:	2000      	movs	r0, #0
   8326c:	f8c9 3000 	str.w	r3, [r9]
   83270:	b003      	add	sp, #12
   83272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83276:	46a0      	mov	r8, r4
   83278:	1baa      	subs	r2, r5, r6
   8327a:	2a0f      	cmp	r2, #15
   8327c:	f003 0301 	and.w	r3, r3, #1
   83280:	d81a      	bhi.n	832b8 <_realloc_r+0x11c>
   83282:	432b      	orrs	r3, r5
   83284:	607b      	str	r3, [r7, #4]
   83286:	443d      	add	r5, r7
   83288:	686b      	ldr	r3, [r5, #4]
   8328a:	f043 0301 	orr.w	r3, r3, #1
   8328e:	606b      	str	r3, [r5, #4]
   83290:	4648      	mov	r0, r9
   83292:	f7ff ff81 	bl	83198 <__malloc_unlock>
   83296:	4640      	mov	r0, r8
   83298:	b003      	add	sp, #12
   8329a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8329e:	f022 0203 	bic.w	r2, r2, #3
   832a2:	eb02 0c05 	add.w	ip, r2, r5
   832a6:	458c      	cmp	ip, r1
   832a8:	dba6      	blt.n	831f8 <_realloc_r+0x5c>
   832aa:	68c2      	ldr	r2, [r0, #12]
   832ac:	6881      	ldr	r1, [r0, #8]
   832ae:	46a0      	mov	r8, r4
   832b0:	60ca      	str	r2, [r1, #12]
   832b2:	4665      	mov	r5, ip
   832b4:	6091      	str	r1, [r2, #8]
   832b6:	e7df      	b.n	83278 <_realloc_r+0xdc>
   832b8:	19b9      	adds	r1, r7, r6
   832ba:	4333      	orrs	r3, r6
   832bc:	f042 0001 	orr.w	r0, r2, #1
   832c0:	607b      	str	r3, [r7, #4]
   832c2:	440a      	add	r2, r1
   832c4:	6048      	str	r0, [r1, #4]
   832c6:	6853      	ldr	r3, [r2, #4]
   832c8:	3108      	adds	r1, #8
   832ca:	f043 0301 	orr.w	r3, r3, #1
   832ce:	6053      	str	r3, [r2, #4]
   832d0:	4648      	mov	r0, r9
   832d2:	f7ff f89f 	bl	82414 <_free_r>
   832d6:	e7db      	b.n	83290 <_realloc_r+0xf4>
   832d8:	428b      	cmp	r3, r1
   832da:	da33      	bge.n	83344 <_realloc_r+0x1a8>
   832dc:	4641      	mov	r1, r8
   832de:	4648      	mov	r0, r9
   832e0:	f7ff fb96 	bl	82a10 <_malloc_r>
   832e4:	4680      	mov	r8, r0
   832e6:	2800      	cmp	r0, #0
   832e8:	d0d2      	beq.n	83290 <_realloc_r+0xf4>
   832ea:	f854 3c04 	ldr.w	r3, [r4, #-4]
   832ee:	f1a0 0108 	sub.w	r1, r0, #8
   832f2:	f023 0201 	bic.w	r2, r3, #1
   832f6:	443a      	add	r2, r7
   832f8:	4291      	cmp	r1, r2
   832fa:	f000 80bc 	beq.w	83476 <_realloc_r+0x2da>
   832fe:	1f2a      	subs	r2, r5, #4
   83300:	2a24      	cmp	r2, #36	; 0x24
   83302:	d86e      	bhi.n	833e2 <_realloc_r+0x246>
   83304:	2a13      	cmp	r2, #19
   83306:	d842      	bhi.n	8338e <_realloc_r+0x1f2>
   83308:	4603      	mov	r3, r0
   8330a:	4622      	mov	r2, r4
   8330c:	6811      	ldr	r1, [r2, #0]
   8330e:	6019      	str	r1, [r3, #0]
   83310:	6851      	ldr	r1, [r2, #4]
   83312:	6059      	str	r1, [r3, #4]
   83314:	6892      	ldr	r2, [r2, #8]
   83316:	609a      	str	r2, [r3, #8]
   83318:	4621      	mov	r1, r4
   8331a:	4648      	mov	r0, r9
   8331c:	f7ff f87a 	bl	82414 <_free_r>
   83320:	e7b6      	b.n	83290 <_realloc_r+0xf4>
   83322:	4611      	mov	r1, r2
   83324:	b003      	add	sp, #12
   83326:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8332a:	f7ff bb71 	b.w	82a10 <_malloc_r>
   8332e:	f8de 2004 	ldr.w	r2, [lr, #4]
   83332:	f106 0c10 	add.w	ip, r6, #16
   83336:	f022 0203 	bic.w	r2, r2, #3
   8333a:	1950      	adds	r0, r2, r5
   8333c:	4560      	cmp	r0, ip
   8333e:	da3d      	bge.n	833bc <_realloc_r+0x220>
   83340:	4670      	mov	r0, lr
   83342:	e759      	b.n	831f8 <_realloc_r+0x5c>
   83344:	46d0      	mov	r8, sl
   83346:	f858 0f08 	ldr.w	r0, [r8, #8]!
   8334a:	f8da 100c 	ldr.w	r1, [sl, #12]
   8334e:	1f2a      	subs	r2, r5, #4
   83350:	2a24      	cmp	r2, #36	; 0x24
   83352:	60c1      	str	r1, [r0, #12]
   83354:	6088      	str	r0, [r1, #8]
   83356:	f200 80a0 	bhi.w	8349a <_realloc_r+0x2fe>
   8335a:	2a13      	cmp	r2, #19
   8335c:	f240 809b 	bls.w	83496 <_realloc_r+0x2fa>
   83360:	6821      	ldr	r1, [r4, #0]
   83362:	2a1b      	cmp	r2, #27
   83364:	f8ca 1008 	str.w	r1, [sl, #8]
   83368:	6861      	ldr	r1, [r4, #4]
   8336a:	f8ca 100c 	str.w	r1, [sl, #12]
   8336e:	f200 80b2 	bhi.w	834d6 <_realloc_r+0x33a>
   83372:	3408      	adds	r4, #8
   83374:	f10a 0210 	add.w	r2, sl, #16
   83378:	6821      	ldr	r1, [r4, #0]
   8337a:	461d      	mov	r5, r3
   8337c:	6011      	str	r1, [r2, #0]
   8337e:	6861      	ldr	r1, [r4, #4]
   83380:	4657      	mov	r7, sl
   83382:	6051      	str	r1, [r2, #4]
   83384:	68a3      	ldr	r3, [r4, #8]
   83386:	6093      	str	r3, [r2, #8]
   83388:	f8da 3004 	ldr.w	r3, [sl, #4]
   8338c:	e774      	b.n	83278 <_realloc_r+0xdc>
   8338e:	6823      	ldr	r3, [r4, #0]
   83390:	2a1b      	cmp	r2, #27
   83392:	6003      	str	r3, [r0, #0]
   83394:	6863      	ldr	r3, [r4, #4]
   83396:	6043      	str	r3, [r0, #4]
   83398:	d862      	bhi.n	83460 <_realloc_r+0x2c4>
   8339a:	f100 0308 	add.w	r3, r0, #8
   8339e:	f104 0208 	add.w	r2, r4, #8
   833a2:	e7b3      	b.n	8330c <_realloc_r+0x170>
   833a4:	4643      	mov	r3, r8
   833a6:	6822      	ldr	r2, [r4, #0]
   833a8:	4675      	mov	r5, lr
   833aa:	601a      	str	r2, [r3, #0]
   833ac:	6862      	ldr	r2, [r4, #4]
   833ae:	4657      	mov	r7, sl
   833b0:	605a      	str	r2, [r3, #4]
   833b2:	68a2      	ldr	r2, [r4, #8]
   833b4:	609a      	str	r2, [r3, #8]
   833b6:	f8da 3004 	ldr.w	r3, [sl, #4]
   833ba:	e75d      	b.n	83278 <_realloc_r+0xdc>
   833bc:	1b83      	subs	r3, r0, r6
   833be:	4437      	add	r7, r6
   833c0:	f043 0301 	orr.w	r3, r3, #1
   833c4:	f8cb 7008 	str.w	r7, [fp, #8]
   833c8:	607b      	str	r3, [r7, #4]
   833ca:	f854 3c04 	ldr.w	r3, [r4, #-4]
   833ce:	4648      	mov	r0, r9
   833d0:	f003 0301 	and.w	r3, r3, #1
   833d4:	431e      	orrs	r6, r3
   833d6:	f844 6c04 	str.w	r6, [r4, #-4]
   833da:	f7ff fedd 	bl	83198 <__malloc_unlock>
   833de:	4620      	mov	r0, r4
   833e0:	e75a      	b.n	83298 <_realloc_r+0xfc>
   833e2:	4621      	mov	r1, r4
   833e4:	f7ff fe70 	bl	830c8 <memmove>
   833e8:	e796      	b.n	83318 <_realloc_r+0x17c>
   833ea:	eb02 0c03 	add.w	ip, r2, r3
   833ee:	f106 0210 	add.w	r2, r6, #16
   833f2:	4594      	cmp	ip, r2
   833f4:	f6ff af70 	blt.w	832d8 <_realloc_r+0x13c>
   833f8:	4657      	mov	r7, sl
   833fa:	f857 1f08 	ldr.w	r1, [r7, #8]!
   833fe:	f8da 300c 	ldr.w	r3, [sl, #12]
   83402:	1f2a      	subs	r2, r5, #4
   83404:	2a24      	cmp	r2, #36	; 0x24
   83406:	60cb      	str	r3, [r1, #12]
   83408:	6099      	str	r1, [r3, #8]
   8340a:	f200 8086 	bhi.w	8351a <_realloc_r+0x37e>
   8340e:	2a13      	cmp	r2, #19
   83410:	d977      	bls.n	83502 <_realloc_r+0x366>
   83412:	6823      	ldr	r3, [r4, #0]
   83414:	2a1b      	cmp	r2, #27
   83416:	f8ca 3008 	str.w	r3, [sl, #8]
   8341a:	6863      	ldr	r3, [r4, #4]
   8341c:	f8ca 300c 	str.w	r3, [sl, #12]
   83420:	f200 8084 	bhi.w	8352c <_realloc_r+0x390>
   83424:	3408      	adds	r4, #8
   83426:	f10a 0310 	add.w	r3, sl, #16
   8342a:	6822      	ldr	r2, [r4, #0]
   8342c:	601a      	str	r2, [r3, #0]
   8342e:	6862      	ldr	r2, [r4, #4]
   83430:	605a      	str	r2, [r3, #4]
   83432:	68a2      	ldr	r2, [r4, #8]
   83434:	609a      	str	r2, [r3, #8]
   83436:	ebc6 020c 	rsb	r2, r6, ip
   8343a:	eb0a 0306 	add.w	r3, sl, r6
   8343e:	f042 0201 	orr.w	r2, r2, #1
   83442:	f8cb 3008 	str.w	r3, [fp, #8]
   83446:	605a      	str	r2, [r3, #4]
   83448:	f8da 3004 	ldr.w	r3, [sl, #4]
   8344c:	4648      	mov	r0, r9
   8344e:	f003 0301 	and.w	r3, r3, #1
   83452:	431e      	orrs	r6, r3
   83454:	f8ca 6004 	str.w	r6, [sl, #4]
   83458:	f7ff fe9e 	bl	83198 <__malloc_unlock>
   8345c:	4638      	mov	r0, r7
   8345e:	e71b      	b.n	83298 <_realloc_r+0xfc>
   83460:	68a3      	ldr	r3, [r4, #8]
   83462:	2a24      	cmp	r2, #36	; 0x24
   83464:	6083      	str	r3, [r0, #8]
   83466:	68e3      	ldr	r3, [r4, #12]
   83468:	60c3      	str	r3, [r0, #12]
   8346a:	d02b      	beq.n	834c4 <_realloc_r+0x328>
   8346c:	f100 0310 	add.w	r3, r0, #16
   83470:	f104 0210 	add.w	r2, r4, #16
   83474:	e74a      	b.n	8330c <_realloc_r+0x170>
   83476:	f850 2c04 	ldr.w	r2, [r0, #-4]
   8347a:	46a0      	mov	r8, r4
   8347c:	f022 0203 	bic.w	r2, r2, #3
   83480:	4415      	add	r5, r2
   83482:	e6f9      	b.n	83278 <_realloc_r+0xdc>
   83484:	4621      	mov	r1, r4
   83486:	4640      	mov	r0, r8
   83488:	4675      	mov	r5, lr
   8348a:	4657      	mov	r7, sl
   8348c:	f7ff fe1c 	bl	830c8 <memmove>
   83490:	f8da 3004 	ldr.w	r3, [sl, #4]
   83494:	e6f0      	b.n	83278 <_realloc_r+0xdc>
   83496:	4642      	mov	r2, r8
   83498:	e76e      	b.n	83378 <_realloc_r+0x1dc>
   8349a:	4621      	mov	r1, r4
   8349c:	4640      	mov	r0, r8
   8349e:	461d      	mov	r5, r3
   834a0:	4657      	mov	r7, sl
   834a2:	f7ff fe11 	bl	830c8 <memmove>
   834a6:	f8da 3004 	ldr.w	r3, [sl, #4]
   834aa:	e6e5      	b.n	83278 <_realloc_r+0xdc>
   834ac:	68a3      	ldr	r3, [r4, #8]
   834ae:	2a24      	cmp	r2, #36	; 0x24
   834b0:	f8ca 3010 	str.w	r3, [sl, #16]
   834b4:	68e3      	ldr	r3, [r4, #12]
   834b6:	f8ca 3014 	str.w	r3, [sl, #20]
   834ba:	d018      	beq.n	834ee <_realloc_r+0x352>
   834bc:	3410      	adds	r4, #16
   834be:	f10a 0318 	add.w	r3, sl, #24
   834c2:	e770      	b.n	833a6 <_realloc_r+0x20a>
   834c4:	6922      	ldr	r2, [r4, #16]
   834c6:	f100 0318 	add.w	r3, r0, #24
   834ca:	6102      	str	r2, [r0, #16]
   834cc:	6961      	ldr	r1, [r4, #20]
   834ce:	f104 0218 	add.w	r2, r4, #24
   834d2:	6141      	str	r1, [r0, #20]
   834d4:	e71a      	b.n	8330c <_realloc_r+0x170>
   834d6:	68a1      	ldr	r1, [r4, #8]
   834d8:	2a24      	cmp	r2, #36	; 0x24
   834da:	f8ca 1010 	str.w	r1, [sl, #16]
   834de:	68e1      	ldr	r1, [r4, #12]
   834e0:	f8ca 1014 	str.w	r1, [sl, #20]
   834e4:	d00f      	beq.n	83506 <_realloc_r+0x36a>
   834e6:	3410      	adds	r4, #16
   834e8:	f10a 0218 	add.w	r2, sl, #24
   834ec:	e744      	b.n	83378 <_realloc_r+0x1dc>
   834ee:	6922      	ldr	r2, [r4, #16]
   834f0:	f10a 0320 	add.w	r3, sl, #32
   834f4:	f8ca 2018 	str.w	r2, [sl, #24]
   834f8:	6962      	ldr	r2, [r4, #20]
   834fa:	3418      	adds	r4, #24
   834fc:	f8ca 201c 	str.w	r2, [sl, #28]
   83500:	e751      	b.n	833a6 <_realloc_r+0x20a>
   83502:	463b      	mov	r3, r7
   83504:	e791      	b.n	8342a <_realloc_r+0x28e>
   83506:	6921      	ldr	r1, [r4, #16]
   83508:	f10a 0220 	add.w	r2, sl, #32
   8350c:	f8ca 1018 	str.w	r1, [sl, #24]
   83510:	6961      	ldr	r1, [r4, #20]
   83512:	3418      	adds	r4, #24
   83514:	f8ca 101c 	str.w	r1, [sl, #28]
   83518:	e72e      	b.n	83378 <_realloc_r+0x1dc>
   8351a:	4621      	mov	r1, r4
   8351c:	4638      	mov	r0, r7
   8351e:	f8cd c004 	str.w	ip, [sp, #4]
   83522:	f7ff fdd1 	bl	830c8 <memmove>
   83526:	f8dd c004 	ldr.w	ip, [sp, #4]
   8352a:	e784      	b.n	83436 <_realloc_r+0x29a>
   8352c:	68a3      	ldr	r3, [r4, #8]
   8352e:	2a24      	cmp	r2, #36	; 0x24
   83530:	f8ca 3010 	str.w	r3, [sl, #16]
   83534:	68e3      	ldr	r3, [r4, #12]
   83536:	f8ca 3014 	str.w	r3, [sl, #20]
   8353a:	d003      	beq.n	83544 <_realloc_r+0x3a8>
   8353c:	3410      	adds	r4, #16
   8353e:	f10a 0318 	add.w	r3, sl, #24
   83542:	e772      	b.n	8342a <_realloc_r+0x28e>
   83544:	6922      	ldr	r2, [r4, #16]
   83546:	f10a 0320 	add.w	r3, sl, #32
   8354a:	f8ca 2018 	str.w	r2, [sl, #24]
   8354e:	6962      	ldr	r2, [r4, #20]
   83550:	3418      	adds	r4, #24
   83552:	f8ca 201c 	str.w	r2, [sl, #28]
   83556:	e768      	b.n	8342a <_realloc_r+0x28e>
   83558:	20070588 	.word	0x20070588

0008355c <_sbrk_r>:
   8355c:	b538      	push	{r3, r4, r5, lr}
   8355e:	4c07      	ldr	r4, [pc, #28]	; (8357c <_sbrk_r+0x20>)
   83560:	2300      	movs	r3, #0
   83562:	4605      	mov	r5, r0
   83564:	4608      	mov	r0, r1
   83566:	6023      	str	r3, [r4, #0]
   83568:	f7fd fa78 	bl	80a5c <_sbrk>
   8356c:	1c43      	adds	r3, r0, #1
   8356e:	d000      	beq.n	83572 <_sbrk_r+0x16>
   83570:	bd38      	pop	{r3, r4, r5, pc}
   83572:	6823      	ldr	r3, [r4, #0]
   83574:	2b00      	cmp	r3, #0
   83576:	d0fb      	beq.n	83570 <_sbrk_r+0x14>
   83578:	602b      	str	r3, [r5, #0]
   8357a:	bd38      	pop	{r3, r4, r5, pc}
   8357c:	20070d14 	.word	0x20070d14

00083580 <__sread>:
   83580:	b510      	push	{r4, lr}
   83582:	460c      	mov	r4, r1
   83584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83588:	f000 f9c2 	bl	83910 <_read_r>
   8358c:	2800      	cmp	r0, #0
   8358e:	db03      	blt.n	83598 <__sread+0x18>
   83590:	6d23      	ldr	r3, [r4, #80]	; 0x50
   83592:	4403      	add	r3, r0
   83594:	6523      	str	r3, [r4, #80]	; 0x50
   83596:	bd10      	pop	{r4, pc}
   83598:	89a3      	ldrh	r3, [r4, #12]
   8359a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8359e:	81a3      	strh	r3, [r4, #12]
   835a0:	bd10      	pop	{r4, pc}
   835a2:	bf00      	nop

000835a4 <__swrite>:
   835a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   835a8:	460c      	mov	r4, r1
   835aa:	8989      	ldrh	r1, [r1, #12]
   835ac:	461d      	mov	r5, r3
   835ae:	05cb      	lsls	r3, r1, #23
   835b0:	4616      	mov	r6, r2
   835b2:	4607      	mov	r7, r0
   835b4:	d506      	bpl.n	835c4 <__swrite+0x20>
   835b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   835ba:	2200      	movs	r2, #0
   835bc:	2302      	movs	r3, #2
   835be:	f000 f993 	bl	838e8 <_lseek_r>
   835c2:	89a1      	ldrh	r1, [r4, #12]
   835c4:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   835c8:	81a1      	strh	r1, [r4, #12]
   835ca:	4638      	mov	r0, r7
   835cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   835d0:	4632      	mov	r2, r6
   835d2:	462b      	mov	r3, r5
   835d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   835d8:	f000 b89e 	b.w	83718 <_write_r>

000835dc <__sseek>:
   835dc:	b510      	push	{r4, lr}
   835de:	460c      	mov	r4, r1
   835e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   835e4:	f000 f980 	bl	838e8 <_lseek_r>
   835e8:	89a3      	ldrh	r3, [r4, #12]
   835ea:	1c42      	adds	r2, r0, #1
   835ec:	bf0e      	itee	eq
   835ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   835f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   835f6:	6520      	strne	r0, [r4, #80]	; 0x50
   835f8:	81a3      	strh	r3, [r4, #12]
   835fa:	bd10      	pop	{r4, pc}

000835fc <__sclose>:
   835fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83600:	f000 b8f2 	b.w	837e8 <_close_r>

00083604 <__swbuf_r>:
   83604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83606:	460d      	mov	r5, r1
   83608:	4614      	mov	r4, r2
   8360a:	4607      	mov	r7, r0
   8360c:	b110      	cbz	r0, 83614 <__swbuf_r+0x10>
   8360e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83610:	2b00      	cmp	r3, #0
   83612:	d048      	beq.n	836a6 <__swbuf_r+0xa2>
   83614:	89a2      	ldrh	r2, [r4, #12]
   83616:	69a0      	ldr	r0, [r4, #24]
   83618:	b293      	uxth	r3, r2
   8361a:	60a0      	str	r0, [r4, #8]
   8361c:	0718      	lsls	r0, r3, #28
   8361e:	d538      	bpl.n	83692 <__swbuf_r+0x8e>
   83620:	6926      	ldr	r6, [r4, #16]
   83622:	2e00      	cmp	r6, #0
   83624:	d035      	beq.n	83692 <__swbuf_r+0x8e>
   83626:	0499      	lsls	r1, r3, #18
   83628:	b2ed      	uxtb	r5, r5
   8362a:	d515      	bpl.n	83658 <__swbuf_r+0x54>
   8362c:	6823      	ldr	r3, [r4, #0]
   8362e:	6962      	ldr	r2, [r4, #20]
   83630:	1b9e      	subs	r6, r3, r6
   83632:	4296      	cmp	r6, r2
   83634:	da1c      	bge.n	83670 <__swbuf_r+0x6c>
   83636:	3601      	adds	r6, #1
   83638:	68a2      	ldr	r2, [r4, #8]
   8363a:	1c59      	adds	r1, r3, #1
   8363c:	3a01      	subs	r2, #1
   8363e:	60a2      	str	r2, [r4, #8]
   83640:	6021      	str	r1, [r4, #0]
   83642:	701d      	strb	r5, [r3, #0]
   83644:	6963      	ldr	r3, [r4, #20]
   83646:	42b3      	cmp	r3, r6
   83648:	d01a      	beq.n	83680 <__swbuf_r+0x7c>
   8364a:	89a3      	ldrh	r3, [r4, #12]
   8364c:	07db      	lsls	r3, r3, #31
   8364e:	d501      	bpl.n	83654 <__swbuf_r+0x50>
   83650:	2d0a      	cmp	r5, #10
   83652:	d015      	beq.n	83680 <__swbuf_r+0x7c>
   83654:	4628      	mov	r0, r5
   83656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83658:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8365a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8365e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   83662:	6663      	str	r3, [r4, #100]	; 0x64
   83664:	6823      	ldr	r3, [r4, #0]
   83666:	81a2      	strh	r2, [r4, #12]
   83668:	6962      	ldr	r2, [r4, #20]
   8366a:	1b9e      	subs	r6, r3, r6
   8366c:	4296      	cmp	r6, r2
   8366e:	dbe2      	blt.n	83636 <__swbuf_r+0x32>
   83670:	4638      	mov	r0, r7
   83672:	4621      	mov	r1, r4
   83674:	f7fe fd6e 	bl	82154 <_fflush_r>
   83678:	b940      	cbnz	r0, 8368c <__swbuf_r+0x88>
   8367a:	6823      	ldr	r3, [r4, #0]
   8367c:	2601      	movs	r6, #1
   8367e:	e7db      	b.n	83638 <__swbuf_r+0x34>
   83680:	4638      	mov	r0, r7
   83682:	4621      	mov	r1, r4
   83684:	f7fe fd66 	bl	82154 <_fflush_r>
   83688:	2800      	cmp	r0, #0
   8368a:	d0e3      	beq.n	83654 <__swbuf_r+0x50>
   8368c:	f04f 30ff 	mov.w	r0, #4294967295
   83690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83692:	4638      	mov	r0, r7
   83694:	4621      	mov	r1, r4
   83696:	f7fe fc47 	bl	81f28 <__swsetup_r>
   8369a:	2800      	cmp	r0, #0
   8369c:	d1f6      	bne.n	8368c <__swbuf_r+0x88>
   8369e:	89a2      	ldrh	r2, [r4, #12]
   836a0:	6926      	ldr	r6, [r4, #16]
   836a2:	b293      	uxth	r3, r2
   836a4:	e7bf      	b.n	83626 <__swbuf_r+0x22>
   836a6:	f7fe fd71 	bl	8218c <__sinit>
   836aa:	e7b3      	b.n	83614 <__swbuf_r+0x10>

000836ac <_wcrtomb_r>:
   836ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   836b0:	461e      	mov	r6, r3
   836b2:	b086      	sub	sp, #24
   836b4:	460c      	mov	r4, r1
   836b6:	4605      	mov	r5, r0
   836b8:	4617      	mov	r7, r2
   836ba:	4b0f      	ldr	r3, [pc, #60]	; (836f8 <_wcrtomb_r+0x4c>)
   836bc:	b191      	cbz	r1, 836e4 <_wcrtomb_r+0x38>
   836be:	f8d3 8000 	ldr.w	r8, [r3]
   836c2:	f7ff f923 	bl	8290c <__locale_charset>
   836c6:	9600      	str	r6, [sp, #0]
   836c8:	4603      	mov	r3, r0
   836ca:	4621      	mov	r1, r4
   836cc:	463a      	mov	r2, r7
   836ce:	4628      	mov	r0, r5
   836d0:	47c0      	blx	r8
   836d2:	1c43      	adds	r3, r0, #1
   836d4:	d103      	bne.n	836de <_wcrtomb_r+0x32>
   836d6:	2200      	movs	r2, #0
   836d8:	238a      	movs	r3, #138	; 0x8a
   836da:	6032      	str	r2, [r6, #0]
   836dc:	602b      	str	r3, [r5, #0]
   836de:	b006      	add	sp, #24
   836e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   836e4:	681f      	ldr	r7, [r3, #0]
   836e6:	f7ff f911 	bl	8290c <__locale_charset>
   836ea:	9600      	str	r6, [sp, #0]
   836ec:	4603      	mov	r3, r0
   836ee:	4622      	mov	r2, r4
   836f0:	4628      	mov	r0, r5
   836f2:	a903      	add	r1, sp, #12
   836f4:	47b8      	blx	r7
   836f6:	e7ec      	b.n	836d2 <_wcrtomb_r+0x26>
   836f8:	20070998 	.word	0x20070998

000836fc <__ascii_wctomb>:
   836fc:	b121      	cbz	r1, 83708 <__ascii_wctomb+0xc>
   836fe:	2aff      	cmp	r2, #255	; 0xff
   83700:	d804      	bhi.n	8370c <__ascii_wctomb+0x10>
   83702:	700a      	strb	r2, [r1, #0]
   83704:	2001      	movs	r0, #1
   83706:	4770      	bx	lr
   83708:	4608      	mov	r0, r1
   8370a:	4770      	bx	lr
   8370c:	238a      	movs	r3, #138	; 0x8a
   8370e:	6003      	str	r3, [r0, #0]
   83710:	f04f 30ff 	mov.w	r0, #4294967295
   83714:	4770      	bx	lr
   83716:	bf00      	nop

00083718 <_write_r>:
   83718:	b570      	push	{r4, r5, r6, lr}
   8371a:	4c08      	ldr	r4, [pc, #32]	; (8373c <_write_r+0x24>)
   8371c:	4606      	mov	r6, r0
   8371e:	2500      	movs	r5, #0
   83720:	4608      	mov	r0, r1
   83722:	4611      	mov	r1, r2
   83724:	461a      	mov	r2, r3
   83726:	6025      	str	r5, [r4, #0]
   83728:	f7fc fdc2 	bl	802b0 <_write>
   8372c:	1c43      	adds	r3, r0, #1
   8372e:	d000      	beq.n	83732 <_write_r+0x1a>
   83730:	bd70      	pop	{r4, r5, r6, pc}
   83732:	6823      	ldr	r3, [r4, #0]
   83734:	2b00      	cmp	r3, #0
   83736:	d0fb      	beq.n	83730 <_write_r+0x18>
   83738:	6033      	str	r3, [r6, #0]
   8373a:	bd70      	pop	{r4, r5, r6, pc}
   8373c:	20070d14 	.word	0x20070d14

00083740 <__register_exitproc>:
   83740:	b5f0      	push	{r4, r5, r6, r7, lr}
   83742:	4c27      	ldr	r4, [pc, #156]	; (837e0 <__register_exitproc+0xa0>)
   83744:	b085      	sub	sp, #20
   83746:	6826      	ldr	r6, [r4, #0]
   83748:	4607      	mov	r7, r0
   8374a:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   8374e:	2c00      	cmp	r4, #0
   83750:	d040      	beq.n	837d4 <__register_exitproc+0x94>
   83752:	6865      	ldr	r5, [r4, #4]
   83754:	2d1f      	cmp	r5, #31
   83756:	dd1e      	ble.n	83796 <__register_exitproc+0x56>
   83758:	4822      	ldr	r0, [pc, #136]	; (837e4 <__register_exitproc+0xa4>)
   8375a:	b918      	cbnz	r0, 83764 <__register_exitproc+0x24>
   8375c:	f04f 30ff 	mov.w	r0, #4294967295
   83760:	b005      	add	sp, #20
   83762:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83764:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83768:	9103      	str	r1, [sp, #12]
   8376a:	9202      	str	r2, [sp, #8]
   8376c:	9301      	str	r3, [sp, #4]
   8376e:	f7ff f947 	bl	82a00 <malloc>
   83772:	9903      	ldr	r1, [sp, #12]
   83774:	4604      	mov	r4, r0
   83776:	9a02      	ldr	r2, [sp, #8]
   83778:	9b01      	ldr	r3, [sp, #4]
   8377a:	2800      	cmp	r0, #0
   8377c:	d0ee      	beq.n	8375c <__register_exitproc+0x1c>
   8377e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   83782:	2000      	movs	r0, #0
   83784:	6025      	str	r5, [r4, #0]
   83786:	6060      	str	r0, [r4, #4]
   83788:	4605      	mov	r5, r0
   8378a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8378e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   83792:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   83796:	b93f      	cbnz	r7, 837a8 <__register_exitproc+0x68>
   83798:	1c6b      	adds	r3, r5, #1
   8379a:	2000      	movs	r0, #0
   8379c:	3502      	adds	r5, #2
   8379e:	6063      	str	r3, [r4, #4]
   837a0:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   837a4:	b005      	add	sp, #20
   837a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   837a8:	2601      	movs	r6, #1
   837aa:	40ae      	lsls	r6, r5
   837ac:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   837b0:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   837b4:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   837b8:	2f02      	cmp	r7, #2
   837ba:	ea42 0206 	orr.w	r2, r2, r6
   837be:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   837c2:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   837c6:	d1e7      	bne.n	83798 <__register_exitproc+0x58>
   837c8:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   837cc:	431e      	orrs	r6, r3
   837ce:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   837d2:	e7e1      	b.n	83798 <__register_exitproc+0x58>
   837d4:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   837d8:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   837dc:	e7b9      	b.n	83752 <__register_exitproc+0x12>
   837de:	bf00      	nop
   837e0:	00084014 	.word	0x00084014
   837e4:	00082a01 	.word	0x00082a01

000837e8 <_close_r>:
   837e8:	b538      	push	{r3, r4, r5, lr}
   837ea:	4c07      	ldr	r4, [pc, #28]	; (83808 <_close_r+0x20>)
   837ec:	2300      	movs	r3, #0
   837ee:	4605      	mov	r5, r0
   837f0:	4608      	mov	r0, r1
   837f2:	6023      	str	r3, [r4, #0]
   837f4:	f7fd f94c 	bl	80a90 <_close>
   837f8:	1c43      	adds	r3, r0, #1
   837fa:	d000      	beq.n	837fe <_close_r+0x16>
   837fc:	bd38      	pop	{r3, r4, r5, pc}
   837fe:	6823      	ldr	r3, [r4, #0]
   83800:	2b00      	cmp	r3, #0
   83802:	d0fb      	beq.n	837fc <_close_r+0x14>
   83804:	602b      	str	r3, [r5, #0]
   83806:	bd38      	pop	{r3, r4, r5, pc}
   83808:	20070d14 	.word	0x20070d14

0008380c <_fclose_r>:
   8380c:	b570      	push	{r4, r5, r6, lr}
   8380e:	460c      	mov	r4, r1
   83810:	4605      	mov	r5, r0
   83812:	b131      	cbz	r1, 83822 <_fclose_r+0x16>
   83814:	b110      	cbz	r0, 8381c <_fclose_r+0x10>
   83816:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83818:	2b00      	cmp	r3, #0
   8381a:	d02f      	beq.n	8387c <_fclose_r+0x70>
   8381c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83820:	b90b      	cbnz	r3, 83826 <_fclose_r+0x1a>
   83822:	2000      	movs	r0, #0
   83824:	bd70      	pop	{r4, r5, r6, pc}
   83826:	4628      	mov	r0, r5
   83828:	4621      	mov	r1, r4
   8382a:	f7fe fc93 	bl	82154 <_fflush_r>
   8382e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   83830:	4606      	mov	r6, r0
   83832:	b133      	cbz	r3, 83842 <_fclose_r+0x36>
   83834:	4628      	mov	r0, r5
   83836:	69e1      	ldr	r1, [r4, #28]
   83838:	4798      	blx	r3
   8383a:	2800      	cmp	r0, #0
   8383c:	bfb8      	it	lt
   8383e:	f04f 36ff 	movlt.w	r6, #4294967295
   83842:	89a3      	ldrh	r3, [r4, #12]
   83844:	061b      	lsls	r3, r3, #24
   83846:	d41c      	bmi.n	83882 <_fclose_r+0x76>
   83848:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8384a:	b141      	cbz	r1, 8385e <_fclose_r+0x52>
   8384c:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83850:	4299      	cmp	r1, r3
   83852:	d002      	beq.n	8385a <_fclose_r+0x4e>
   83854:	4628      	mov	r0, r5
   83856:	f7fe fddd 	bl	82414 <_free_r>
   8385a:	2300      	movs	r3, #0
   8385c:	6323      	str	r3, [r4, #48]	; 0x30
   8385e:	6c61      	ldr	r1, [r4, #68]	; 0x44
   83860:	b121      	cbz	r1, 8386c <_fclose_r+0x60>
   83862:	4628      	mov	r0, r5
   83864:	f7fe fdd6 	bl	82414 <_free_r>
   83868:	2300      	movs	r3, #0
   8386a:	6463      	str	r3, [r4, #68]	; 0x44
   8386c:	f7fe fd08 	bl	82280 <__sfp_lock_acquire>
   83870:	2300      	movs	r3, #0
   83872:	81a3      	strh	r3, [r4, #12]
   83874:	f7fe fd06 	bl	82284 <__sfp_lock_release>
   83878:	4630      	mov	r0, r6
   8387a:	bd70      	pop	{r4, r5, r6, pc}
   8387c:	f7fe fc86 	bl	8218c <__sinit>
   83880:	e7cc      	b.n	8381c <_fclose_r+0x10>
   83882:	4628      	mov	r0, r5
   83884:	6921      	ldr	r1, [r4, #16]
   83886:	f7fe fdc5 	bl	82414 <_free_r>
   8388a:	e7dd      	b.n	83848 <_fclose_r+0x3c>

0008388c <fclose>:
   8388c:	4b02      	ldr	r3, [pc, #8]	; (83898 <fclose+0xc>)
   8388e:	4601      	mov	r1, r0
   83890:	6818      	ldr	r0, [r3, #0]
   83892:	f7ff bfbb 	b.w	8380c <_fclose_r>
   83896:	bf00      	nop
   83898:	20070560 	.word	0x20070560

0008389c <_fstat_r>:
   8389c:	b538      	push	{r3, r4, r5, lr}
   8389e:	4c08      	ldr	r4, [pc, #32]	; (838c0 <_fstat_r+0x24>)
   838a0:	2300      	movs	r3, #0
   838a2:	4605      	mov	r5, r0
   838a4:	4608      	mov	r0, r1
   838a6:	4611      	mov	r1, r2
   838a8:	6023      	str	r3, [r4, #0]
   838aa:	f7fd f8f5 	bl	80a98 <_fstat>
   838ae:	1c43      	adds	r3, r0, #1
   838b0:	d000      	beq.n	838b4 <_fstat_r+0x18>
   838b2:	bd38      	pop	{r3, r4, r5, pc}
   838b4:	6823      	ldr	r3, [r4, #0]
   838b6:	2b00      	cmp	r3, #0
   838b8:	d0fb      	beq.n	838b2 <_fstat_r+0x16>
   838ba:	602b      	str	r3, [r5, #0]
   838bc:	bd38      	pop	{r3, r4, r5, pc}
   838be:	bf00      	nop
   838c0:	20070d14 	.word	0x20070d14

000838c4 <_isatty_r>:
   838c4:	b538      	push	{r3, r4, r5, lr}
   838c6:	4c07      	ldr	r4, [pc, #28]	; (838e4 <_isatty_r+0x20>)
   838c8:	2300      	movs	r3, #0
   838ca:	4605      	mov	r5, r0
   838cc:	4608      	mov	r0, r1
   838ce:	6023      	str	r3, [r4, #0]
   838d0:	f7fd f8e8 	bl	80aa4 <_isatty>
   838d4:	1c43      	adds	r3, r0, #1
   838d6:	d000      	beq.n	838da <_isatty_r+0x16>
   838d8:	bd38      	pop	{r3, r4, r5, pc}
   838da:	6823      	ldr	r3, [r4, #0]
   838dc:	2b00      	cmp	r3, #0
   838de:	d0fb      	beq.n	838d8 <_isatty_r+0x14>
   838e0:	602b      	str	r3, [r5, #0]
   838e2:	bd38      	pop	{r3, r4, r5, pc}
   838e4:	20070d14 	.word	0x20070d14

000838e8 <_lseek_r>:
   838e8:	b570      	push	{r4, r5, r6, lr}
   838ea:	4c08      	ldr	r4, [pc, #32]	; (8390c <_lseek_r+0x24>)
   838ec:	4606      	mov	r6, r0
   838ee:	2500      	movs	r5, #0
   838f0:	4608      	mov	r0, r1
   838f2:	4611      	mov	r1, r2
   838f4:	461a      	mov	r2, r3
   838f6:	6025      	str	r5, [r4, #0]
   838f8:	f7fd f8d6 	bl	80aa8 <_lseek>
   838fc:	1c43      	adds	r3, r0, #1
   838fe:	d000      	beq.n	83902 <_lseek_r+0x1a>
   83900:	bd70      	pop	{r4, r5, r6, pc}
   83902:	6823      	ldr	r3, [r4, #0]
   83904:	2b00      	cmp	r3, #0
   83906:	d0fb      	beq.n	83900 <_lseek_r+0x18>
   83908:	6033      	str	r3, [r6, #0]
   8390a:	bd70      	pop	{r4, r5, r6, pc}
   8390c:	20070d14 	.word	0x20070d14

00083910 <_read_r>:
   83910:	b570      	push	{r4, r5, r6, lr}
   83912:	4c08      	ldr	r4, [pc, #32]	; (83934 <_read_r+0x24>)
   83914:	4606      	mov	r6, r0
   83916:	2500      	movs	r5, #0
   83918:	4608      	mov	r0, r1
   8391a:	4611      	mov	r1, r2
   8391c:	461a      	mov	r2, r3
   8391e:	6025      	str	r5, [r4, #0]
   83920:	f7fc fca6 	bl	80270 <_read>
   83924:	1c43      	adds	r3, r0, #1
   83926:	d000      	beq.n	8392a <_read_r+0x1a>
   83928:	bd70      	pop	{r4, r5, r6, pc}
   8392a:	6823      	ldr	r3, [r4, #0]
   8392c:	2b00      	cmp	r3, #0
   8392e:	d0fb      	beq.n	83928 <_read_r+0x18>
   83930:	6033      	str	r3, [r6, #0]
   83932:	bd70      	pop	{r4, r5, r6, pc}
   83934:	20070d14 	.word	0x20070d14

00083938 <__aeabi_uldivmod>:
   83938:	b94b      	cbnz	r3, 8394e <__aeabi_uldivmod+0x16>
   8393a:	b942      	cbnz	r2, 8394e <__aeabi_uldivmod+0x16>
   8393c:	2900      	cmp	r1, #0
   8393e:	bf08      	it	eq
   83940:	2800      	cmpeq	r0, #0
   83942:	d002      	beq.n	8394a <__aeabi_uldivmod+0x12>
   83944:	f04f 31ff 	mov.w	r1, #4294967295
   83948:	4608      	mov	r0, r1
   8394a:	f000 b83b 	b.w	839c4 <__aeabi_idiv0>
   8394e:	b082      	sub	sp, #8
   83950:	46ec      	mov	ip, sp
   83952:	e92d 5000 	stmdb	sp!, {ip, lr}
   83956:	f000 f81d 	bl	83994 <__gnu_uldivmod_helper>
   8395a:	f8dd e004 	ldr.w	lr, [sp, #4]
   8395e:	b002      	add	sp, #8
   83960:	bc0c      	pop	{r2, r3}
   83962:	4770      	bx	lr

00083964 <__gnu_ldivmod_helper>:
   83964:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   83968:	9e08      	ldr	r6, [sp, #32]
   8396a:	4614      	mov	r4, r2
   8396c:	461d      	mov	r5, r3
   8396e:	4680      	mov	r8, r0
   83970:	4689      	mov	r9, r1
   83972:	f000 f829 	bl	839c8 <__divdi3>
   83976:	fb04 f301 	mul.w	r3, r4, r1
   8397a:	fba4 ab00 	umull	sl, fp, r4, r0
   8397e:	fb00 3205 	mla	r2, r0, r5, r3
   83982:	4493      	add	fp, r2
   83984:	ebb8 080a 	subs.w	r8, r8, sl
   83988:	eb69 090b 	sbc.w	r9, r9, fp
   8398c:	e9c6 8900 	strd	r8, r9, [r6]
   83990:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00083994 <__gnu_uldivmod_helper>:
   83994:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   83998:	9e08      	ldr	r6, [sp, #32]
   8399a:	4614      	mov	r4, r2
   8399c:	461d      	mov	r5, r3
   8399e:	4680      	mov	r8, r0
   839a0:	4689      	mov	r9, r1
   839a2:	f000 f961 	bl	83c68 <__udivdi3>
   839a6:	fb00 f505 	mul.w	r5, r0, r5
   839aa:	fba0 ab04 	umull	sl, fp, r0, r4
   839ae:	fb04 5401 	mla	r4, r4, r1, r5
   839b2:	44a3      	add	fp, r4
   839b4:	ebb8 080a 	subs.w	r8, r8, sl
   839b8:	eb69 090b 	sbc.w	r9, r9, fp
   839bc:	e9c6 8900 	strd	r8, r9, [r6]
   839c0:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000839c4 <__aeabi_idiv0>:
   839c4:	4770      	bx	lr
   839c6:	bf00      	nop

000839c8 <__divdi3>:
   839c8:	2900      	cmp	r1, #0
   839ca:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   839ce:	f2c0 80a1 	blt.w	83b14 <__divdi3+0x14c>
   839d2:	2400      	movs	r4, #0
   839d4:	2b00      	cmp	r3, #0
   839d6:	f2c0 8098 	blt.w	83b0a <__divdi3+0x142>
   839da:	4615      	mov	r5, r2
   839dc:	4606      	mov	r6, r0
   839de:	460f      	mov	r7, r1
   839e0:	2b00      	cmp	r3, #0
   839e2:	d13f      	bne.n	83a64 <__divdi3+0x9c>
   839e4:	428a      	cmp	r2, r1
   839e6:	d958      	bls.n	83a9a <__divdi3+0xd2>
   839e8:	fab2 f382 	clz	r3, r2
   839ec:	b14b      	cbz	r3, 83a02 <__divdi3+0x3a>
   839ee:	f1c3 0220 	rsb	r2, r3, #32
   839f2:	fa01 f703 	lsl.w	r7, r1, r3
   839f6:	fa20 f202 	lsr.w	r2, r0, r2
   839fa:	409d      	lsls	r5, r3
   839fc:	fa00 f603 	lsl.w	r6, r0, r3
   83a00:	4317      	orrs	r7, r2
   83a02:	0c29      	lsrs	r1, r5, #16
   83a04:	fbb7 f2f1 	udiv	r2, r7, r1
   83a08:	fb01 7712 	mls	r7, r1, r2, r7
   83a0c:	b2a8      	uxth	r0, r5
   83a0e:	fb00 f302 	mul.w	r3, r0, r2
   83a12:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   83a16:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   83a1a:	42bb      	cmp	r3, r7
   83a1c:	d909      	bls.n	83a32 <__divdi3+0x6a>
   83a1e:	197f      	adds	r7, r7, r5
   83a20:	f102 3cff 	add.w	ip, r2, #4294967295
   83a24:	f080 8105 	bcs.w	83c32 <__divdi3+0x26a>
   83a28:	42bb      	cmp	r3, r7
   83a2a:	f240 8102 	bls.w	83c32 <__divdi3+0x26a>
   83a2e:	3a02      	subs	r2, #2
   83a30:	442f      	add	r7, r5
   83a32:	1aff      	subs	r7, r7, r3
   83a34:	fbb7 f3f1 	udiv	r3, r7, r1
   83a38:	fb01 7113 	mls	r1, r1, r3, r7
   83a3c:	fb00 f003 	mul.w	r0, r0, r3
   83a40:	b2b6      	uxth	r6, r6
   83a42:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   83a46:	4288      	cmp	r0, r1
   83a48:	d908      	bls.n	83a5c <__divdi3+0x94>
   83a4a:	1949      	adds	r1, r1, r5
   83a4c:	f103 37ff 	add.w	r7, r3, #4294967295
   83a50:	f080 80f1 	bcs.w	83c36 <__divdi3+0x26e>
   83a54:	4288      	cmp	r0, r1
   83a56:	f240 80ee 	bls.w	83c36 <__divdi3+0x26e>
   83a5a:	3b02      	subs	r3, #2
   83a5c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   83a60:	2300      	movs	r3, #0
   83a62:	e003      	b.n	83a6c <__divdi3+0xa4>
   83a64:	428b      	cmp	r3, r1
   83a66:	d90a      	bls.n	83a7e <__divdi3+0xb6>
   83a68:	2300      	movs	r3, #0
   83a6a:	461a      	mov	r2, r3
   83a6c:	4610      	mov	r0, r2
   83a6e:	4619      	mov	r1, r3
   83a70:	b114      	cbz	r4, 83a78 <__divdi3+0xb0>
   83a72:	4240      	negs	r0, r0
   83a74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83a78:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83a7c:	4770      	bx	lr
   83a7e:	fab3 f883 	clz	r8, r3
   83a82:	f1b8 0f00 	cmp.w	r8, #0
   83a86:	f040 8088 	bne.w	83b9a <__divdi3+0x1d2>
   83a8a:	428b      	cmp	r3, r1
   83a8c:	d302      	bcc.n	83a94 <__divdi3+0xcc>
   83a8e:	4282      	cmp	r2, r0
   83a90:	f200 80e2 	bhi.w	83c58 <__divdi3+0x290>
   83a94:	2300      	movs	r3, #0
   83a96:	2201      	movs	r2, #1
   83a98:	e7e8      	b.n	83a6c <__divdi3+0xa4>
   83a9a:	b912      	cbnz	r2, 83aa2 <__divdi3+0xda>
   83a9c:	2301      	movs	r3, #1
   83a9e:	fbb3 f5f2 	udiv	r5, r3, r2
   83aa2:	fab5 f285 	clz	r2, r5
   83aa6:	2a00      	cmp	r2, #0
   83aa8:	d13a      	bne.n	83b20 <__divdi3+0x158>
   83aaa:	1b7f      	subs	r7, r7, r5
   83aac:	0c28      	lsrs	r0, r5, #16
   83aae:	fa1f fc85 	uxth.w	ip, r5
   83ab2:	2301      	movs	r3, #1
   83ab4:	fbb7 f1f0 	udiv	r1, r7, r0
   83ab8:	fb00 7711 	mls	r7, r0, r1, r7
   83abc:	fb0c f201 	mul.w	r2, ip, r1
   83ac0:	ea4f 4816 	mov.w	r8, r6, lsr #16
   83ac4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   83ac8:	42ba      	cmp	r2, r7
   83aca:	d907      	bls.n	83adc <__divdi3+0x114>
   83acc:	197f      	adds	r7, r7, r5
   83ace:	f101 38ff 	add.w	r8, r1, #4294967295
   83ad2:	d202      	bcs.n	83ada <__divdi3+0x112>
   83ad4:	42ba      	cmp	r2, r7
   83ad6:	f200 80c4 	bhi.w	83c62 <__divdi3+0x29a>
   83ada:	4641      	mov	r1, r8
   83adc:	1abf      	subs	r7, r7, r2
   83ade:	fbb7 f2f0 	udiv	r2, r7, r0
   83ae2:	fb00 7012 	mls	r0, r0, r2, r7
   83ae6:	fb0c fc02 	mul.w	ip, ip, r2
   83aea:	b2b6      	uxth	r6, r6
   83aec:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   83af0:	4584      	cmp	ip, r0
   83af2:	d907      	bls.n	83b04 <__divdi3+0x13c>
   83af4:	1940      	adds	r0, r0, r5
   83af6:	f102 37ff 	add.w	r7, r2, #4294967295
   83afa:	d202      	bcs.n	83b02 <__divdi3+0x13a>
   83afc:	4584      	cmp	ip, r0
   83afe:	f200 80ae 	bhi.w	83c5e <__divdi3+0x296>
   83b02:	463a      	mov	r2, r7
   83b04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   83b08:	e7b0      	b.n	83a6c <__divdi3+0xa4>
   83b0a:	43e4      	mvns	r4, r4
   83b0c:	4252      	negs	r2, r2
   83b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   83b12:	e762      	b.n	839da <__divdi3+0x12>
   83b14:	4240      	negs	r0, r0
   83b16:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83b1a:	f04f 34ff 	mov.w	r4, #4294967295
   83b1e:	e759      	b.n	839d4 <__divdi3+0xc>
   83b20:	4095      	lsls	r5, r2
   83b22:	f1c2 0920 	rsb	r9, r2, #32
   83b26:	fa27 f109 	lsr.w	r1, r7, r9
   83b2a:	fa26 f909 	lsr.w	r9, r6, r9
   83b2e:	4097      	lsls	r7, r2
   83b30:	0c28      	lsrs	r0, r5, #16
   83b32:	fbb1 f8f0 	udiv	r8, r1, r0
   83b36:	fb00 1118 	mls	r1, r0, r8, r1
   83b3a:	fa1f fc85 	uxth.w	ip, r5
   83b3e:	fb0c f308 	mul.w	r3, ip, r8
   83b42:	ea49 0907 	orr.w	r9, r9, r7
   83b46:	ea4f 4719 	mov.w	r7, r9, lsr #16
   83b4a:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   83b4e:	428b      	cmp	r3, r1
   83b50:	fa06 f602 	lsl.w	r6, r6, r2
   83b54:	d908      	bls.n	83b68 <__divdi3+0x1a0>
   83b56:	1949      	adds	r1, r1, r5
   83b58:	f108 32ff 	add.w	r2, r8, #4294967295
   83b5c:	d27a      	bcs.n	83c54 <__divdi3+0x28c>
   83b5e:	428b      	cmp	r3, r1
   83b60:	d978      	bls.n	83c54 <__divdi3+0x28c>
   83b62:	f1a8 0802 	sub.w	r8, r8, #2
   83b66:	4429      	add	r1, r5
   83b68:	1ac9      	subs	r1, r1, r3
   83b6a:	fbb1 f3f0 	udiv	r3, r1, r0
   83b6e:	fb00 1713 	mls	r7, r0, r3, r1
   83b72:	fb0c f203 	mul.w	r2, ip, r3
   83b76:	fa1f f989 	uxth.w	r9, r9
   83b7a:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   83b7e:	42ba      	cmp	r2, r7
   83b80:	d907      	bls.n	83b92 <__divdi3+0x1ca>
   83b82:	197f      	adds	r7, r7, r5
   83b84:	f103 31ff 	add.w	r1, r3, #4294967295
   83b88:	d260      	bcs.n	83c4c <__divdi3+0x284>
   83b8a:	42ba      	cmp	r2, r7
   83b8c:	d95e      	bls.n	83c4c <__divdi3+0x284>
   83b8e:	3b02      	subs	r3, #2
   83b90:	442f      	add	r7, r5
   83b92:	1abf      	subs	r7, r7, r2
   83b94:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83b98:	e78c      	b.n	83ab4 <__divdi3+0xec>
   83b9a:	f1c8 0220 	rsb	r2, r8, #32
   83b9e:	fa25 f102 	lsr.w	r1, r5, r2
   83ba2:	fa03 fc08 	lsl.w	ip, r3, r8
   83ba6:	fa27 f302 	lsr.w	r3, r7, r2
   83baa:	fa20 f202 	lsr.w	r2, r0, r2
   83bae:	fa07 f708 	lsl.w	r7, r7, r8
   83bb2:	ea41 0c0c 	orr.w	ip, r1, ip
   83bb6:	ea4f 491c 	mov.w	r9, ip, lsr #16
   83bba:	fbb3 f1f9 	udiv	r1, r3, r9
   83bbe:	fb09 3311 	mls	r3, r9, r1, r3
   83bc2:	fa1f fa8c 	uxth.w	sl, ip
   83bc6:	fb0a fb01 	mul.w	fp, sl, r1
   83bca:	4317      	orrs	r7, r2
   83bcc:	0c3a      	lsrs	r2, r7, #16
   83bce:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   83bd2:	459b      	cmp	fp, r3
   83bd4:	fa05 f008 	lsl.w	r0, r5, r8
   83bd8:	d908      	bls.n	83bec <__divdi3+0x224>
   83bda:	eb13 030c 	adds.w	r3, r3, ip
   83bde:	f101 32ff 	add.w	r2, r1, #4294967295
   83be2:	d235      	bcs.n	83c50 <__divdi3+0x288>
   83be4:	459b      	cmp	fp, r3
   83be6:	d933      	bls.n	83c50 <__divdi3+0x288>
   83be8:	3902      	subs	r1, #2
   83bea:	4463      	add	r3, ip
   83bec:	ebcb 0303 	rsb	r3, fp, r3
   83bf0:	fbb3 f2f9 	udiv	r2, r3, r9
   83bf4:	fb09 3312 	mls	r3, r9, r2, r3
   83bf8:	fb0a fa02 	mul.w	sl, sl, r2
   83bfc:	b2bf      	uxth	r7, r7
   83bfe:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   83c02:	45ba      	cmp	sl, r7
   83c04:	d908      	bls.n	83c18 <__divdi3+0x250>
   83c06:	eb17 070c 	adds.w	r7, r7, ip
   83c0a:	f102 33ff 	add.w	r3, r2, #4294967295
   83c0e:	d21b      	bcs.n	83c48 <__divdi3+0x280>
   83c10:	45ba      	cmp	sl, r7
   83c12:	d919      	bls.n	83c48 <__divdi3+0x280>
   83c14:	3a02      	subs	r2, #2
   83c16:	4467      	add	r7, ip
   83c18:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   83c1c:	fba5 0100 	umull	r0, r1, r5, r0
   83c20:	ebca 0707 	rsb	r7, sl, r7
   83c24:	428f      	cmp	r7, r1
   83c26:	f04f 0300 	mov.w	r3, #0
   83c2a:	d30a      	bcc.n	83c42 <__divdi3+0x27a>
   83c2c:	d005      	beq.n	83c3a <__divdi3+0x272>
   83c2e:	462a      	mov	r2, r5
   83c30:	e71c      	b.n	83a6c <__divdi3+0xa4>
   83c32:	4662      	mov	r2, ip
   83c34:	e6fd      	b.n	83a32 <__divdi3+0x6a>
   83c36:	463b      	mov	r3, r7
   83c38:	e710      	b.n	83a5c <__divdi3+0x94>
   83c3a:	fa06 f608 	lsl.w	r6, r6, r8
   83c3e:	4286      	cmp	r6, r0
   83c40:	d2f5      	bcs.n	83c2e <__divdi3+0x266>
   83c42:	1e6a      	subs	r2, r5, #1
   83c44:	2300      	movs	r3, #0
   83c46:	e711      	b.n	83a6c <__divdi3+0xa4>
   83c48:	461a      	mov	r2, r3
   83c4a:	e7e5      	b.n	83c18 <__divdi3+0x250>
   83c4c:	460b      	mov	r3, r1
   83c4e:	e7a0      	b.n	83b92 <__divdi3+0x1ca>
   83c50:	4611      	mov	r1, r2
   83c52:	e7cb      	b.n	83bec <__divdi3+0x224>
   83c54:	4690      	mov	r8, r2
   83c56:	e787      	b.n	83b68 <__divdi3+0x1a0>
   83c58:	4643      	mov	r3, r8
   83c5a:	4642      	mov	r2, r8
   83c5c:	e706      	b.n	83a6c <__divdi3+0xa4>
   83c5e:	3a02      	subs	r2, #2
   83c60:	e750      	b.n	83b04 <__divdi3+0x13c>
   83c62:	3902      	subs	r1, #2
   83c64:	442f      	add	r7, r5
   83c66:	e739      	b.n	83adc <__divdi3+0x114>

00083c68 <__udivdi3>:
   83c68:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83c6c:	4614      	mov	r4, r2
   83c6e:	4605      	mov	r5, r0
   83c70:	460e      	mov	r6, r1
   83c72:	2b00      	cmp	r3, #0
   83c74:	d143      	bne.n	83cfe <__udivdi3+0x96>
   83c76:	428a      	cmp	r2, r1
   83c78:	d953      	bls.n	83d22 <__udivdi3+0xba>
   83c7a:	fab2 f782 	clz	r7, r2
   83c7e:	b157      	cbz	r7, 83c96 <__udivdi3+0x2e>
   83c80:	f1c7 0620 	rsb	r6, r7, #32
   83c84:	fa20 f606 	lsr.w	r6, r0, r6
   83c88:	fa01 f307 	lsl.w	r3, r1, r7
   83c8c:	fa02 f407 	lsl.w	r4, r2, r7
   83c90:	fa00 f507 	lsl.w	r5, r0, r7
   83c94:	431e      	orrs	r6, r3
   83c96:	0c21      	lsrs	r1, r4, #16
   83c98:	fbb6 f2f1 	udiv	r2, r6, r1
   83c9c:	fb01 6612 	mls	r6, r1, r2, r6
   83ca0:	b2a0      	uxth	r0, r4
   83ca2:	fb00 f302 	mul.w	r3, r0, r2
   83ca6:	0c2f      	lsrs	r7, r5, #16
   83ca8:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   83cac:	42b3      	cmp	r3, r6
   83cae:	d909      	bls.n	83cc4 <__udivdi3+0x5c>
   83cb0:	1936      	adds	r6, r6, r4
   83cb2:	f102 37ff 	add.w	r7, r2, #4294967295
   83cb6:	f080 80fd 	bcs.w	83eb4 <__udivdi3+0x24c>
   83cba:	42b3      	cmp	r3, r6
   83cbc:	f240 80fa 	bls.w	83eb4 <__udivdi3+0x24c>
   83cc0:	3a02      	subs	r2, #2
   83cc2:	4426      	add	r6, r4
   83cc4:	1af6      	subs	r6, r6, r3
   83cc6:	fbb6 f3f1 	udiv	r3, r6, r1
   83cca:	fb01 6113 	mls	r1, r1, r3, r6
   83cce:	fb00 f003 	mul.w	r0, r0, r3
   83cd2:	b2ad      	uxth	r5, r5
   83cd4:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   83cd8:	4288      	cmp	r0, r1
   83cda:	d908      	bls.n	83cee <__udivdi3+0x86>
   83cdc:	1909      	adds	r1, r1, r4
   83cde:	f103 36ff 	add.w	r6, r3, #4294967295
   83ce2:	f080 80e9 	bcs.w	83eb8 <__udivdi3+0x250>
   83ce6:	4288      	cmp	r0, r1
   83ce8:	f240 80e6 	bls.w	83eb8 <__udivdi3+0x250>
   83cec:	3b02      	subs	r3, #2
   83cee:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   83cf2:	2300      	movs	r3, #0
   83cf4:	4610      	mov	r0, r2
   83cf6:	4619      	mov	r1, r3
   83cf8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83cfc:	4770      	bx	lr
   83cfe:	428b      	cmp	r3, r1
   83d00:	d84c      	bhi.n	83d9c <__udivdi3+0x134>
   83d02:	fab3 f683 	clz	r6, r3
   83d06:	2e00      	cmp	r6, #0
   83d08:	d14f      	bne.n	83daa <__udivdi3+0x142>
   83d0a:	428b      	cmp	r3, r1
   83d0c:	d302      	bcc.n	83d14 <__udivdi3+0xac>
   83d0e:	4282      	cmp	r2, r0
   83d10:	f200 80dd 	bhi.w	83ece <__udivdi3+0x266>
   83d14:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83d18:	2300      	movs	r3, #0
   83d1a:	2201      	movs	r2, #1
   83d1c:	4610      	mov	r0, r2
   83d1e:	4619      	mov	r1, r3
   83d20:	4770      	bx	lr
   83d22:	b912      	cbnz	r2, 83d2a <__udivdi3+0xc2>
   83d24:	2401      	movs	r4, #1
   83d26:	fbb4 f4f2 	udiv	r4, r4, r2
   83d2a:	fab4 f284 	clz	r2, r4
   83d2e:	2a00      	cmp	r2, #0
   83d30:	f040 8082 	bne.w	83e38 <__udivdi3+0x1d0>
   83d34:	1b09      	subs	r1, r1, r4
   83d36:	0c26      	lsrs	r6, r4, #16
   83d38:	b2a7      	uxth	r7, r4
   83d3a:	2301      	movs	r3, #1
   83d3c:	fbb1 f0f6 	udiv	r0, r1, r6
   83d40:	fb06 1110 	mls	r1, r6, r0, r1
   83d44:	fb07 f200 	mul.w	r2, r7, r0
   83d48:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   83d4c:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   83d50:	428a      	cmp	r2, r1
   83d52:	d907      	bls.n	83d64 <__udivdi3+0xfc>
   83d54:	1909      	adds	r1, r1, r4
   83d56:	f100 3cff 	add.w	ip, r0, #4294967295
   83d5a:	d202      	bcs.n	83d62 <__udivdi3+0xfa>
   83d5c:	428a      	cmp	r2, r1
   83d5e:	f200 80c8 	bhi.w	83ef2 <__udivdi3+0x28a>
   83d62:	4660      	mov	r0, ip
   83d64:	1a89      	subs	r1, r1, r2
   83d66:	fbb1 f2f6 	udiv	r2, r1, r6
   83d6a:	fb06 1112 	mls	r1, r6, r2, r1
   83d6e:	fb07 f702 	mul.w	r7, r7, r2
   83d72:	b2ad      	uxth	r5, r5
   83d74:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   83d78:	42af      	cmp	r7, r5
   83d7a:	d908      	bls.n	83d8e <__udivdi3+0x126>
   83d7c:	192c      	adds	r4, r5, r4
   83d7e:	f102 31ff 	add.w	r1, r2, #4294967295
   83d82:	f080 809b 	bcs.w	83ebc <__udivdi3+0x254>
   83d86:	42a7      	cmp	r7, r4
   83d88:	f240 8098 	bls.w	83ebc <__udivdi3+0x254>
   83d8c:	3a02      	subs	r2, #2
   83d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   83d92:	4610      	mov	r0, r2
   83d94:	4619      	mov	r1, r3
   83d96:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83d9a:	4770      	bx	lr
   83d9c:	2300      	movs	r3, #0
   83d9e:	461a      	mov	r2, r3
   83da0:	4610      	mov	r0, r2
   83da2:	4619      	mov	r1, r3
   83da4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83da8:	4770      	bx	lr
   83daa:	f1c6 0520 	rsb	r5, r6, #32
   83dae:	fa22 f705 	lsr.w	r7, r2, r5
   83db2:	fa03 f406 	lsl.w	r4, r3, r6
   83db6:	fa21 f305 	lsr.w	r3, r1, r5
   83dba:	fa01 fb06 	lsl.w	fp, r1, r6
   83dbe:	fa20 f505 	lsr.w	r5, r0, r5
   83dc2:	433c      	orrs	r4, r7
   83dc4:	ea4f 4814 	mov.w	r8, r4, lsr #16
   83dc8:	fbb3 fcf8 	udiv	ip, r3, r8
   83dcc:	fb08 331c 	mls	r3, r8, ip, r3
   83dd0:	fa1f f984 	uxth.w	r9, r4
   83dd4:	fb09 fa0c 	mul.w	sl, r9, ip
   83dd8:	ea45 0b0b 	orr.w	fp, r5, fp
   83ddc:	ea4f 451b 	mov.w	r5, fp, lsr #16
   83de0:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   83de4:	459a      	cmp	sl, r3
   83de6:	fa02 f206 	lsl.w	r2, r2, r6
   83dea:	d904      	bls.n	83df6 <__udivdi3+0x18e>
   83dec:	191b      	adds	r3, r3, r4
   83dee:	f10c 35ff 	add.w	r5, ip, #4294967295
   83df2:	d36f      	bcc.n	83ed4 <__udivdi3+0x26c>
   83df4:	46ac      	mov	ip, r5
   83df6:	ebca 0303 	rsb	r3, sl, r3
   83dfa:	fbb3 f5f8 	udiv	r5, r3, r8
   83dfe:	fb08 3315 	mls	r3, r8, r5, r3
   83e02:	fb09 f905 	mul.w	r9, r9, r5
   83e06:	fa1f fb8b 	uxth.w	fp, fp
   83e0a:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   83e0e:	45b9      	cmp	r9, r7
   83e10:	d904      	bls.n	83e1c <__udivdi3+0x1b4>
   83e12:	193f      	adds	r7, r7, r4
   83e14:	f105 33ff 	add.w	r3, r5, #4294967295
   83e18:	d362      	bcc.n	83ee0 <__udivdi3+0x278>
   83e1a:	461d      	mov	r5, r3
   83e1c:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   83e20:	fbac 2302 	umull	r2, r3, ip, r2
   83e24:	ebc9 0707 	rsb	r7, r9, r7
   83e28:	429f      	cmp	r7, r3
   83e2a:	f04f 0500 	mov.w	r5, #0
   83e2e:	d34a      	bcc.n	83ec6 <__udivdi3+0x25e>
   83e30:	d046      	beq.n	83ec0 <__udivdi3+0x258>
   83e32:	4662      	mov	r2, ip
   83e34:	462b      	mov	r3, r5
   83e36:	e75d      	b.n	83cf4 <__udivdi3+0x8c>
   83e38:	4094      	lsls	r4, r2
   83e3a:	f1c2 0920 	rsb	r9, r2, #32
   83e3e:	fa21 fc09 	lsr.w	ip, r1, r9
   83e42:	4091      	lsls	r1, r2
   83e44:	fa20 f909 	lsr.w	r9, r0, r9
   83e48:	0c26      	lsrs	r6, r4, #16
   83e4a:	fbbc f8f6 	udiv	r8, ip, r6
   83e4e:	fb06 cc18 	mls	ip, r6, r8, ip
   83e52:	b2a7      	uxth	r7, r4
   83e54:	fb07 f308 	mul.w	r3, r7, r8
   83e58:	ea49 0901 	orr.w	r9, r9, r1
   83e5c:	ea4f 4119 	mov.w	r1, r9, lsr #16
   83e60:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   83e64:	4563      	cmp	r3, ip
   83e66:	fa00 f502 	lsl.w	r5, r0, r2
   83e6a:	d909      	bls.n	83e80 <__udivdi3+0x218>
   83e6c:	eb1c 0c04 	adds.w	ip, ip, r4
   83e70:	f108 32ff 	add.w	r2, r8, #4294967295
   83e74:	d23b      	bcs.n	83eee <__udivdi3+0x286>
   83e76:	4563      	cmp	r3, ip
   83e78:	d939      	bls.n	83eee <__udivdi3+0x286>
   83e7a:	f1a8 0802 	sub.w	r8, r8, #2
   83e7e:	44a4      	add	ip, r4
   83e80:	ebc3 0c0c 	rsb	ip, r3, ip
   83e84:	fbbc f3f6 	udiv	r3, ip, r6
   83e88:	fb06 c113 	mls	r1, r6, r3, ip
   83e8c:	fb07 f203 	mul.w	r2, r7, r3
   83e90:	fa1f f989 	uxth.w	r9, r9
   83e94:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   83e98:	428a      	cmp	r2, r1
   83e9a:	d907      	bls.n	83eac <__udivdi3+0x244>
   83e9c:	1909      	adds	r1, r1, r4
   83e9e:	f103 30ff 	add.w	r0, r3, #4294967295
   83ea2:	d222      	bcs.n	83eea <__udivdi3+0x282>
   83ea4:	428a      	cmp	r2, r1
   83ea6:	d920      	bls.n	83eea <__udivdi3+0x282>
   83ea8:	3b02      	subs	r3, #2
   83eaa:	4421      	add	r1, r4
   83eac:	1a89      	subs	r1, r1, r2
   83eae:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83eb2:	e743      	b.n	83d3c <__udivdi3+0xd4>
   83eb4:	463a      	mov	r2, r7
   83eb6:	e705      	b.n	83cc4 <__udivdi3+0x5c>
   83eb8:	4633      	mov	r3, r6
   83eba:	e718      	b.n	83cee <__udivdi3+0x86>
   83ebc:	460a      	mov	r2, r1
   83ebe:	e766      	b.n	83d8e <__udivdi3+0x126>
   83ec0:	40b0      	lsls	r0, r6
   83ec2:	4290      	cmp	r0, r2
   83ec4:	d2b5      	bcs.n	83e32 <__udivdi3+0x1ca>
   83ec6:	f10c 32ff 	add.w	r2, ip, #4294967295
   83eca:	2300      	movs	r3, #0
   83ecc:	e712      	b.n	83cf4 <__udivdi3+0x8c>
   83ece:	4633      	mov	r3, r6
   83ed0:	4632      	mov	r2, r6
   83ed2:	e70f      	b.n	83cf4 <__udivdi3+0x8c>
   83ed4:	459a      	cmp	sl, r3
   83ed6:	d98d      	bls.n	83df4 <__udivdi3+0x18c>
   83ed8:	f1ac 0c02 	sub.w	ip, ip, #2
   83edc:	4423      	add	r3, r4
   83ede:	e78a      	b.n	83df6 <__udivdi3+0x18e>
   83ee0:	45b9      	cmp	r9, r7
   83ee2:	d99a      	bls.n	83e1a <__udivdi3+0x1b2>
   83ee4:	3d02      	subs	r5, #2
   83ee6:	4427      	add	r7, r4
   83ee8:	e798      	b.n	83e1c <__udivdi3+0x1b4>
   83eea:	4603      	mov	r3, r0
   83eec:	e7de      	b.n	83eac <__udivdi3+0x244>
   83eee:	4690      	mov	r8, r2
   83ef0:	e7c6      	b.n	83e80 <__udivdi3+0x218>
   83ef2:	3802      	subs	r0, #2
   83ef4:	4421      	add	r1, r4
   83ef6:	e735      	b.n	83d64 <__udivdi3+0xfc>
   83ef8:	6b636946 	.word	0x6b636946
   83efc:	64656d20 	.word	0x64656d20
   83f00:	616c6564 	.word	0x616c6564
   83f04:	2065646e 	.word	0x2065646e
   83f08:	6ee57266 	.word	0x6ee57266
   83f0c:	73616d20 	.word	0x73616d20
   83f10:	0a726574 	.word	0x0a726574
   83f14:	00000000 	.word	0x00000000
   83f18:	656e6547 	.word	0x656e6547
   83f1c:	206c6172 	.word	0x206c6172
   83f20:	6c6c6143 	.word	0x6c6c6143
   83f24:	65725420 	.word	0x65725420
   83f28:	656d7461 	.word	0x656d7461
   83f2c:	0d0a746e 	.word	0x0d0a746e
   83f30:	00000000 	.word	0x00000000
   83f34:	20746f6e 	.word	0x20746f6e
   83f38:	61657274 	.word	0x61657274
   83f3c:	00646574 	.word	0x00646574
   83f40:	58323025 	.word	0x58323025
   83f44:	0000000a 	.word	0x0000000a
   83f48:	72616843 	.word	0x72616843
   83f4c:	6325203d 	.word	0x6325203d
   83f50:	00000d0a 	.word	0x00000d0a
   83f54:	7366664f 	.word	0x7366664f
   83f58:	656d7465 	.word	0x656d7465
   83f5c:	203d206d 	.word	0x203d206d
   83f60:	0d0a6325 	.word	0x0d0a6325
   83f64:	00000000 	.word	0x00000000
   83f68:	70207375 	.word	0x70207375
   83f6c:	20656761 	.word	0x20656761
   83f70:	65726461 	.word	0x65726461
   83f74:	3d207373 	.word	0x3d207373
   83f78:	0a632520 	.word	0x0a632520
   83f7c:	0000000d 	.word	0x0000000d
   83f80:	57542d2d 	.word	0x57542d2d
   83f84:	4c532049 	.word	0x4c532049
   83f88:	20455641 	.word	0x20455641
   83f8c:	6d617845 	.word	0x6d617845
   83f90:	20656c70 	.word	0x20656c70
   83f94:	0a0d2d2d 	.word	0x0a0d2d2d
   83f98:	41202d2d 	.word	0x41202d2d
   83f9c:	69756472 	.word	0x69756472
   83fa0:	44206f6e 	.word	0x44206f6e
   83fa4:	582f6575 	.word	0x582f6575
   83fa8:	0d2d2d20 	.word	0x0d2d2d20
   83fac:	202d2d0a 	.word	0x202d2d0a
   83fb0:	706d6f43 	.word	0x706d6f43
   83fb4:	64656c69 	.word	0x64656c69
   83fb8:	614d203a 	.word	0x614d203a
   83fbc:	38202079 	.word	0x38202079
   83fc0:	31303220 	.word	0x31303220
   83fc4:	33312037 	.word	0x33312037
   83fc8:	3a32313a 	.word	0x3a32313a
   83fcc:	2d203834 	.word	0x2d203834
   83fd0:	00000d2d 	.word	0x00000d2d
   83fd4:	72617453 	.word	0x72617453
   83fd8:	20726174 	.word	0x20726174
   83fdc:	2121756e 	.word	0x2121756e
   83fe0:	00000021 	.word	0x00000021
   83fe4:	2d492d0a 	.word	0x2d492d0a
   83fe8:	6e6f4320 	.word	0x6e6f4320
   83fec:	75676966 	.word	0x75676966
   83ff0:	676e6972 	.word	0x676e6972
   83ff4:	65687420 	.word	0x65687420
   83ff8:	49575420 	.word	0x49575420
   83ffc:	206e6920 	.word	0x206e6920
   84000:	76616c73 	.word	0x76616c73
   84004:	6f6d2065 	.word	0x6f6d2065
   84008:	0d0a6564 	.word	0x0d0a6564
   8400c:	00000000 	.word	0x00000000
   84010:	00000043 	.word	0x00000043

00084014 <_global_impure_ptr>:
   84014:	20070138 33323130 37363534 42413938     8.. 0123456789AB
   84024:	46454443 00000000 33323130 37363534     CDEF....01234567
   84034:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   84044:	0000296c                                l)..

00084048 <zeroes.6721>:
   84048:	30303030 30303030 30303030 30303030     0000000000000000

00084058 <blanks.6720>:
   84058:	20202020 20202020 20202020 20202020                     

00084068 <_init>:
   84068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8406a:	bf00      	nop
   8406c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8406e:	bc08      	pop	{r3}
   84070:	469e      	mov	lr, r3
   84072:	4770      	bx	lr

00084074 <__init_array_start>:
   84074:	00081fed 	.word	0x00081fed

00084078 <__frame_dummy_init_array_entry>:
   84078:	00080119                                ....

0008407c <_fini>:
   8407c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8407e:	bf00      	nop
   84080:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84082:	bc08      	pop	{r3}
   84084:	469e      	mov	lr, r3
   84086:	4770      	bx	lr

00084088 <__fini_array_start>:
   84088:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070130 	.word	0x20070130

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <g_interrupt_enabled>:
2007012c:	00000001                                ....

20070130 <SystemCoreClock>:
20070130:	003d0900 00000000                       ..=.....

20070138 <impure_data>:
20070138:	00000000 20070424 2007048c 200704f4     ....$.. ... ... 
	...
2007016c:	00084010 00000000 00000000 00000000     .@..............
	...
200701e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f0:	0005deec 0000000b 00000000 00000000     ................
	...

20070560 <_impure_ptr>:
20070560:	20070138                                8.. 

20070564 <lc_ctype_charset>:
20070564:	49435341 00000049 00000000 00000000     ASCII...........
	...

20070584 <__mb_cur_max>:
20070584:	00000001                                ....

20070588 <__malloc_av_>:
	...
20070590:	20070588 20070588 20070590 20070590     ... ... ... ... 
200705a0:	20070598 20070598 200705a0 200705a0     ... ... ... ... 
200705b0:	200705a8 200705a8 200705b0 200705b0     ... ... ... ... 
200705c0:	200705b8 200705b8 200705c0 200705c0     ... ... ... ... 
200705d0:	200705c8 200705c8 200705d0 200705d0     ... ... ... ... 
200705e0:	200705d8 200705d8 200705e0 200705e0     ... ... ... ... 
200705f0:	200705e8 200705e8 200705f0 200705f0     ... ... ... ... 
20070600:	200705f8 200705f8 20070600 20070600     ... ... ... ... 
20070610:	20070608 20070608 20070610 20070610     ... ... ... ... 
20070620:	20070618 20070618 20070620 20070620     ... ...  ..  .. 
20070630:	20070628 20070628 20070630 20070630     (.. (.. 0.. 0.. 
20070640:	20070638 20070638 20070640 20070640     8.. 8.. @.. @.. 
20070650:	20070648 20070648 20070650 20070650     H.. H.. P.. P.. 
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 

20070990 <__malloc_trim_threshold>:
20070990:	00020000                                ....

20070994 <__malloc_sbrk_base>:
20070994:	ffffffff                                ....

20070998 <__wctomb>:
20070998:	000836fd                                .6..
