{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Basic statements\n",
    "\n",
    "This section covers the basic Python language constructs supported in synthesizable contexts. Other statements like the allowed operators, function calls and the coroutine utilities `async`, `await` and `while` are described in separate notebooks."
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "## if statement\n",
    "\n",
    "How CoHDL translates if statements depends on their condition:\n",
    "\n",
    "* condition is a type qualified object\n",
    "\n",
    "    CoHDL produces a VHDL if statement. This is only possible in sequential contexts.\n",
    "* otherwise\n",
    "\n",
    "    All other objects are considered constants. CoHDL translates only the active branch and ignores the other one. This is similar to VHDLs if generate and allowed in all contexts.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleIf is\n",
      "  port (\n",
      "    select_a : in std_logic;\n",
      "    a : in std_logic_vector(3 downto 0);\n",
      "    b : in std_logic_vector(3 downto 0);\n",
      "    result : out std_logic_vector(3 downto 0)\n",
      "    );\n",
      "end ExampleIf;\n",
      "\n",
      "\n",
      "architecture arch_ExampleIf of ExampleIf is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_result : std_logic_vector(3 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  result <= buffer_result;\n",
      "  \n",
      "\n",
      "  proc_select: process(select_a, a, b)\n",
      "    variable temp : boolean;\n",
      "  begin\n",
      "    temp := select_a = '1';\n",
      "    if temp then\n",
      "      buffer_result <= a;\n",
      "    else\n",
      "      buffer_result <= b;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_ExampleIf;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Bit, BitVector, Port, Entity\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleIf(Entity):\n",
    "    select_a = Port.input(Bit)\n",
    "\n",
    "    a = Port.input(BitVector[4])\n",
    "    b = Port.input(BitVector[4])\n",
    "\n",
    "    result = Port.output(BitVector[4])\n",
    "\n",
    "    def architecture(self):\n",
    "        invert = True\n",
    "\n",
    "        @std.sequential\n",
    "        def proc_select():\n",
    "            # Since 'invert' is not a Signal, Variable or Temporary this\n",
    "            # if is evaluated at compile time. Only one branch\n",
    "            # will show up in the generated VHDL.\n",
    "            if invert:\n",
    "                # The condition of the inner if statement is runtime variable\n",
    "                # and thus translated into a VHDL if statement. This is only\n",
    "                # possible in sequential contexts.\n",
    "                if self.select_a:\n",
    "                    self.result <<= self.a\n",
    "                else:\n",
    "                    self.result <<= self.b\n",
    "            else:\n",
    "                if self.select_a:\n",
    "                    self.result <<= self.b\n",
    "                else:\n",
    "                    self.result <<= self.a\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleIf))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "## if expression\n",
    "\n",
    "If expressions are supported in both concurrent and sequential contexts. Like the ternary operator (`cond ? a : b`) known from C, they select one of two arguments based on a condition."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleIfExpr is\n",
      "  port (\n",
      "    select_a : in std_logic;\n",
      "    select_b : in std_logic;\n",
      "    a : in std_logic_vector(3 downto 0);\n",
      "    b : in std_logic_vector(3 downto 0);\n",
      "    c : in std_logic_vector(3 downto 0);\n",
      "    result_1 : out std_logic_vector(3 downto 0);\n",
      "    result_2 : out std_logic_vector(3 downto 0)\n",
      "    );\n",
      "end ExampleIfExpr;\n",
      "\n",
      "\n",
      "architecture arch_ExampleIfExpr of ExampleIfExpr is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_result_1 : std_logic_vector(3 downto 0);\n",
      "  signal buffer_result_2 : std_logic_vector(3 downto 0);\n",
      "  signal temp : boolean;\n",
      "  signal temp_1 : std_logic_vector(3 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  result_1 <= buffer_result_1;\n",
      "  result_2 <= buffer_result_2;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic_single)\n",
      "  temp <= select_a = '1';\n",
      "  with temp select temp_1 <=\n",
      "    a when true,\n",
      "    b when others;\n",
      "  buffer_result_1 <= temp_1;\n",
      "  \n",
      "\n",
      "  logic_nested: process(select_b, b, c, select_a, a)\n",
      "    variable temp_2 : boolean;\n",
      "    variable temp_3 : std_logic_vector(3 downto 0);\n",
      "    variable temp_4 : boolean;\n",
      "    variable temp_5 : std_logic_vector(3 downto 0);\n",
      "  begin\n",
      "    temp_2 := select_b = '1';\n",
      "    case temp_2 is\n",
      "      when true =>\n",
      "        temp_3 := b;\n",
      "      when others =>\n",
      "      temp_3 := c;\n",
      "    end case;\n",
      "    temp_4 := select_a = '1';\n",
      "    case temp_4 is\n",
      "      when true =>\n",
      "        temp_5 := a;\n",
      "      when others =>\n",
      "      temp_5 := temp_3;\n",
      "    end case;\n",
      "    buffer_result_2 <= temp_5;\n",
      "  end process;\n",
      "end architecture arch_ExampleIfExpr;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Bit, BitVector, Port, Entity\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleIfExpr(Entity):\n",
    "    select_a = Port.input(Bit)\n",
    "    select_b = Port.input(Bit)\n",
    "\n",
    "    a = Port.input(BitVector[4])\n",
    "    b = Port.input(BitVector[4])\n",
    "    c = Port.input(BitVector[4])\n",
    "\n",
    "    result_1 = Port.output(BitVector[4])\n",
    "    result_2 = Port.output(BitVector[4])\n",
    "\n",
    "    def architecture(self):\n",
    "        @std.concurrent\n",
    "        def logic_single():\n",
    "            self.result_1 <<= self.a if self.select_a else self.b\n",
    "        \n",
    "        @std.sequential\n",
    "        def logic_nested():\n",
    "            self.result_2 <<= self.a if self.select_a else self.b if self.select_b else self.c\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleIfExpr))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "## select_with\n",
    "\n",
    "CoHDL provides a magic builtin function `select_with` to choose one of multiple options based on a single selector input."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleSelect is\n",
      "  port (\n",
      "    selector : in std_logic_vector(1 downto 0);\n",
      "    a : in std_logic_vector(3 downto 0);\n",
      "    b : in std_logic_vector(3 downto 0);\n",
      "    c : in std_logic_vector(3 downto 0);\n",
      "    d : in std_logic_vector(3 downto 0);\n",
      "    result : out std_logic_vector(3 downto 0)\n",
      "    );\n",
      "end ExampleSelect;\n",
      "\n",
      "\n",
      "architecture arch_ExampleSelect of ExampleSelect is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_result : std_logic_vector(3 downto 0);\n",
      "  signal temp : std_logic_vector(3 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  result <= buffer_result;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (select_output)\n",
      "  with selector select temp <=\n",
      "    a when \"00\",\n",
      "    b when \"01\",\n",
      "    c when \"10\",\n",
      "    d when \"11\";\n",
      "  buffer_result <= temp;\n",
      "end architecture arch_ExampleSelect;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import select_with, BitVector, Port, Entity\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleSelect(Entity):\n",
    "    selector = Port.input(BitVector[2])\n",
    "\n",
    "    a = Port.input(BitVector[4])\n",
    "    b = Port.input(BitVector[4])\n",
    "    c = Port.input(BitVector[4])\n",
    "    d = Port.input(BitVector[4])\n",
    "\n",
    "    result = Port.output(BitVector[4])\n",
    "\n",
    "    def architecture(self):\n",
    "        @std.concurrent\n",
    "        def select_output():\n",
    "            # choose one of the inputs based on the current state of `selector`\n",
    "            # and assign it to the result\n",
    "            # the different inputs are provided as a dictionary\n",
    "            self.result <<= select_with(\n",
    "                self.selector,\n",
    "                {\n",
    "                    \"00\": self.a,\n",
    "                    \"01\": self.b,\n",
    "                    \"10\": self.c,\n",
    "                    \"11\": self.d\n",
    "                },\n",
    "                # default=\"0000\" # optional default state\n",
    "            )\n",
    "\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleSelect))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "## for loops\n",
    "\n",
    "For loops are unrolled at compile time."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleFor is\n",
      "  port (\n",
      "    input_a : in std_logic_vector(3 downto 0);\n",
      "    input_b : in std_logic_vector(3 downto 0);\n",
      "    result : out std_logic_vector(7 downto 0)\n",
      "    );\n",
      "end ExampleFor;\n",
      "\n",
      "\n",
      "architecture arch_ExampleFor of ExampleFor is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_result : std_logic_vector(7 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  result <= buffer_result;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (example_range)\n",
      "  buffer_result(0) <= input_a(0);\n",
      "  buffer_result(1) <= input_b(0);\n",
      "  buffer_result(2) <= input_a(1);\n",
      "  buffer_result(3) <= input_b(1);\n",
      "  buffer_result(4) <= input_a(2);\n",
      "  buffer_result(5) <= input_b(2);\n",
      "  buffer_result(6) <= input_a(3);\n",
      "  buffer_result(7) <= input_b(3);\n",
      "end architecture arch_ExampleFor;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import BitVector, Port, Entity\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleFor(Entity):\n",
    "    input_a = Port.input(BitVector[4])\n",
    "    input_b = Port.input(BitVector[4])\n",
    "\n",
    "    result = Port.output(BitVector[8])\n",
    "\n",
    "    def architecture(self):\n",
    "        @std.concurrent\n",
    "        def example_range():\n",
    "            for index in range(8):\n",
    "                if index % 2 == 0:\n",
    "                    self.result[index] <<= self.input_a[index // 2]\n",
    "                else:\n",
    "                    self.result[index] <<= self.input_b[index // 2]\n",
    "\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleFor))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Since CoHDL is not limited by VHDLs for loop capability, it can support a broad range of iterables including those returned by `enumerate` or `zip`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleFor is\n",
      "  port (\n",
      "    a : in std_logic;\n",
      "    b : in std_logic;\n",
      "    c : in std_logic;\n",
      "    result : out std_logic_vector(2 downto 0)\n",
      "    );\n",
      "end ExampleFor;\n",
      "\n",
      "\n",
      "architecture arch_ExampleFor of ExampleFor is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_result : std_logic_vector(2 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  result <= buffer_result;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (example_enumerate)\n",
      "  buffer_result(0) <= a;\n",
      "  buffer_result(1) <= b;\n",
      "  buffer_result(2) <= c;\n",
      "end architecture arch_ExampleFor;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import BitVector, Port, Entity\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleFor(Entity):\n",
    "    a = Port.input(Bit)\n",
    "    b = Port.input(Bit)\n",
    "    c = Port.input(Bit)\n",
    "\n",
    "    result = Port.output(BitVector[3])\n",
    "\n",
    "    def architecture(self):\n",
    "        inputs = [self.a, self.b, self.c]\n",
    "\n",
    "        @std.concurrent\n",
    "        def example_enumerate():\n",
    "            # iterate over a list containing the three inputs\n",
    "            # and assign them to the corresponding output bit\n",
    "            for nr, input in enumerate(inputs):\n",
    "                self.result[nr] <<= input\n",
    "\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleFor))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleFor is\n",
      "  port (\n",
      "    a : in std_logic;\n",
      "    b : in std_logic;\n",
      "    c : in std_logic;\n",
      "    result : out std_logic_vector(2 downto 0)\n",
      "    );\n",
      "end ExampleFor;\n",
      "\n",
      "\n",
      "architecture arch_ExampleFor of ExampleFor is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_result : std_logic_vector(2 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  result <= buffer_result;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (example_zip)\n",
      "  buffer_result(0) <= a;\n",
      "  buffer_result(1) <= b;\n",
      "  buffer_result(2) <= c;\n",
      "end architecture arch_ExampleFor;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import BitVector, Port, Entity\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleFor(Entity):\n",
    "    a = Port.input(Bit)\n",
    "    b = Port.input(Bit)\n",
    "    c = Port.input(Bit)\n",
    "\n",
    "    result = Port.output(BitVector[3])\n",
    "\n",
    "    def architecture(self):\n",
    "        inputs = [self.a, self.b, self.c]\n",
    "\n",
    "        @std.concurrent\n",
    "        def example_zip():\n",
    "            # equivalent to the previous example\n",
    "            # iterate over pairs of input and output bits\n",
    "            # instead of using an index\n",
    "            for output, input in zip(self.result, inputs):\n",
    "                output <<= input\n",
    "\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleFor))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "## for loops - special case\n",
    "\n",
    "CoHDL defines one special type of for loops. When the loop body consists of a single if-statements that ends in a break, the loop is not simply unrolled but turned into a chain of if-else-statements. This follows the expected Python behavior - only the first iteration with a true condition is executed.\n",
    "\n",
    "This is the only construct where break statements are allowed in for loops. It is also the only way to use Pythons for-else clause to provide an optional fallback that will be placed in the innermost else branch.\n",
    "\n",
    "The following code block demonstrates this on a simple entity. However, the initial motivation for this feature where more complex designs. For example a bus interconnect can iterate over a list of connected devices, select one based on an address and perform some device specific operation."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleFor is\n",
      "  port (\n",
      "    input : in std_logic_vector(3 downto 0);\n",
      "    output : out std_logic_vector(3 downto 0)\n",
      "    );\n",
      "end ExampleFor;\n",
      "\n",
      "\n",
      "architecture arch_ExampleFor of ExampleFor is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_output : std_logic_vector(3 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  output <= buffer_output;\n",
      "  \n",
      "\n",
      "  example_for: process(input)\n",
      "    variable temp : boolean;\n",
      "    variable temp_1 : boolean;\n",
      "    variable temp_2 : boolean;\n",
      "    variable temp_3 : boolean;\n",
      "  begin\n",
      "    buffer_output <= \"0000\";\n",
      "    temp := input(0) = '1';\n",
      "    if temp then\n",
      "      buffer_output(0) <= '1';\n",
      "    else\n",
      "      temp_1 := input(1) = '1';\n",
      "      if temp_1 then\n",
      "        buffer_output(1) <= '1';\n",
      "      else\n",
      "        temp_2 := input(2) = '1';\n",
      "        if temp_2 then\n",
      "          buffer_output(2) <= '1';\n",
      "        else\n",
      "          temp_3 := input(3) = '1';\n",
      "          if temp_3 then\n",
      "            buffer_output(3) <= '1';\n",
      "          else\n",
      "            buffer_output <= \"1111\";\n",
      "          end if;\n",
      "        end if;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_ExampleFor;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import BitVector, Port, Entity\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleFor(Entity):\n",
    "    input = Port.input(BitVector[4])\n",
    "    output = Port.output(BitVector[4])\n",
    "\n",
    "    def architecture(self):\n",
    "        @std.sequential\n",
    "        def example_for():\n",
    "            self.output <<= \"0000\"\n",
    "\n",
    "            for nr, inp in enumerate(self.input):\n",
    "                # set the corresponding output bit\n",
    "                # for the first high input bit\n",
    "                if inp:\n",
    "                    self.output[nr] <<= \"1\"\n",
    "                    break\n",
    "            else:\n",
    "                # optional else case used when break is encountered (all inputs low)\n",
    "                self.output <<= \"1111\"\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleFor))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "## assertions\n",
    "\n",
    "CoHDL attempts to check Python assertions at compile time and generates VHDL assertions if that is not possible"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleAssert is\n",
      "  port (\n",
      "    input : in std_logic_vector(3 downto 0);\n",
      "    output : out std_logic_vector(3 downto 0)\n",
      "    );\n",
      "end ExampleAssert;\n",
      "\n",
      "\n",
      "architecture arch_ExampleAssert of ExampleAssert is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_output : std_logic_vector(3 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  output <= buffer_output;\n",
      "  \n",
      "\n",
      "  example_for: process(input)\n",
      "    variable temp : boolean;\n",
      "  begin\n",
      "    temp := (input /= \"0110\");\n",
      "    assert temp report \"runtime assertion\";\n",
      "  end process;\n",
      "end architecture arch_ExampleAssert;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import BitVector, Port, Entity, static_assert\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleAssert(Entity):\n",
    "    input = Port.input(BitVector[4])\n",
    "    output = Port.output(BitVector[4])\n",
    "\n",
    "    def architecture(self):\n",
    "        @std.sequential\n",
    "        def example_for():\n",
    "            # assertions with runtime variable conditions are translated into\n",
    "            # vhdl assertions\n",
    "            assert self.input != \"0110\", \"runtime assertion\"\n",
    "\n",
    "            # assertions with runtime constant conditions are evaluated by the\n",
    "            # compiler (similar to C++ static_assert)\n",
    "            assert self.input.width == 4, \"constant assertion ok\"\n",
    "\n",
    "            # alternatively you can use the builtin static_assert\n",
    "            # that is always evaluated at compile time and never present\n",
    "            # in the generated vhdl\n",
    "            static_assert(self.input.width == 4, \"constant assertion ok\")\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleAssert))"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "cohdl_venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.2"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "382de5f4f49c2aefd568eaa8cac1000c67ae8fef983dc014d1535fefa37c672c"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
