// Seed: 325474815
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg id_4;
  always @(id_3 or posedge 1'b0) begin
    if (1) id_4 = id_2;
    else begin
      id_2 <= 1;
    end
  end
  assign id_4 = 1;
  always @(1 + 1 or posedge 1) begin
    #1;
    id_1 = 1;
  end
  logic id_5;
  assign id_1 = 1;
  logic id_6;
  initial id_2 = 1;
endmodule
