{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478202468502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478202468503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 16:47:48 2016 " "Processing started: Thu Nov  3 16:47:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478202468503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478202468503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478202468503 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478202468710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Projeto_Final_Microprocessador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Projeto_Final_Microprocessador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projeto_Final_Microprocessador " "Found entity 1: Projeto_Final_Microprocessador" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478202485490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478202485490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/leandro/Documentos/Projeto_Final_Microprocessador/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478202485492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478202485492 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Somador_Completo.bdf " "Can't analyze file -- file Somador_Completo.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1478202485493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto_Final_Microprocessador " "Elaborating entity \"Projeto_Final_Microprocessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478202485560 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst2 " "Block or symbol \"XOR\" of instance \"inst2\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 624 3880 3944 672 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst27 " "Block or symbol \"XOR\" of instance \"inst27\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1080 3872 3936 1128 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst96 " "Block or symbol \"XOR\" of instance \"inst96\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1312 3864 3928 1360 "inst96" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst104 " "Block or symbol \"XOR\" of instance \"inst104\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1624 3864 3928 1672 "inst104" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst116 " "Block or symbol \"XOR\" of instance \"inst116\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2080 3856 3920 2128 "inst116" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst123 " "Block or symbol \"XOR\" of instance \"inst123\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2312 3848 3912 2360 "inst123" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND2 inst316 " "Block or symbol \"NAND2\" of instance \"inst316\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3312 1456 1504 3376 "inst316" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND2 inst318 " "Block or symbol \"NAND2\" of instance \"inst318\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3312 1544 1592 3376 "inst318" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND2 inst327 " "Block or symbol \"NAND2\" of instance \"inst327\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3312 1920 1968 3376 "inst327" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst371 " "Block or symbol \"AND2\" of instance \"inst371\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3016 1064 1128 3064 "inst371" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst372 " "Block or symbol \"AND2\" of instance \"inst372\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3144 1064 1128 3192 "inst372" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst " "Primitive \"GND\" of instance \"inst\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2376 3920 3952 2408 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485977 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst124 " "Primitive \"OR2\" of instance \"inst124\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2352 3848 3912 2400 "inst124" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485977 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst125 " "Primitive \"OR2\" of instance \"inst125\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2336 3760 3824 2384 "inst125" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485977 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst126 " "Primitive \"AND2\" of instance \"inst126\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2352 3608 3672 2400 "inst126" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485977 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst127 " "Primitive \"AND2\" of instance \"inst127\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2400 3608 3672 2448 "inst127" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst128 " "Primitive \"AND2\" of instance \"inst128\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2448 3608 3672 2496 "inst128" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst315 " "Primitive \"NAND2\" of instance \"inst315\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3312 1408 1456 3376 "inst315" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst316 " "Primitive \"NAND2\" of instance \"inst316\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3312 1456 1504 3376 "inst316" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst317 " "Primitive \"NAND2\" of instance \"inst317\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3312 1496 1544 3376 "inst317" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst334 " "Primitive \"OR2\" of instance \"inst334\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3528 1400 1448 3592 "inst334" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst335 " "Primitive \"OR2\" of instance \"inst335\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3528 1448 1496 3592 "inst335" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst336 " "Primitive \"OR2\" of instance \"inst336\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3592 1424 1472 3656 "inst336" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst344 " "Primitive \"NOT\" of instance \"inst344\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3448 1392 1424 3496 "inst344" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst345 " "Primitive \"NOT\" of instance \"inst345\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3448 1424 1456 3496 "inst345" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst346 " "Primitive \"NOT\" of instance \"inst346\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3448 1456 1488 3496 "inst346" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst347 " "Primitive \"NOT\" of instance \"inst347\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3448 1488 1520 3496 "inst347" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst361 " "Primitive \"NOT\" of instance \"inst361\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3664 1432 1464 3712 "inst361" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst410 " "Primitive \"NOT\" of instance \"inst410\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3144 1392 1424 3192 "inst410" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst494 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst494\"" {  } { { "Projeto_Final_Microprocessador.bdf" "inst494" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3016 -232 -16 3144 "inst494" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478202485997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst494\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst494\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "/home/leandro/Documentos/Projeto_Final_Microprocessador/RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478202486182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst494\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst494\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "/home/leandro/Documentos/Projeto_Final_Microprocessador/RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478202486184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst494\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst494\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Downloads/uP_Programa.hex " "Parameter \"init_file\" = \"../../Downloads/uP_Programa.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""}  } { { "RAM.v" "" { Text "/home/leandro/Documentos/Projeto_Final_Microprocessador/RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1478202486184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1vj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1vj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1vj1 " "Found entity 1: altsyncram_1vj1" {  } { { "db/altsyncram_1vj1.tdf" "" { Text "/home/leandro/Documentos/Projeto_Final_Microprocessador/db/altsyncram_1vj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478202486251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478202486251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1vj1 RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated " "Elaborating entity \"altsyncram_1vj1\" for hierarchy \"RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/leandro/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478202486251 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst276 " "Converted tri-state buffer \"inst276\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3816 744 792 3848 "inst276" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst277 " "Converted tri-state buffer \"inst277\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3672 744 792 3704 "inst277" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst275 " "Converted tri-state buffer \"inst275\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 4128 752 800 4160 "inst275" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst274 " "Converted tri-state buffer \"inst274\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3984 744 792 4016 "inst274" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst188 " "Converted tri-state buffer \"inst188\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1400 5048 5096 1432 "inst188" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst159 " "Converted tri-state buffer \"inst159\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1936 5040 5088 1968 "inst159" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst158 " "Converted tri-state buffer \"inst158\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2080 5040 5088 2112 "inst158" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst156 " "Converted tri-state buffer \"inst156\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2248 5040 5088 2280 "inst156" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst157 " "Converted tri-state buffer \"inst157\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2392 5048 5096 2424 "inst157" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst187 " "Converted tri-state buffer \"inst187\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1712 5056 5104 1744 "inst187" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst186 " "Converted tri-state buffer \"inst186\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1568 5048 5096 1600 "inst186" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst189 " "Converted tri-state buffer \"inst189\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1256 5048 5096 1288 "inst189" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1478202486435 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst245 S0 " "Converted the fanout from the always-enabled tri-state buffer \"inst245\" to the node \"S0\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1272 6088 6136 1304 "inst245" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst244 S1 " "Converted the fanout from the always-enabled tri-state buffer \"inst244\" to the node \"S1\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1416 6088 6136 1448 "inst244" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst242 S2 " "Converted the fanout from the always-enabled tri-state buffer \"inst242\" to the node \"S2\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1584 6088 6136 1616 "inst242" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst243 S3 " "Converted the fanout from the always-enabled tri-state buffer \"inst243\" to the node \"S3\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1728 6096 6144 1760 "inst243" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst217 S4 " "Converted the fanout from the always-enabled tri-state buffer \"inst217\" to the node \"S4\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1952 6096 6144 1984 "inst217" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst216 S5 " "Converted the fanout from the always-enabled tri-state buffer \"inst216\" to the node \"S5\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2096 6096 6144 2128 "inst216" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst214 S6 " "Converted the fanout from the always-enabled tri-state buffer \"inst214\" to the node \"S6\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2264 6096 6144 2296 "inst214" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst215 S7 " "Converted the fanout from the always-enabled tri-state buffer \"inst215\" to the node \"S7\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2408 6104 6152 2440 "inst215" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst44 inst123 " "Converted the fanout from the always-enabled tri-state buffer \"inst44\" to the node \"inst123\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1752 2352 2400 1784 "inst44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1478202486608 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst43 inst117 " "Converted the fan-out from the tri-state buffer \"inst43\" to the node \"inst117\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1608 2344 2392 1640 "inst43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst45 inst111 " "Converted the fan-out from the tri-state buffer \"inst45\" to the node \"inst111\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1440 2344 2392 1472 "inst45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst46 inst105 " "Converted the fan-out from the tri-state buffer \"inst46\" to the node \"inst105\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1296 2344 2392 1328 "inst46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst70 inst97 " "Converted the fan-out from the tri-state buffer \"inst70\" to the node \"inst97\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1072 2360 2408 1104 "inst70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst69 inst28 " "Converted the fan-out from the tri-state buffer \"inst69\" to the node \"inst28\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 928 2352 2400 960 "inst69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst71 inst22 " "Converted the fan-out from the tri-state buffer \"inst71\" to the node \"inst22\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 760 2352 2400 792 "inst71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst72 inst2 " "Converted the fan-out from the tri-state buffer \"inst72\" to the node \"inst2\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 616 2352 2400 648 "inst72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486609 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1478202486609 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst81 inst235 " "Converted the fan-out from the tri-state buffer \"inst81\" to the node \"inst235\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2768 2800 1840 "inst81" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486610 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst82 inst236 " "Converted the fan-out from the tri-state buffer \"inst82\" to the node \"inst236\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2840 2872 1840 "inst82" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486610 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst83 inst237 " "Converted the fan-out from the tri-state buffer \"inst83\" to the node \"inst237\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2912 2944 1840 "inst83" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486610 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst84 inst238 " "Converted the fan-out from the tri-state buffer \"inst84\" to the node \"inst238\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2984 3016 1840 "inst84" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486610 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst77 RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"inst77\" to the node \"RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2480 2512 1840 "inst77" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486610 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst78 RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"inst78\" to the node \"RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2552 2584 1840 "inst78" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486610 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst79 RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"inst79\" to the node \"RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2624 2656 1840 "inst79" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486610 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst80 RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"inst80\" to the node \"RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2696 2728 1840 "inst80" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486610 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1478202486610 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 1712 1776 2960 "inst400" "" } } } } { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 1848 1912 2960 "inst396" "" } } } } { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 1432 1496 2960 "inst404" "" } } } } { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 1568 1632 2960 "inst402" "" } } } } { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 1984 2048 2960 "inst395" "" } } } } { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 2120 2184 2960 "inst394" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1478202486611 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1478202486611 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1478202486768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478202487232 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478202487232 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478202487285 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478202487285 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1478202487285 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1478202487285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478202487285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1266 " "Peak virtual memory: 1266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478202487296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 16:48:07 2016 " "Processing ended: Thu Nov  3 16:48:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478202487296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478202487296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478202487296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478202487296 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1478202488497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478202488498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 16:48:08 2016 " "Processing started: Thu Nov  3 16:48:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478202488498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1478202488498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1478202488498 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1478202488554 ""}
{ "Info" "0" "" "Project  = Projeto_Final_Microprocessador" {  } {  } 0 0 "Project  = Projeto_Final_Microprocessador" 0 0 "Fitter" 0 0 1478202488555 ""}
{ "Info" "0" "" "Revision = Projeto_Final_Microprocessador" {  } {  } 0 0 "Revision = Projeto_Final_Microprocessador" 0 0 "Fitter" 0 0 1478202488555 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1478202488590 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Projeto_Final_Microprocessador EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design Projeto_Final_Microprocessador" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1478202488702 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1478202488736 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1478202488736 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|ram_block1a0 " "Atom \"RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1478202488779 "|Projeto_Final_Microprocessador|RAM:inst494|altsyncram:altsyncram_component|altsyncram_1vj1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1478202488779 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1478202488859 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1478202488865 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1478202488941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1478202488941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1478202488941 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1478202488941 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 0 { 0 ""} 0 255 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1478202488946 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 0 { 0 ""} 0 257 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1478202488946 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 0 { 0 ""} 0 259 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1478202488946 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 0 { 0 ""} 0 261 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1478202488946 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 0 { 0 ""} 0 263 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1478202488946 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1478202488946 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1478202488948 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1478202488952 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1478202489112 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto_Final_Microprocessador.sdc " "Synopsys Design Constraints File file not found: 'Projeto_Final_Microprocessador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1478202489287 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1478202489287 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1478202489291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1478202489291 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1478202489292 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst482  " "Automatically promoted node inst482 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1478202489324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst482~0 " "Destination node inst482~0" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1928 1368 1432 2008 "inst482" "" } } } } { "temporary_test_loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 0 { 0 ""} 0 162 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1478202489324 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1478202489324 ""}  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1928 1368 1432 2008 "inst482" "" } } } } { "temporary_test_loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 0 { 0 ""} 0 44 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478202489324 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLEAR_START~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLEAR_START~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1478202489324 ""}  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1656 640 824 1672 "CLEAR_START" "" } } } } { "temporary_test_loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 0 { 0 ""} 0 241 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478202489324 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1478202489528 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1478202489529 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1478202489529 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1478202489530 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1478202489531 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1478202489532 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1478202489532 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1478202489532 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1478202489547 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1478202489547 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1478202489547 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 2.5V 9 8 0 " "Number of I/O pins in group: 17 (unused VREF, 2.5V VCCIO, 9 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1478202489550 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1478202489550 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1478202489550 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478202489551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478202489551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478202489551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478202489551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478202489551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478202489551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478202489551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478202489551 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1478202489551 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1478202489551 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478202489602 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1478202489606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1478202490173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478202490222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1478202490242 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1478202491058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478202491059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1478202491275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1478202491919 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1478202491919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1478202492669 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1478202492669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478202492671 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1478202492803 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1478202492811 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1478202492980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1478202492980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1478202493105 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478202493456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leandro/Documentos/Projeto_Final_Microprocessador/output_files/Projeto_Final_Microprocessador.fit.smsg " "Generated suppressed messages file /home/leandro/Documentos/Projeto_Final_Microprocessador/output_files/Projeto_Final_Microprocessador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1478202493757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1373 " "Peak virtual memory: 1373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478202493974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 16:48:13 2016 " "Processing ended: Thu Nov  3 16:48:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478202493974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478202493974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478202493974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1478202493974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1478202495641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478202495642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 16:48:15 2016 " "Processing started: Thu Nov  3 16:48:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478202495642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1478202495642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1478202495642 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1478202496221 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1478202496242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1069 " "Peak virtual memory: 1069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478202496341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 16:48:16 2016 " "Processing ended: Thu Nov  3 16:48:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478202496341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478202496341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478202496341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1478202496341 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1478202496524 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1478202497517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478202497517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 16:48:17 2016 " "Processing started: Thu Nov  3 16:48:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478202497517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador " "Command: quartus_sta Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497517 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1478202497703 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497790 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497831 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497831 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto_Final_Microprocessador.sdc " "Synopsys Design Constraints File file not found: 'Projeto_Final_Microprocessador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497991 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497992 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst482 inst482 " "create_clock -period 1.000 -name inst482 inst482" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1478202497993 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1478202497993 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst439 inst439 " "create_clock -period 1.000 -name inst439 inst439" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1478202497993 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst412 inst412 " "create_clock -period 1.000 -name inst412 inst412" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1478202497993 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst413 inst413 " "create_clock -period 1.000 -name inst413 inst413" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1478202497993 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497993 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497996 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1478202497997 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1478202498001 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1478202498018 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.060 " "Worst-case setup slack is -5.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.060            -149.256 inst482  " "   -5.060            -149.256 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.424              -2.424 inst413  " "   -2.424              -2.424 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.371              -2.371 inst412  " "   -2.371              -2.371 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.274              -2.274 inst439  " "   -2.274              -2.274 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.139              -2.139 CLK  " "   -2.139              -2.139 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 inst482  " "    0.340               0.000 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 inst413  " "    0.384               0.000 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 inst439  " "    0.623               0.000 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 inst412  " "    0.660               0.000 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.924               0.000 CLK  " "    0.924               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 CLK  " "   -3.000              -4.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -43.348 inst482  " "   -2.174             -43.348 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst412  " "   -1.000              -1.000 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst413  " "   -1.000              -1.000 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst439  " "   -1.000              -1.000 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498024 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1478202498071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498093 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498489 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498522 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1478202498527 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.522 " "Worst-case setup slack is -4.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.522            -132.623 inst482  " "   -4.522            -132.623 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.159              -2.159 inst413  " "   -2.159              -2.159 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.106              -2.106 inst412  " "   -2.106              -2.106 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.021              -2.021 inst439  " "   -2.021              -2.021 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.741              -1.741 CLK  " "   -1.741              -1.741 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 inst413  " "    0.341               0.000 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 inst482  " "    0.346               0.000 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 inst439  " "    0.575               0.000 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615               0.000 inst412  " "    0.615               0.000 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 CLK  " "    0.801               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 CLK  " "   -3.000              -4.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -43.348 inst482  " "   -2.174             -43.348 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst412  " "   -1.000              -1.000 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst413  " "   -1.000              -1.000 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst439  " "   -1.000              -1.000 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498537 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1478202498588 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498661 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1478202498663 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.717 " "Worst-case setup slack is -2.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.717             -71.640 inst482  " "   -2.717             -71.640 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.139              -1.139 inst413  " "   -1.139              -1.139 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.103              -1.103 inst412  " "   -1.103              -1.103 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.033              -1.033 inst439  " "   -1.033              -1.033 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.580              -0.580 CLK  " "   -0.580              -0.580 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 inst482  " "    0.170               0.000 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 inst413  " "    0.206               0.000 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 CLK  " "    0.244               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 inst439  " "    0.272               0.000 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 inst412  " "    0.319               0.000 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.148 CLK  " "   -3.000              -4.148 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -41.000 inst482  " "   -1.000             -41.000 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst412  " "   -1.000              -1.000 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst413  " "   -1.000              -1.000 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst439  " "   -1.000              -1.000 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498677 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202499112 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202499112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1087 " "Peak virtual memory: 1087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478202499152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 16:48:19 2016 " "Processing ended: Thu Nov  3 16:48:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478202499152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478202499152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478202499152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202499152 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202500459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478202500460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 16:48:20 2016 " "Processing started: Thu Nov  3 16:48:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478202500460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1478202500460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1478202500460 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_Final_Microprocessador_6_1200mv_85c_slow.vo /home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/ simulation " "Generated file Projeto_Final_Microprocessador_6_1200mv_85c_slow.vo in folder \"/home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478202500838 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_Final_Microprocessador_6_1200mv_0c_slow.vo /home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/ simulation " "Generated file Projeto_Final_Microprocessador_6_1200mv_0c_slow.vo in folder \"/home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478202500868 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_Final_Microprocessador_min_1200mv_0c_fast.vo /home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/ simulation " "Generated file Projeto_Final_Microprocessador_min_1200mv_0c_fast.vo in folder \"/home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478202500897 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_Final_Microprocessador.vo /home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/ simulation " "Generated file Projeto_Final_Microprocessador.vo in folder \"/home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478202500927 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_Final_Microprocessador_6_1200mv_85c_v_slow.sdo /home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/ simulation " "Generated file Projeto_Final_Microprocessador_6_1200mv_85c_v_slow.sdo in folder \"/home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478202500956 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_Final_Microprocessador_6_1200mv_0c_v_slow.sdo /home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/ simulation " "Generated file Projeto_Final_Microprocessador_6_1200mv_0c_v_slow.sdo in folder \"/home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478202500981 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_Final_Microprocessador_min_1200mv_0c_v_fast.sdo /home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/ simulation " "Generated file Projeto_Final_Microprocessador_min_1200mv_0c_v_fast.sdo in folder \"/home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478202501005 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_Final_Microprocessador_v.sdo /home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/ simulation " "Generated file Projeto_Final_Microprocessador_v.sdo in folder \"/home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478202501031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1311 " "Peak virtual memory: 1311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478202501056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 16:48:21 2016 " "Processing ended: Thu Nov  3 16:48:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478202501056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478202501056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478202501056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1478202501056 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Quartus Prime Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1478202501197 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478202468502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478202468503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 16:47:48 2016 " "Processing started: Thu Nov  3 16:47:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478202468503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478202468503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478202468503 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478202468710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Projeto_Final_Microprocessador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Projeto_Final_Microprocessador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projeto_Final_Microprocessador " "Found entity 1: Projeto_Final_Microprocessador" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478202485490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478202485490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/leandro/Documentos/Projeto_Final_Microprocessador/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478202485492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478202485492 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Somador_Completo.bdf " "Can't analyze file -- file Somador_Completo.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1478202485493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto_Final_Microprocessador " "Elaborating entity \"Projeto_Final_Microprocessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478202485560 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst2 " "Block or symbol \"XOR\" of instance \"inst2\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 624 3880 3944 672 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst27 " "Block or symbol \"XOR\" of instance \"inst27\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1080 3872 3936 1128 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst96 " "Block or symbol \"XOR\" of instance \"inst96\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1312 3864 3928 1360 "inst96" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst104 " "Block or symbol \"XOR\" of instance \"inst104\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1624 3864 3928 1672 "inst104" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst116 " "Block or symbol \"XOR\" of instance \"inst116\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2080 3856 3920 2128 "inst116" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst123 " "Block or symbol \"XOR\" of instance \"inst123\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2312 3848 3912 2360 "inst123" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND2 inst316 " "Block or symbol \"NAND2\" of instance \"inst316\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3312 1456 1504 3376 "inst316" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND2 inst318 " "Block or symbol \"NAND2\" of instance \"inst318\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3312 1544 1592 3376 "inst318" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND2 inst327 " "Block or symbol \"NAND2\" of instance \"inst327\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3312 1920 1968 3376 "inst327" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst371 " "Block or symbol \"AND2\" of instance \"inst371\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3016 1064 1128 3064 "inst371" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst372 " "Block or symbol \"AND2\" of instance \"inst372\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3144 1064 1128 3192 "inst372" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478202485970 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst " "Primitive \"GND\" of instance \"inst\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2376 3920 3952 2408 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485977 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst124 " "Primitive \"OR2\" of instance \"inst124\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2352 3848 3912 2400 "inst124" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485977 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst125 " "Primitive \"OR2\" of instance \"inst125\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2336 3760 3824 2384 "inst125" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485977 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst126 " "Primitive \"AND2\" of instance \"inst126\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2352 3608 3672 2400 "inst126" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485977 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst127 " "Primitive \"AND2\" of instance \"inst127\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2400 3608 3672 2448 "inst127" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst128 " "Primitive \"AND2\" of instance \"inst128\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2448 3608 3672 2496 "inst128" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst315 " "Primitive \"NAND2\" of instance \"inst315\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3312 1408 1456 3376 "inst315" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst316 " "Primitive \"NAND2\" of instance \"inst316\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3312 1456 1504 3376 "inst316" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst317 " "Primitive \"NAND2\" of instance \"inst317\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3312 1496 1544 3376 "inst317" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst334 " "Primitive \"OR2\" of instance \"inst334\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3528 1400 1448 3592 "inst334" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst335 " "Primitive \"OR2\" of instance \"inst335\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3528 1448 1496 3592 "inst335" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst336 " "Primitive \"OR2\" of instance \"inst336\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3592 1424 1472 3656 "inst336" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst344 " "Primitive \"NOT\" of instance \"inst344\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3448 1392 1424 3496 "inst344" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst345 " "Primitive \"NOT\" of instance \"inst345\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3448 1424 1456 3496 "inst345" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst346 " "Primitive \"NOT\" of instance \"inst346\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3448 1456 1488 3496 "inst346" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst347 " "Primitive \"NOT\" of instance \"inst347\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3448 1488 1520 3496 "inst347" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst361 " "Primitive \"NOT\" of instance \"inst361\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3664 1432 1464 3712 "inst361" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst410 " "Primitive \"NOT\" of instance \"inst410\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3144 1392 1424 3192 "inst410" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478202485978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst494 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst494\"" {  } { { "Projeto_Final_Microprocessador.bdf" "inst494" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3016 -232 -16 3144 "inst494" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478202485997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst494\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst494\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "/home/leandro/Documentos/Projeto_Final_Microprocessador/RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478202486182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst494\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst494\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "/home/leandro/Documentos/Projeto_Final_Microprocessador/RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478202486184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst494\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst494\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Downloads/uP_Programa.hex " "Parameter \"init_file\" = \"../../Downloads/uP_Programa.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478202486184 ""}  } { { "RAM.v" "" { Text "/home/leandro/Documentos/Projeto_Final_Microprocessador/RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1478202486184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1vj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1vj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1vj1 " "Found entity 1: altsyncram_1vj1" {  } { { "db/altsyncram_1vj1.tdf" "" { Text "/home/leandro/Documentos/Projeto_Final_Microprocessador/db/altsyncram_1vj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478202486251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478202486251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1vj1 RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated " "Elaborating entity \"altsyncram_1vj1\" for hierarchy \"RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/leandro/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478202486251 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst276 " "Converted tri-state buffer \"inst276\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3816 744 792 3848 "inst276" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst277 " "Converted tri-state buffer \"inst277\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3672 744 792 3704 "inst277" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst275 " "Converted tri-state buffer \"inst275\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 4128 752 800 4160 "inst275" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst274 " "Converted tri-state buffer \"inst274\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3984 744 792 4016 "inst274" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst188 " "Converted tri-state buffer \"inst188\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1400 5048 5096 1432 "inst188" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst159 " "Converted tri-state buffer \"inst159\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1936 5040 5088 1968 "inst159" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst158 " "Converted tri-state buffer \"inst158\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2080 5040 5088 2112 "inst158" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst156 " "Converted tri-state buffer \"inst156\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2248 5040 5088 2280 "inst156" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst157 " "Converted tri-state buffer \"inst157\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2392 5048 5096 2424 "inst157" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst187 " "Converted tri-state buffer \"inst187\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1712 5056 5104 1744 "inst187" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst186 " "Converted tri-state buffer \"inst186\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1568 5048 5096 1600 "inst186" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst189 " "Converted tri-state buffer \"inst189\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1256 5048 5096 1288 "inst189" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478202486435 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1478202486435 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst245 S0 " "Converted the fanout from the always-enabled tri-state buffer \"inst245\" to the node \"S0\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1272 6088 6136 1304 "inst245" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst244 S1 " "Converted the fanout from the always-enabled tri-state buffer \"inst244\" to the node \"S1\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1416 6088 6136 1448 "inst244" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst242 S2 " "Converted the fanout from the always-enabled tri-state buffer \"inst242\" to the node \"S2\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1584 6088 6136 1616 "inst242" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst243 S3 " "Converted the fanout from the always-enabled tri-state buffer \"inst243\" to the node \"S3\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1728 6096 6144 1760 "inst243" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst217 S4 " "Converted the fanout from the always-enabled tri-state buffer \"inst217\" to the node \"S4\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1952 6096 6144 1984 "inst217" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst216 S5 " "Converted the fanout from the always-enabled tri-state buffer \"inst216\" to the node \"S5\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2096 6096 6144 2128 "inst216" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst214 S6 " "Converted the fanout from the always-enabled tri-state buffer \"inst214\" to the node \"S6\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2264 6096 6144 2296 "inst214" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst215 S7 " "Converted the fanout from the always-enabled tri-state buffer \"inst215\" to the node \"S7\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2408 6104 6152 2440 "inst215" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst44 inst123 " "Converted the fanout from the always-enabled tri-state buffer \"inst44\" to the node \"inst123\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1752 2352 2400 1784 "inst44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478202486608 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1478202486608 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst43 inst117 " "Converted the fan-out from the tri-state buffer \"inst43\" to the node \"inst117\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1608 2344 2392 1640 "inst43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst45 inst111 " "Converted the fan-out from the tri-state buffer \"inst45\" to the node \"inst111\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1440 2344 2392 1472 "inst45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst46 inst105 " "Converted the fan-out from the tri-state buffer \"inst46\" to the node \"inst105\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1296 2344 2392 1328 "inst46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst70 inst97 " "Converted the fan-out from the tri-state buffer \"inst70\" to the node \"inst97\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1072 2360 2408 1104 "inst70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst69 inst28 " "Converted the fan-out from the tri-state buffer \"inst69\" to the node \"inst28\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 928 2352 2400 960 "inst69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst71 inst22 " "Converted the fan-out from the tri-state buffer \"inst71\" to the node \"inst22\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 760 2352 2400 792 "inst71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst72 inst2 " "Converted the fan-out from the tri-state buffer \"inst72\" to the node \"inst2\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 616 2352 2400 648 "inst72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486609 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1478202486609 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst81 inst235 " "Converted the fan-out from the tri-state buffer \"inst81\" to the node \"inst235\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2768 2800 1840 "inst81" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486610 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst82 inst236 " "Converted the fan-out from the tri-state buffer \"inst82\" to the node \"inst236\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2840 2872 1840 "inst82" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486610 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst83 inst237 " "Converted the fan-out from the tri-state buffer \"inst83\" to the node \"inst237\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2912 2944 1840 "inst83" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486610 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst84 inst238 " "Converted the fan-out from the tri-state buffer \"inst84\" to the node \"inst238\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2984 3016 1840 "inst84" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486610 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst77 RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"inst77\" to the node \"RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2480 2512 1840 "inst77" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486610 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst78 RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"inst78\" to the node \"RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2552 2584 1840 "inst78" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486610 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst79 RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"inst79\" to the node \"RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2624 2656 1840 "inst79" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486610 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst80 RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"inst80\" to the node \"RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2696 2728 1840 "inst80" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478202486610 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1478202486610 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 1712 1776 2960 "inst400" "" } } } } { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 1848 1912 2960 "inst396" "" } } } } { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 1432 1496 2960 "inst404" "" } } } } { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 1568 1632 2960 "inst402" "" } } } } { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 1984 2048 2960 "inst395" "" } } } } { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 2120 2184 2960 "inst394" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1478202486611 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1478202486611 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1478202486768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478202487232 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478202487232 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478202487285 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478202487285 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1478202487285 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1478202487285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478202487285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1266 " "Peak virtual memory: 1266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478202487296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 16:48:07 2016 " "Processing ended: Thu Nov  3 16:48:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478202487296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478202487296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478202487296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478202487296 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1478202488590 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Projeto_Final_Microprocessador EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design Projeto_Final_Microprocessador" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1478202488702 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1478202488736 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1478202488736 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|ram_block1a0 " "Atom \"RAM:inst494\|altsyncram:altsyncram_component\|altsyncram_1vj1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1478202488779 "|Projeto_Final_Microprocessador|RAM:inst494|altsyncram:altsyncram_component|altsyncram_1vj1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1478202488779 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1478202488859 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1478202488865 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1478202488941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1478202488941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1478202488941 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1478202488941 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 0 { 0 ""} 0 255 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1478202488946 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 0 { 0 ""} 0 257 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1478202488946 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 0 { 0 ""} 0 259 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1478202488946 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 0 { 0 ""} 0 261 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1478202488946 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leandro/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 0 { 0 ""} 0 263 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1478202488946 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1478202488946 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1478202488948 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1478202488952 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1478202489112 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto_Final_Microprocessador.sdc " "Synopsys Design Constraints File file not found: 'Projeto_Final_Microprocessador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1478202489287 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1478202489287 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1478202489291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1478202489291 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1478202489292 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst482  " "Automatically promoted node inst482 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1478202489324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst482~0 " "Destination node inst482~0" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1928 1368 1432 2008 "inst482" "" } } } } { "temporary_test_loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 0 { 0 ""} 0 162 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1478202489324 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1478202489324 ""}  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1928 1368 1432 2008 "inst482" "" } } } } { "temporary_test_loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 0 { 0 ""} 0 44 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478202489324 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLEAR_START~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLEAR_START~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1478202489324 ""}  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1656 640 824 1672 "CLEAR_START" "" } } } } { "temporary_test_loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 0 { 0 ""} 0 241 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478202489324 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1478202489528 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1478202489529 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1478202489529 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1478202489530 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1478202489531 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1478202489532 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1478202489532 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1478202489532 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1478202489547 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1478202489547 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1478202489547 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 2.5V 9 8 0 " "Number of I/O pins in group: 17 (unused VREF, 2.5V VCCIO, 9 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1478202489550 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1478202489550 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1478202489550 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478202489551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478202489551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478202489551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478202489551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478202489551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478202489551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478202489551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478202489551 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1478202489551 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1478202489551 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478202489602 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1478202489606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1478202490173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478202490222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1478202490242 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1478202491058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478202491059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1478202491275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/leandro/Documentos/Projeto_Final_Microprocessador/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1478202491919 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1478202491919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1478202492669 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1478202492669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478202492671 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1478202492803 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1478202492811 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1478202492980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1478202492980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1478202493105 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478202493456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leandro/Documentos/Projeto_Final_Microprocessador/output_files/Projeto_Final_Microprocessador.fit.smsg " "Generated suppressed messages file /home/leandro/Documentos/Projeto_Final_Microprocessador/output_files/Projeto_Final_Microprocessador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1478202493757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1373 " "Peak virtual memory: 1373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478202493974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 16:48:13 2016 " "Processing ended: Thu Nov  3 16:48:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478202493974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478202493974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478202493974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1478202493974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478202495641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478202495642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 16:48:15 2016 " "Processing started: Thu Nov  3 16:48:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478202495642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1478202495642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1478202495642 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1478202496221 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1478202496242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1069 " "Peak virtual memory: 1069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478202496341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 16:48:16 2016 " "Processing ended: Thu Nov  3 16:48:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478202496341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478202496341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478202496341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1478202496341 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478202497517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478202497517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 16:48:17 2016 " "Processing started: Thu Nov  3 16:48:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478202497517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador " "Command: quartus_sta Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497517 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1478202497703 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497790 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497831 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497831 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto_Final_Microprocessador.sdc " "Synopsys Design Constraints File file not found: 'Projeto_Final_Microprocessador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497991 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497992 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst482 inst482 " "create_clock -period 1.000 -name inst482 inst482" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1478202497993 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1478202497993 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst439 inst439 " "create_clock -period 1.000 -name inst439 inst439" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1478202497993 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst412 inst412 " "create_clock -period 1.000 -name inst412 inst412" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1478202497993 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst413 inst413 " "create_clock -period 1.000 -name inst413 inst413" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1478202497993 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497993 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202497996 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1478202497997 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1478202498001 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1478202498018 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.060 " "Worst-case setup slack is -5.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.060            -149.256 inst482  " "   -5.060            -149.256 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.424              -2.424 inst413  " "   -2.424              -2.424 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.371              -2.371 inst412  " "   -2.371              -2.371 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.274              -2.274 inst439  " "   -2.274              -2.274 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.139              -2.139 CLK  " "   -2.139              -2.139 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 inst482  " "    0.340               0.000 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 inst413  " "    0.384               0.000 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 inst439  " "    0.623               0.000 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 inst412  " "    0.660               0.000 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.924               0.000 CLK  " "    0.924               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 CLK  " "   -3.000              -4.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -43.348 inst482  " "   -2.174             -43.348 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst412  " "   -1.000              -1.000 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst413  " "   -1.000              -1.000 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst439  " "   -1.000              -1.000 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498024 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1478202498071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498093 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498489 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498522 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1478202498527 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.522 " "Worst-case setup slack is -4.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.522            -132.623 inst482  " "   -4.522            -132.623 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.159              -2.159 inst413  " "   -2.159              -2.159 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.106              -2.106 inst412  " "   -2.106              -2.106 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.021              -2.021 inst439  " "   -2.021              -2.021 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.741              -1.741 CLK  " "   -1.741              -1.741 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 inst413  " "    0.341               0.000 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 inst482  " "    0.346               0.000 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 inst439  " "    0.575               0.000 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615               0.000 inst412  " "    0.615               0.000 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 CLK  " "    0.801               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 CLK  " "   -3.000              -4.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -43.348 inst482  " "   -2.174             -43.348 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst412  " "   -1.000              -1.000 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst413  " "   -1.000              -1.000 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst439  " "   -1.000              -1.000 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498537 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1478202498588 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498661 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1478202498663 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.717 " "Worst-case setup slack is -2.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.717             -71.640 inst482  " "   -2.717             -71.640 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.139              -1.139 inst413  " "   -1.139              -1.139 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.103              -1.103 inst412  " "   -1.103              -1.103 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.033              -1.033 inst439  " "   -1.033              -1.033 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.580              -0.580 CLK  " "   -0.580              -0.580 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 inst482  " "    0.170               0.000 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 inst413  " "    0.206               0.000 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 CLK  " "    0.244               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 inst439  " "    0.272               0.000 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 inst412  " "    0.319               0.000 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.148 CLK  " "   -3.000              -4.148 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -41.000 inst482  " "   -1.000             -41.000 inst482 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst412  " "   -1.000              -1.000 inst412 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst413  " "   -1.000              -1.000 inst413 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst439  " "   -1.000              -1.000 inst439 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478202498677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202498677 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202499112 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202499112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1087 " "Peak virtual memory: 1087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478202499152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 16:48:19 2016 " "Processing ended: Thu Nov  3 16:48:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478202499152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478202499152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478202499152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478202499152 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478202500459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478202500460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 16:48:20 2016 " "Processing started: Thu Nov  3 16:48:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478202500460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1478202500460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1478202500460 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_Final_Microprocessador_6_1200mv_85c_slow.vo /home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/ simulation " "Generated file Projeto_Final_Microprocessador_6_1200mv_85c_slow.vo in folder \"/home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478202500838 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_Final_Microprocessador_6_1200mv_0c_slow.vo /home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/ simulation " "Generated file Projeto_Final_Microprocessador_6_1200mv_0c_slow.vo in folder \"/home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478202500868 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_Final_Microprocessador_min_1200mv_0c_fast.vo /home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/ simulation " "Generated file Projeto_Final_Microprocessador_min_1200mv_0c_fast.vo in folder \"/home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478202500897 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_Final_Microprocessador.vo /home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/ simulation " "Generated file Projeto_Final_Microprocessador.vo in folder \"/home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478202500927 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_Final_Microprocessador_6_1200mv_85c_v_slow.sdo /home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/ simulation " "Generated file Projeto_Final_Microprocessador_6_1200mv_85c_v_slow.sdo in folder \"/home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478202500956 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_Final_Microprocessador_6_1200mv_0c_v_slow.sdo /home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/ simulation " "Generated file Projeto_Final_Microprocessador_6_1200mv_0c_v_slow.sdo in folder \"/home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478202500981 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_Final_Microprocessador_min_1200mv_0c_v_fast.sdo /home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/ simulation " "Generated file Projeto_Final_Microprocessador_min_1200mv_0c_v_fast.sdo in folder \"/home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478202501005 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_Final_Microprocessador_v.sdo /home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/ simulation " "Generated file Projeto_Final_Microprocessador_v.sdo in folder \"/home/leandro/Documentos/Projeto_Final_Microprocessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478202501031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1311 " "Peak virtual memory: 1311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478202501056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 16:48:21 2016 " "Processing ended: Thu Nov  3 16:48:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478202501056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478202501056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478202501056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1478202501056 ""}
