<!DOCTYPE html>
<html>
    <head>
    <title>Von Neumann Architecture</title>
    </head>

<body>
<b><U><p style="text-align:center;font-size:30px;color:blue">## HTML TASK-01 ##</p></U></b>

<body style="background-color:rgb(185, 241, 241)">

<h1><U><p style="color:blue">Von Neumann Architecture:</p></U></h1>

<p style="font-size:20px"><b>**</b>Von Neumann architecture was first published by John von Neumann in 1945.<br>
<b>**</b>His computer architecture design consists of a Control Unit, Arithmetic and Logic Unit (ALU),
Memory Unit, Registers and Inputs/Outputs.<br>
<b>**</b>Von Neumann architecture is based on the stored-program computer concept, where instruction data and program 
data are stored in the same memory.<br>
<b>**</b>This design is still used in most computers produced today.</p>


<h1><U><p style="text-align:center;color:blue">**The Difference Between Von Neumann Architecture and Harvard Achitecture**</p></U></h1>

<table border="1" aign="center" width="100%">
<tr>
 <th><b><p style="text-align:center;font-size:25px;color:blue">Parameters</p></b></th>
 <th><b><p style="text-align:center;font-size:25px;color:blue">Von Neumann Architecture</p></b></th>
 <th><b><p style="text-align:center;font-size:25px;color:blue">Harvard Architecture</p></b></th>
</tr>
<tr>
 <td><p style="font-size:20px"><b>1)</b> Definition</p></td>
 <td><p style="font-size:20px"><b>1)</b> The Von Neumann Architecture is an ancient type of computer architecture 
 that follows the concept a stored-program computer.</p></td>
 <td><p style="font-size:20px"><b>1)</b> The Harvard Architecture is a modern type of computer architecture 
 that follows the concept of the relay-based model by Harvard Mark I.</p></td>
</tr>
<tr>
 <td><p style="font-size:20px"><b>2)</b> Number of Cycles</p></td>
 <td><p style="font-size:20px"><b>2)</b> It requires two clock cycles for executing a single instruction.</p></td>
 <td><p style="font-size:20px"><b>2)</b> It executes any instruction using only one single cycle.</p></td>
</tr> 
<tr>
 <td><p style="font-size:20px"><b>3)</b> Physical Address</p></td>
 <td><p style="font-size:20px"><b>3)</b> It uses one single physical address for accessing and storing both data and instructions.</p></td>
 <td><p style="font-size:20px"><b>3)</b> It uses two separate physical addresses for storing and accessing both instructions and data.</p></td>
</tr>
<tr>
 <td><p style="font-size:20px"><b>4)</b> Buses (Signal Paths)</p></td>
 <td><p style="font-size:20px"><b>4)</b> One common signal path (bus) helps in the transfer of both instruction and data.</p></td>
 <td><p style="font-size:20px"><b>4)</b> It uses separate buses for the transfer of both data and instructions.</p></td>
</tr>  
<tr>
 <td><p style="font-size:20px"><b>5)</b> Requirement  of Space</p></td>
 <td><p style="font-size:20px"><b>5)</b> This architecture basically requires less space.</p></td>
 <td><p style="font-size:20px"><b>5)</b> This architecture comparatively requires more space.</p></td>
</tr> 
<tr>
 <td><p style="font-size:20px"><b>6)</b> Applications</p></td>
 <td><p style="font-size:20px"><b>6)</b> PCs, workstations, notebooks etc.</p></td>
 <td><p style="font-size:20px"><b>6)</b> Microcontrollers, digital signal processing etc.</p></td>
</tr>  
<tr>
 <td><p style="font-size:20px"><b>7)</b> Block Diagram</p></td>
 <td><h2>7)</h2><img src="Von-Neumann-Architecture.jpg"width="600px"Height="350px"></td>
 <td><h2>7)</h2><img src="Harvard-Architecture.jpg"width="550px"Height="350px"></td>
</tr> 
<tr>
 <td><p style="font-size:20px"><b>8)</b> Access to CPU</p></td>
 <td><p style="font-size:20px"><b>8)</b> The CPU is not able to read/write data and access instructions at the same time.</p></td>
 <td><p style="font-size:20px"><b>8)</b> The CPU can easily read/write data as well as access the instructions at any given time.</p></td>
</tr>
<tr>
 <td><p style="font-size:20px"><b>9)</b> Performance offered</p></td>
 <td><p style="font-size:20px"><b>9)</b> Low</p></td>
 <td><p style="font-size:20px"><b>9)</b> Comparatively high</p></td>
</tr> 
<tr>
 <td><p style="font-size:20px"><b>10)</b> Execution Speed</p></td>
 <td><p style="font-size:20px"><b>10)</b> The speed of execution of the Von Neumann Architecture is comparatively slower.</p></td>
 <td><p style="font-size:20px"><b>10)</b> The speed of execution of Harvard Architecture is comparatively faster.</p></td>
</tr>
<tr>
 <td><p style="font-size:20px"><b>11)</b> Cost</p></td>
 <td><p style="font-size:20px"><b>11)</b> It is comparatively cheaper in cost than Harvard Architecture.</p></td>
 <td><p style="font-size:20px"><b>11)</b> It is comparatively more expensive than the Von Neumann Architecture.</p></td>
</tr>
<tr>
 <td><p style="font-size:20px"><b>12)</b> Controlling</p></td>
 <td><p style="font-size:20px"><b>12)</b> The process of controlling becomes comparatively simpler with this architecture.</p></td>
 <td><p style="font-size:20px"><b>12)</b> The process of controlling becomes comparatively complex with this architecture.</p></td>
</tr>
<tr>
 <td><p style="font-size:20px"><b>13)</b> Usage of Space</p></td>
 <td><p style="font-size:20px"><b>13)</b> This architecture does not waste any space.It is because the instruction 
 memory can utilize the left space of the data memory.</p></td>
 <td><p style="font-size:20px"><b>13)</b> This architecture wastes space.It is because the instruction
 memory cannot utilize the left space of the data memory.</p></td>
</tr>   
</table>
</body>
</html>



