#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1256aab10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1256accd0 .scope module, "tb_lenet5" "tb_lenet5" 3 15;
 .timescale -9 -12;
P_0x1256ad0b0 .param/l "CLK" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x1256ad0f0 .param/l "OP_HALT" 1 3 72, C4<11111111>;
P_0x1256ad130 .param/l "OP_SYNC" 1 3 71, C4<00000100>;
P_0x1256ad170 .param/l "OP_TENSOR" 1 3 69, C4<00000001>;
P_0x1256ad1b0 .param/l "OP_VECTOR" 1 3 70, C4<00000010>;
P_0x1256ad1f0 .param/l "SRAM_WIDTH" 0 3 18, +C4<00000000000000000000000100000000>;
P_0x1256ad230 .param/l "SYNC_MXU" 1 3 78, C4<00000001>;
P_0x1256ad270 .param/l "SYNC_VPU" 1 3 79, C4<00000010>;
P_0x1256ad2b0 .param/l "VOP_ADD" 1 3 73, C4<00000001>;
P_0x1256ad2f0 .param/l "VOP_LOAD" 1 3 76, C4<00110000>;
P_0x1256ad330 .param/l "VOP_MAX" 1 3 75, C4<00100001>;
P_0x1256ad370 .param/l "VOP_RELU" 1 3 74, C4<00010000>;
P_0x1256ad3b0 .param/l "VOP_STORE" 1 3 77, C4<00110001>;
v0x60000287ec70_0 .net "axi_araddr", 39 0, L_0x600003122840;  1 drivers
v0x60000287ed00_0 .net "axi_arlen", 7 0, L_0x6000031228b0;  1 drivers
v0x60000287ed90_0 .var "axi_arready", 0 0;
v0x60000287ee20_0 .net "axi_arvalid", 0 0, L_0x600003122990;  1 drivers
v0x60000287eeb0_0 .net "axi_awaddr", 39 0, L_0x6000031225a0;  1 drivers
v0x60000287ef40_0 .net "axi_awlen", 7 0, L_0x600003122610;  1 drivers
v0x60000287efd0_0 .var "axi_awready", 0 0;
v0x60000287f060_0 .net "axi_awvalid", 0 0, L_0x600003122680;  1 drivers
L_0x12809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000287f0f0_0 .net "axi_bready", 0 0, L_0x12809a968;  1 drivers
v0x60000287f180_0 .var "axi_bresp", 1 0;
v0x60000287f210_0 .var "axi_bvalid", 0 0;
v0x60000287f2a0_0 .var "axi_rdata", 255 0;
v0x60000287f330_0 .var "axi_rlast", 0 0;
v0x60000287f3c0_0 .net "axi_rready", 0 0, L_0x600003122a00;  1 drivers
v0x60000287f450_0 .var "axi_rvalid", 0 0;
v0x60000287f4e0_0 .net "axi_wdata", 255 0, L_0x6000031226f0;  1 drivers
v0x60000287f570_0 .net "axi_wlast", 0 0, L_0x600003122760;  1 drivers
v0x60000287f600_0 .var "axi_wready", 0 0;
v0x60000287f690_0 .net "axi_wvalid", 0 0, L_0x6000031227d0;  1 drivers
v0x60000287f720_0 .var "clk", 0 0;
v0x60000287f7b0_0 .var/i "errors", 31 0;
v0x60000287f840_0 .var "global_sync_in", 0 0;
v0x60000287f8d0_0 .var/i "i", 31 0;
v0x60000287f960_0 .var "noc_rx_addr", 19 0;
v0x60000287f9f0_0 .var "noc_rx_data", 255 0;
v0x60000287fa80_0 .var "noc_rx_is_instr", 0 0;
v0x60000287fb10_0 .net "noc_rx_ready", 0 0, L_0x600002b36e40;  1 drivers
v0x60000287fba0_0 .var "noc_rx_valid", 0 0;
L_0x12809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000287fc30_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  1 drivers
L_0x12809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000287fcc0_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  1 drivers
v0x60000287fd50_0 .var "noc_tx_ready", 0 0;
L_0x12809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000287fde0_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  1 drivers
v0x60000287fe70_0 .var "rst_n", 0 0;
v0x60000287ff00_0 .var "sync_grant", 0 0;
v0x600002870000_0 .net "sync_request", 0 0, L_0x60000312e760;  1 drivers
v0x600002870090_0 .net "tpc_busy", 0 0, L_0x60000312e920;  1 drivers
v0x600002870120_0 .net "tpc_done", 0 0, L_0x60000312e7d0;  1 drivers
v0x6000028701b0_0 .net "tpc_error", 0 0, L_0x60000312e6f0;  1 drivers
v0x600002870240_0 .var "tpc_start", 0 0;
v0x6000028702d0_0 .var "tpc_start_pc", 19 0;
v0x600002870360_0 .var/s "val", 31 0;
E_0x600000f647c0 .event negedge, v0x600002818090_0;
S_0x12569ced0 .scope module, "dut" "tensor_processing_cluster" 3 53, 4 15 0, S_0x1256accd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x125810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x125810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x125810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x125810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x125810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x125810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x125810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x125810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x125810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x125810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x125810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x125810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x125810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000001000000000>;
P_0x125810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x125810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x125810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x125811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x60000312f6b0 .functor BUFZ 1, v0x60000287c3f0_0, C4<0>, C4<0>, C4<0>;
L_0x600003121ea0 .functor OR 1, L_0x600002b33ca0, L_0x600002b33e80, C4<0>, C4<0>;
L_0x600003121f10 .functor AND 1, L_0x600003121e30, L_0x600003121ea0, C4<1>, C4<1>;
L_0x600003121f80 .functor BUFZ 1, v0x60000287d440_0, C4<0>, C4<0>, C4<0>;
L_0x600003121ff0 .functor BUFZ 1, v0x60000287cf30_0, C4<0>, C4<0>, C4<0>;
L_0x600003122bc0 .functor AND 1, v0x60000287fba0_0, L_0x600002b36e40, C4<1>, C4<1>;
L_0x600003122c30 .functor AND 1, L_0x600003122bc0, L_0x600002b36ee0, C4<1>, C4<1>;
v0x60000287a370_0 .net *"_ivl_24", 19 0, L_0x600002b335c0;  1 drivers
L_0x12809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000287a400_0 .net *"_ivl_27", 3 0, L_0x12809a530;  1 drivers
v0x60000287a490_0 .net *"_ivl_28", 19 0, L_0x600002b33660;  1 drivers
L_0x12809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000287a520_0 .net *"_ivl_31", 14 0, L_0x12809a578;  1 drivers
L_0x12809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000287a5b0_0 .net/2u *"_ivl_34", 2 0, L_0x12809a5c0;  1 drivers
v0x60000287a640_0 .net *"_ivl_38", 19 0, L_0x600002b33840;  1 drivers
L_0x12809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000287a6d0_0 .net *"_ivl_41", 3 0, L_0x12809a608;  1 drivers
v0x60000287a760_0 .net *"_ivl_42", 19 0, L_0x600002b338e0;  1 drivers
L_0x12809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000287a7f0_0 .net *"_ivl_45", 3 0, L_0x12809a650;  1 drivers
L_0x12809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000287a880_0 .net/2u *"_ivl_48", 2 0, L_0x12809a698;  1 drivers
v0x60000287a910_0 .net *"_ivl_52", 19 0, L_0x600002b33ac0;  1 drivers
L_0x12809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000287a9a0_0 .net *"_ivl_55", 3 0, L_0x12809a6e0;  1 drivers
v0x60000287aa30_0 .net *"_ivl_56", 19 0, L_0x600002b33b60;  1 drivers
L_0x12809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000287aac0_0 .net *"_ivl_59", 3 0, L_0x12809a728;  1 drivers
L_0x12809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000287ab50_0 .net *"_ivl_63", 127 0, L_0x12809a770;  1 drivers
v0x60000287abe0_0 .net *"_ivl_65", 127 0, L_0x600002b33d40;  1 drivers
L_0x12809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000287ac70_0 .net/2u *"_ivl_68", 2 0, L_0x12809a7b8;  1 drivers
v0x60000287ad00_0 .net *"_ivl_70", 0 0, L_0x600002b33ca0;  1 drivers
L_0x12809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000287ad90_0 .net/2u *"_ivl_72", 2 0, L_0x12809a800;  1 drivers
v0x60000287ae20_0 .net *"_ivl_74", 0 0, L_0x600002b33e80;  1 drivers
v0x60000287aeb0_0 .net *"_ivl_77", 0 0, L_0x600003121ea0;  1 drivers
v0x60000287af40_0 .net *"_ivl_87", 0 0, L_0x600003122bc0;  1 drivers
v0x60000287afd0_0 .net *"_ivl_89", 0 0, L_0x600002b36ee0;  1 drivers
v0x60000287b060_0 .var "act_data_d", 31 0;
v0x60000287b0f0_0 .var "act_valid_d", 0 0;
v0x60000287b180_0 .var "act_valid_d2", 0 0;
v0x60000287b210_0 .net "axi_araddr", 39 0, L_0x600003122840;  alias, 1 drivers
v0x60000287b2a0_0 .net "axi_arlen", 7 0, L_0x6000031228b0;  alias, 1 drivers
v0x60000287b330_0 .net "axi_arready", 0 0, v0x60000287ed90_0;  1 drivers
v0x60000287b3c0_0 .net "axi_arvalid", 0 0, L_0x600003122990;  alias, 1 drivers
v0x60000287b450_0 .net "axi_awaddr", 39 0, L_0x6000031225a0;  alias, 1 drivers
v0x60000287b4e0_0 .net "axi_awlen", 7 0, L_0x600003122610;  alias, 1 drivers
v0x60000287b570_0 .net "axi_awready", 0 0, v0x60000287efd0_0;  1 drivers
v0x60000287b600_0 .net "axi_awvalid", 0 0, L_0x600003122680;  alias, 1 drivers
v0x60000287b690_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x60000287b720_0 .net "axi_bresp", 1 0, v0x60000287f180_0;  1 drivers
v0x60000287b7b0_0 .net "axi_bvalid", 0 0, v0x60000287f210_0;  1 drivers
v0x60000287b840_0 .net "axi_rdata", 255 0, v0x60000287f2a0_0;  1 drivers
v0x60000287b8d0_0 .net "axi_rlast", 0 0, v0x60000287f330_0;  1 drivers
v0x60000287b960_0 .net "axi_rready", 0 0, L_0x600003122a00;  alias, 1 drivers
v0x60000287b9f0_0 .net "axi_rvalid", 0 0, v0x60000287f450_0;  1 drivers
v0x60000287ba80_0 .net "axi_wdata", 255 0, L_0x6000031226f0;  alias, 1 drivers
v0x60000287bb10_0 .net "axi_wlast", 0 0, L_0x600003122760;  alias, 1 drivers
v0x60000287bba0_0 .net "axi_wready", 0 0, v0x60000287f600_0;  1 drivers
v0x60000287bc30_0 .net "axi_wvalid", 0 0, L_0x6000031227d0;  alias, 1 drivers
v0x60000287bcc0_0 .net "clk", 0 0, v0x60000287f720_0;  1 drivers
v0x60000287bd50_0 .net "dma_lcp_done", 0 0, L_0x600003122370;  1 drivers
v0x60000287bde0_0 .net "dma_lcp_ready", 0 0, L_0x600002b35f40;  1 drivers
v0x60000287be70_0 .net "dma_sram_addr", 19 0, v0x600002818e10_0;  1 drivers
v0x60000287bf00_0 .net "dma_sram_rdata", 255 0, L_0x600003122b50;  1 drivers
v0x60000287c000_0 .net "dma_sram_re", 0 0, L_0x600003122530;  1 drivers
v0x60000287c090_0 .net "dma_sram_ready", 0 0, L_0x600002b36da0;  1 drivers
v0x60000287c120_0 .net "dma_sram_wdata", 255 0, L_0x600003122450;  1 drivers
v0x60000287c1b0_0 .net "dma_sram_we", 0 0, L_0x6000031224c0;  1 drivers
v0x60000287c240_0 .net "global_sync_in", 0 0, v0x60000287f840_0;  1 drivers
v0x60000287c2d0 .array "instr_mem", 4095 0, 127 0;
v0x60000287c360_0 .var "instr_rdata_reg", 127 0;
v0x60000287c3f0_0 .var "instr_valid_reg", 0 0;
v0x60000287c480_0 .net "lcp_dma_cmd", 127 0, v0x60000281a910_0;  1 drivers
v0x60000287c510_0 .net "lcp_dma_valid", 0 0, L_0x60000312ea00;  1 drivers
v0x60000287c5a0_0 .net "lcp_imem_addr", 19 0, L_0x60000312f480;  1 drivers
v0x60000287c630_0 .net "lcp_imem_data", 127 0, v0x60000287c360_0;  1 drivers
v0x60000287c6c0_0 .net "lcp_imem_re", 0 0, L_0x60000312f4f0;  1 drivers
v0x60000287c750_0 .net "lcp_imem_valid", 0 0, L_0x60000312f6b0;  1 drivers
v0x60000287c7e0_0 .net "lcp_mxu_cmd", 127 0, v0x60000281b600_0;  1 drivers
v0x60000287c870_0 .net "lcp_mxu_valid", 0 0, L_0x60000312eca0;  1 drivers
v0x60000287c900_0 .net "lcp_vpu_cmd", 127 0, v0x60000281c240_0;  1 drivers
v0x60000287c990_0 .net "lcp_vpu_valid", 0 0, L_0x60000312eae0;  1 drivers
v0x60000287ca20_0 .net "mxu_a_addr", 19 0, L_0x600002b33980;  1 drivers
v0x60000287cab0_0 .net "mxu_a_rdata", 255 0, L_0x600003122a70;  1 drivers
v0x60000287cb40_0 .net "mxu_a_re", 0 0, L_0x600002b33a20;  1 drivers
v0x60000287cbd0_0 .net "mxu_a_ready", 0 0, L_0x600002b36c60;  1 drivers
v0x60000287cc60_0 .net "mxu_cfg_k", 15 0, L_0x600002b3d900;  1 drivers
v0x60000287ccf0_0 .net "mxu_cfg_m", 15 0, L_0x600002b3d7c0;  1 drivers
v0x60000287cd80_0 .net "mxu_cfg_n", 15 0, L_0x600002b3d860;  1 drivers
v0x60000287ce10_0 .var "mxu_col_cnt", 4 0;
v0x60000287cea0_0 .var "mxu_cycle_cnt", 15 0;
v0x60000287cf30_0 .var "mxu_done_reg", 0 0;
v0x60000287cfc0_0 .net "mxu_dst_addr", 15 0, L_0x600002b3d5e0;  1 drivers
v0x60000287d050_0 .net "mxu_lcp_done", 0 0, L_0x600003121ff0;  1 drivers
v0x60000287d0e0_0 .net "mxu_lcp_ready", 0 0, L_0x600003121f80;  1 drivers
v0x60000287d170_0 .net "mxu_o_addr", 19 0, L_0x600002b33c00;  1 drivers
v0x60000287d200_0 .net "mxu_o_ready", 0 0, L_0x600002b36d00;  1 drivers
v0x60000287d290_0 .net "mxu_o_wdata", 255 0, L_0x600002b33de0;  1 drivers
v0x60000287d320_0 .net "mxu_o_we", 0 0, L_0x600003121f10;  1 drivers
v0x60000287d3b0_0 .var "mxu_out_cnt", 15 0;
v0x60000287d440_0 .var "mxu_ready_reg", 0 0;
v0x60000287d4d0_0 .net "mxu_src0_addr", 15 0, L_0x600002b3d680;  1 drivers
v0x60000287d560_0 .net "mxu_src1_addr", 15 0, L_0x600002b3d720;  1 drivers
v0x60000287d5f0_0 .var "mxu_start_array", 0 0;
v0x60000287d680_0 .var "mxu_start_array_d", 0 0;
v0x60000287d710_0 .var "mxu_state", 2 0;
v0x60000287d7a0_0 .net "mxu_subop", 7 0, L_0x600002b3d540;  1 drivers
v0x60000287d830_0 .net "mxu_w_addr", 19 0, L_0x600002b33700;  1 drivers
v0x60000287d8c0_0 .net "mxu_w_rdata", 255 0, v0x6000028078d0_0;  1 drivers
v0x60000287d950_0 .net "mxu_w_re", 0 0, L_0x600002b337a0;  1 drivers
v0x60000287d9e0_0 .net "mxu_w_ready", 0 0, L_0x600002b36b20;  1 drivers
v0x60000287da70_0 .net "noc_data_write", 0 0, L_0x600003122c30;  1 drivers
v0x60000287db00_0 .net "noc_rx_addr", 19 0, v0x60000287f960_0;  1 drivers
v0x60000287db90_0 .net "noc_rx_data", 255 0, v0x60000287f9f0_0;  1 drivers
v0x60000287dc20_0 .net "noc_rx_is_instr", 0 0, v0x60000287fa80_0;  1 drivers
v0x60000287dcb0_0 .net "noc_rx_ready", 0 0, L_0x600002b36e40;  alias, 1 drivers
v0x60000287dd40_0 .net "noc_rx_valid", 0 0, v0x60000287fba0_0;  1 drivers
v0x60000287ddd0_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  alias, 1 drivers
v0x60000287de60_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  alias, 1 drivers
v0x60000287def0_0 .net "noc_tx_ready", 0 0, v0x60000287fd50_0;  1 drivers
v0x60000287df80_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  alias, 1 drivers
v0x60000287e010_0 .net "rst_n", 0 0, v0x60000287fe70_0;  1 drivers
v0x60000287e0a0_0 .net "sync_grant", 0 0, v0x60000287ff00_0;  1 drivers
v0x60000287e130_0 .net "sync_request", 0 0, L_0x60000312e760;  alias, 1 drivers
v0x60000287e1c0_0 .net "systolic_busy", 0 0, L_0x600003121d50;  1 drivers
v0x60000287e250_0 .net "systolic_done", 0 0, L_0x600002b330c0;  1 drivers
v0x60000287e2e0_0 .net "systolic_result", 127 0, L_0x600002b32c60;  1 drivers
v0x60000287e370_0 .net "systolic_result_valid", 0 0, L_0x600003121e30;  1 drivers
v0x60000287e400_0 .net "tpc_busy", 0 0, L_0x60000312e920;  alias, 1 drivers
v0x60000287e490_0 .net "tpc_done", 0 0, L_0x60000312e7d0;  alias, 1 drivers
v0x60000287e520_0 .net "tpc_error", 0 0, L_0x60000312e6f0;  alias, 1 drivers
v0x60000287e5b0_0 .net "tpc_start", 0 0, v0x600002870240_0;  1 drivers
v0x60000287e640_0 .net "tpc_start_pc", 19 0, v0x6000028702d0_0;  1 drivers
v0x60000287e6d0_0 .net "vpu_lcp_done", 0 0, L_0x600003122140;  1 drivers
v0x60000287e760_0 .net "vpu_lcp_ready", 0 0, L_0x600002b35a40;  1 drivers
v0x60000287e7f0_0 .net "vpu_sram_addr", 19 0, v0x600002879710_0;  1 drivers
v0x60000287e880_0 .net "vpu_sram_rdata", 255 0, L_0x600003122ae0;  1 drivers
v0x60000287e910_0 .net "vpu_sram_re", 0 0, L_0x600003122300;  1 drivers
v0x60000287e9a0_0 .net "vpu_sram_ready", 0 0, L_0x600002b36bc0;  1 drivers
v0x60000287ea30_0 .net "vpu_sram_wdata", 255 0, L_0x600003122220;  1 drivers
v0x60000287eac0_0 .net "vpu_sram_we", 0 0, L_0x600003122290;  1 drivers
v0x60000287eb50_0 .var "weight_load_col_d", 1 0;
v0x60000287ebe0_0 .var "weight_load_en_d", 0 0;
L_0x600002b3d540 .part v0x60000281b600_0, 112, 8;
L_0x600002b3d5e0 .part v0x60000281b600_0, 96, 16;
L_0x600002b3d680 .part v0x60000281b600_0, 80, 16;
L_0x600002b3d720 .part v0x60000281b600_0, 64, 16;
L_0x600002b3d7c0 .part v0x60000281b600_0, 48, 16;
L_0x600002b3d860 .part v0x60000281b600_0, 32, 16;
L_0x600002b3d900 .part v0x60000281b600_0, 16, 16;
L_0x600002b33520 .part v0x6000028078d0_0, 0, 32;
L_0x600002b335c0 .concat [ 16 4 0 0], L_0x600002b3d720, L_0x12809a530;
L_0x600002b33660 .concat [ 5 15 0 0], v0x60000287ce10_0, L_0x12809a578;
L_0x600002b33700 .arith/sum 20, L_0x600002b335c0, L_0x600002b33660;
L_0x600002b337a0 .cmp/eq 3, v0x60000287d710_0, L_0x12809a5c0;
L_0x600002b33840 .concat [ 16 4 0 0], L_0x600002b3d680, L_0x12809a608;
L_0x600002b338e0 .concat [ 16 4 0 0], v0x60000287cea0_0, L_0x12809a650;
L_0x600002b33980 .arith/sum 20, L_0x600002b33840, L_0x600002b338e0;
L_0x600002b33a20 .cmp/eq 3, v0x60000287d710_0, L_0x12809a698;
L_0x600002b33ac0 .concat [ 16 4 0 0], L_0x600002b3d5e0, L_0x12809a6e0;
L_0x600002b33b60 .concat [ 16 4 0 0], v0x60000287d3b0_0, L_0x12809a728;
L_0x600002b33c00 .arith/sum 20, L_0x600002b33ac0, L_0x600002b33b60;
L_0x600002b33d40 .part L_0x600002b32c60, 0, 128;
L_0x600002b33de0 .concat [ 128 128 0 0], L_0x600002b33d40, L_0x12809a770;
L_0x600002b33ca0 .cmp/eq 3, v0x60000287d710_0, L_0x12809a7b8;
L_0x600002b33e80 .cmp/eq 3, v0x60000287d710_0, L_0x12809a800;
L_0x600002b36e40 .reduce/nor L_0x60000312e920;
L_0x600002b36ee0 .reduce/nor v0x60000287fa80_0;
S_0x1256ab0d0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x12569ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12581fa00 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x12581fa40 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x12581fa80 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x12581fac0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x12581fb00 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x12581fb40 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x12581fb80 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x12581fbc0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x12581fc00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x12581fc40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x12581fc80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x12581fcc0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x12581fd00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x12581fd40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x12581fd80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x12581fdc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x12581fe00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x12581fe40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x12581fe80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x12581fec0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x12581ff00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600003122370 .functor BUFZ 1, v0x600002818510_0, C4<0>, C4<0>, C4<0>;
L_0x600003122450 .functor BUFZ 256, v0x600002819170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000031224c0 .functor BUFZ 1, v0x600002819290_0, C4<0>, C4<0>, C4<0>;
L_0x600003122530 .functor BUFZ 1, v0x600002818fc0_0, C4<0>, C4<0>, C4<0>;
L_0x6000031225a0 .functor BUFZ 40, v0x600002827450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003122610 .functor BUFZ 8, v0x600002827570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003122680 .functor BUFZ 1, v0x600002827720_0, C4<0>, C4<0>, C4<0>;
L_0x6000031226f0 .functor BUFZ 256, v0x600002827cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003122760 .functor BUFZ 1, v0x600002827de0_0, C4<0>, C4<0>, C4<0>;
L_0x6000031227d0 .functor BUFZ 1, v0x6000028206c0_0, C4<0>, C4<0>, C4<0>;
L_0x600003122840 .functor BUFZ 40, v0x600002827060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000031228b0 .functor BUFZ 8, v0x600002827180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003122990 .functor BUFZ 1, v0x600002827330_0, C4<0>, C4<0>, C4<0>;
L_0x600003122a00 .functor BUFZ 1, v0x600002827b10_0, C4<0>, C4<0>, C4<0>;
L_0x12809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002826f40_0 .net/2u *"_ivl_14", 3 0, L_0x12809a920;  1 drivers
v0x600002826fd0_0 .net "axi_araddr", 39 0, L_0x600003122840;  alias, 1 drivers
v0x600002827060_0 .var "axi_araddr_reg", 39 0;
v0x6000028270f0_0 .net "axi_arlen", 7 0, L_0x6000031228b0;  alias, 1 drivers
v0x600002827180_0 .var "axi_arlen_reg", 7 0;
v0x600002827210_0 .net "axi_arready", 0 0, v0x60000287ed90_0;  alias, 1 drivers
v0x6000028272a0_0 .net "axi_arvalid", 0 0, L_0x600003122990;  alias, 1 drivers
v0x600002827330_0 .var "axi_arvalid_reg", 0 0;
v0x6000028273c0_0 .net "axi_awaddr", 39 0, L_0x6000031225a0;  alias, 1 drivers
v0x600002827450_0 .var "axi_awaddr_reg", 39 0;
v0x6000028274e0_0 .net "axi_awlen", 7 0, L_0x600003122610;  alias, 1 drivers
v0x600002827570_0 .var "axi_awlen_reg", 7 0;
v0x600002827600_0 .net "axi_awready", 0 0, v0x60000287efd0_0;  alias, 1 drivers
v0x600002827690_0 .net "axi_awvalid", 0 0, L_0x600003122680;  alias, 1 drivers
v0x600002827720_0 .var "axi_awvalid_reg", 0 0;
v0x6000028277b0_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x600002827840_0 .net "axi_bresp", 1 0, v0x60000287f180_0;  alias, 1 drivers
v0x6000028278d0_0 .net "axi_bvalid", 0 0, v0x60000287f210_0;  alias, 1 drivers
v0x600002827960_0 .net "axi_rdata", 255 0, v0x60000287f2a0_0;  alias, 1 drivers
v0x6000028279f0_0 .net "axi_rlast", 0 0, v0x60000287f330_0;  alias, 1 drivers
v0x600002827a80_0 .net "axi_rready", 0 0, L_0x600003122a00;  alias, 1 drivers
v0x600002827b10_0 .var "axi_rready_reg", 0 0;
v0x600002827ba0_0 .net "axi_rvalid", 0 0, v0x60000287f450_0;  alias, 1 drivers
v0x600002827c30_0 .net "axi_wdata", 255 0, L_0x6000031226f0;  alias, 1 drivers
v0x600002827cc0_0 .var "axi_wdata_reg", 255 0;
v0x600002827d50_0 .net "axi_wlast", 0 0, L_0x600003122760;  alias, 1 drivers
v0x600002827de0_0 .var "axi_wlast_reg", 0 0;
v0x600002827e70_0 .net "axi_wready", 0 0, v0x60000287f600_0;  alias, 1 drivers
v0x600002827f00_0 .net "axi_wvalid", 0 0, L_0x6000031227d0;  alias, 1 drivers
v0x6000028206c0_0 .var "axi_wvalid_reg", 0 0;
v0x600002820630_0 .net "cfg_cols", 11 0, L_0x600002b35d60;  1 drivers
v0x600002818000_0 .net "cfg_rows", 11 0, L_0x600002b35cc0;  1 drivers
v0x600002818090_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x600002818120_0 .net "cmd", 127 0, v0x60000281a910_0;  alias, 1 drivers
v0x6000028181b0_0 .net "cmd_done", 0 0, L_0x600003122370;  alias, 1 drivers
v0x600002818240_0 .net "cmd_ready", 0 0, L_0x600002b35f40;  alias, 1 drivers
v0x6000028182d0_0 .net "cmd_valid", 0 0, L_0x60000312ea00;  alias, 1 drivers
v0x600002818360_0 .var "col_count", 11 0;
v0x6000028183f0_0 .var "cols_cfg", 11 0;
v0x600002818480_0 .var "data_buf", 255 0;
v0x600002818510_0 .var "done_reg", 0 0;
v0x6000028185a0_0 .net "ext_addr", 39 0, L_0x600002b35b80;  1 drivers
v0x600002818630_0 .var "ext_base", 39 0;
v0x6000028186c0_0 .var "ext_ptr", 39 0;
v0x600002818750_0 .net "ext_stride", 11 0, L_0x600002b35e00;  1 drivers
v0x6000028187e0_0 .var "ext_stride_cfg", 11 0;
v0x600002818870_0 .net "int_addr", 19 0, L_0x600002b35c20;  1 drivers
v0x600002818900_0 .var "int_base", 19 0;
v0x600002818990_0 .var "int_ptr", 19 0;
v0x600002818a20_0 .net "int_stride", 11 0, L_0x600002b35ea0;  1 drivers
v0x600002818ab0_0 .var "int_stride_cfg", 11 0;
v0x600002818b40_0 .var "op_type", 7 0;
v0x600002818bd0_0 .var "row_count", 11 0;
v0x600002818c60_0 .var "rows_cfg", 11 0;
v0x600002818cf0_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x600002818d80_0 .net "sram_addr", 19 0, v0x600002818e10_0;  alias, 1 drivers
v0x600002818e10_0 .var "sram_addr_reg", 19 0;
v0x600002818ea0_0 .net "sram_rdata", 255 0, L_0x600003122b50;  alias, 1 drivers
v0x600002818f30_0 .net "sram_re", 0 0, L_0x600003122530;  alias, 1 drivers
v0x600002818fc0_0 .var "sram_re_reg", 0 0;
v0x600002819050_0 .net "sram_ready", 0 0, L_0x600002b36da0;  alias, 1 drivers
v0x6000028190e0_0 .net "sram_wdata", 255 0, L_0x600003122450;  alias, 1 drivers
v0x600002819170_0 .var "sram_wdata_reg", 255 0;
v0x600002819200_0 .net "sram_we", 0 0, L_0x6000031224c0;  alias, 1 drivers
v0x600002819290_0 .var "sram_we_reg", 0 0;
v0x600002819320_0 .var "state", 3 0;
v0x6000028193b0_0 .net "subop", 7 0, L_0x600002b35ae0;  1 drivers
E_0x600000f65180/0 .event negedge, v0x600002818cf0_0;
E_0x600000f65180/1 .event posedge, v0x600002818090_0;
E_0x600000f65180 .event/or E_0x600000f65180/0, E_0x600000f65180/1;
L_0x600002b35ae0 .part v0x60000281a910_0, 112, 8;
L_0x600002b35b80 .part v0x60000281a910_0, 72, 40;
L_0x600002b35c20 .part v0x60000281a910_0, 52, 20;
L_0x600002b35cc0 .part v0x60000281a910_0, 40, 12;
L_0x600002b35d60 .part v0x60000281a910_0, 28, 12;
L_0x600002b35e00 .part v0x60000281a910_0, 16, 12;
L_0x600002b35ea0 .part v0x60000281a910_0, 4, 12;
L_0x600002b35f40 .cmp/eq 4, v0x600002819320_0, L_0x12809a920;
S_0x12566de80 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x12569ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x125825400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x125825440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x125825480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x1258254c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x125825500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x125825540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x125825580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x1258255c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x125825600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x125825640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x125825680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x1258256c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x125825700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x125825740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x125825780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x1258257c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x125825800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x125825840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x125825880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1258258c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x125825900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x125825940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x125825980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1258259c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x125825a00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x125825a40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x125825a80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x60000312f790 .functor AND 1, L_0x600002b3cb40, L_0x600002b3cc80, C4<1>, C4<1>;
L_0x60000312f410 .functor AND 1, L_0x60000312f790, L_0x600002b3c820, C4<1>, C4<1>;
L_0x60000312f480 .functor BUFZ 20, v0x60000281af40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000312f4f0 .functor BUFZ 1, v0x60000281b0f0_0, C4<0>, C4<0>, C4<0>;
L_0x60000312eca0 .functor BUFZ 1, v0x60000281b840_0, C4<0>, C4<0>, C4<0>;
L_0x60000312eae0 .functor BUFZ 1, v0x60000281c480_0, C4<0>, C4<0>, C4<0>;
L_0x60000312ea00 .functor BUFZ 1, v0x60000281ab50_0, C4<0>, C4<0>, C4<0>;
L_0x60000312e8b0 .functor AND 1, L_0x600002b3d2c0, L_0x600002b3d360, C4<1>, C4<1>;
L_0x60000312e920 .functor AND 1, L_0x60000312e8b0, L_0x600002b3d400, C4<1>, C4<1>;
L_0x60000312e7d0 .functor BUFZ 1, v0x60000281ac70_0, C4<0>, C4<0>, C4<0>;
L_0x60000312e6f0 .functor BUFZ 1, v0x60000281ad90_0, C4<0>, C4<0>, C4<0>;
L_0x60000312e760 .functor BUFZ 1, v0x60000281c090_0, C4<0>, C4<0>, C4<0>;
L_0x128098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028194d0_0 .net *"_ivl_11", 23 0, L_0x128098010;  1 drivers
L_0x128098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002819560_0 .net/2u *"_ivl_12", 31 0, L_0x128098058;  1 drivers
v0x6000028195f0_0 .net *"_ivl_14", 0 0, L_0x600002b3cb40;  1 drivers
v0x600002819680_0 .net *"_ivl_16", 31 0, L_0x600002b3cbe0;  1 drivers
L_0x1280980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002819710_0 .net *"_ivl_19", 23 0, L_0x1280980a0;  1 drivers
L_0x1280980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028197a0_0 .net/2u *"_ivl_20", 31 0, L_0x1280980e8;  1 drivers
v0x600002819830_0 .net *"_ivl_22", 0 0, L_0x600002b3cc80;  1 drivers
v0x6000028198c0_0 .net *"_ivl_25", 0 0, L_0x60000312f790;  1 drivers
v0x600002819950_0 .net *"_ivl_26", 31 0, L_0x600002b3cd20;  1 drivers
L_0x128098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028199e0_0 .net *"_ivl_29", 23 0, L_0x128098130;  1 drivers
L_0x128098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002819a70_0 .net/2u *"_ivl_30", 31 0, L_0x128098178;  1 drivers
v0x600002819b00_0 .net *"_ivl_32", 0 0, L_0x600002b3c820;  1 drivers
v0x600002819b90_0 .net *"_ivl_36", 31 0, L_0x600002b3c640;  1 drivers
L_0x1280981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002819c20_0 .net *"_ivl_39", 23 0, L_0x1280981c0;  1 drivers
L_0x128098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002819cb0_0 .net/2u *"_ivl_40", 31 0, L_0x128098208;  1 drivers
v0x600002819d40_0 .net *"_ivl_44", 31 0, L_0x600002b3c500;  1 drivers
L_0x128098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002819dd0_0 .net *"_ivl_47", 23 0, L_0x128098250;  1 drivers
L_0x128098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002819e60_0 .net/2u *"_ivl_48", 31 0, L_0x128098298;  1 drivers
v0x600002819ef0_0 .net *"_ivl_52", 31 0, L_0x600002b3d180;  1 drivers
L_0x1280982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002819f80_0 .net *"_ivl_55", 23 0, L_0x1280982e0;  1 drivers
L_0x128098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000281a010_0 .net/2u *"_ivl_56", 31 0, L_0x128098328;  1 drivers
L_0x128098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000281a0a0_0 .net/2u *"_ivl_76", 3 0, L_0x128098370;  1 drivers
v0x60000281a130_0 .net *"_ivl_78", 0 0, L_0x600002b3d2c0;  1 drivers
v0x60000281a1c0_0 .net *"_ivl_8", 31 0, L_0x600002b3caa0;  1 drivers
L_0x1280983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000281a250_0 .net/2u *"_ivl_80", 3 0, L_0x1280983b8;  1 drivers
v0x60000281a2e0_0 .net *"_ivl_82", 0 0, L_0x600002b3d360;  1 drivers
v0x60000281a370_0 .net *"_ivl_85", 0 0, L_0x60000312e8b0;  1 drivers
L_0x128098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000281a400_0 .net/2u *"_ivl_86", 3 0, L_0x128098400;  1 drivers
v0x60000281a490_0 .net *"_ivl_88", 0 0, L_0x600002b3d400;  1 drivers
v0x60000281a520_0 .net "all_done", 0 0, L_0x60000312f410;  1 drivers
v0x60000281a5b0_0 .net "busy", 0 0, L_0x60000312e920;  alias, 1 drivers
v0x60000281a640_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x60000281a6d0_0 .var "decoded_opcode", 7 0;
v0x60000281a760_0 .var "decoded_subop", 7 0;
v0x60000281a7f0_0 .net "dma_clear", 0 0, L_0x600002b3d220;  1 drivers
v0x60000281a880_0 .net "dma_cmd", 127 0, v0x60000281a910_0;  alias, 1 drivers
v0x60000281a910_0 .var "dma_cmd_reg", 127 0;
v0x60000281a9a0_0 .net "dma_done", 0 0, L_0x600003122370;  alias, 1 drivers
v0x60000281aa30_0 .net "dma_ready", 0 0, L_0x600002b35f40;  alias, 1 drivers
v0x60000281aac0_0 .net "dma_valid", 0 0, L_0x60000312ea00;  alias, 1 drivers
v0x60000281ab50_0 .var "dma_valid_reg", 0 0;
v0x60000281abe0_0 .net "done", 0 0, L_0x60000312e7d0;  alias, 1 drivers
v0x60000281ac70_0 .var "done_reg", 0 0;
v0x60000281ad00_0 .net "error", 0 0, L_0x60000312e6f0;  alias, 1 drivers
v0x60000281ad90_0 .var "error_reg", 0 0;
v0x60000281ae20_0 .net "global_sync_in", 0 0, v0x60000287f840_0;  alias, 1 drivers
v0x60000281aeb0_0 .net "imem_addr", 19 0, L_0x60000312f480;  alias, 1 drivers
v0x60000281af40_0 .var "imem_addr_reg", 19 0;
v0x60000281afd0_0 .net "imem_data", 127 0, v0x60000287c360_0;  alias, 1 drivers
v0x60000281b060_0 .net "imem_re", 0 0, L_0x60000312f4f0;  alias, 1 drivers
v0x60000281b0f0_0 .var "imem_re_reg", 0 0;
v0x60000281b180_0 .net "imem_valid", 0 0, L_0x60000312f6b0;  alias, 1 drivers
v0x60000281b210_0 .var "instr_reg", 127 0;
v0x60000281b2a0_0 .net "loop_count", 15 0, L_0x600002b3c960;  1 drivers
v0x60000281b330 .array "loop_counter", 3 0, 15 0;
v0x60000281b3c0_0 .var "loop_sp", 1 0;
v0x60000281b450 .array "loop_start_addr", 3 0, 19 0;
v0x60000281b4e0_0 .net "mxu_clear", 0 0, L_0x600002b3c5a0;  1 drivers
v0x60000281b570_0 .net "mxu_cmd", 127 0, v0x60000281b600_0;  alias, 1 drivers
v0x60000281b600_0 .var "mxu_cmd_reg", 127 0;
v0x60000281b690_0 .net "mxu_done", 0 0, L_0x600003121ff0;  alias, 1 drivers
v0x60000281b720_0 .net "mxu_ready", 0 0, L_0x600003121f80;  alias, 1 drivers
v0x60000281b7b0_0 .net "mxu_valid", 0 0, L_0x60000312eca0;  alias, 1 drivers
v0x60000281b840_0 .var "mxu_valid_reg", 0 0;
v0x60000281b8d0_0 .net "opcode", 7 0, L_0x600002b3cf00;  1 drivers
v0x60000281b960_0 .var "pc", 19 0;
v0x60000281b9f0_0 .var "pending_dma", 7 0;
v0x60000281ba80_0 .var "pending_mxu", 7 0;
v0x60000281bb10_0 .var "pending_vpu", 7 0;
v0x60000281bba0_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x60000281bc30_0 .net "start", 0 0, v0x600002870240_0;  alias, 1 drivers
v0x60000281bcc0_0 .net "start_pc", 19 0, v0x6000028702d0_0;  alias, 1 drivers
v0x60000281bd50_0 .var "state", 3 0;
v0x60000281bde0_0 .net "subop", 7 0, L_0x600002b3d040;  1 drivers
v0x60000281be70_0 .net "sync_grant", 0 0, v0x60000287ff00_0;  alias, 1 drivers
v0x60000281bf00_0 .net "sync_mask", 7 0, L_0x600002b3ca00;  1 drivers
v0x60000281c000_0 .net "sync_request", 0 0, L_0x60000312e760;  alias, 1 drivers
v0x60000281c090_0 .var "sync_request_reg", 0 0;
v0x60000281c120_0 .net "vpu_clear", 0 0, L_0x600002b3d0e0;  1 drivers
v0x60000281c1b0_0 .net "vpu_cmd", 127 0, v0x60000281c240_0;  alias, 1 drivers
v0x60000281c240_0 .var "vpu_cmd_reg", 127 0;
v0x60000281c2d0_0 .net "vpu_done", 0 0, L_0x600003122140;  alias, 1 drivers
v0x60000281c360_0 .net "vpu_ready", 0 0, L_0x600002b35a40;  alias, 1 drivers
v0x60000281c3f0_0 .net "vpu_valid", 0 0, L_0x60000312eae0;  alias, 1 drivers
v0x60000281c480_0 .var "vpu_valid_reg", 0 0;
L_0x600002b3cf00 .part v0x60000287c360_0, 120, 8;
L_0x600002b3d040 .part v0x60000287c360_0, 112, 8;
L_0x600002b3c960 .part v0x60000287c360_0, 32, 16;
L_0x600002b3ca00 .part v0x60000287c360_0, 104, 8;
L_0x600002b3caa0 .concat [ 8 24 0 0], v0x60000281ba80_0, L_0x128098010;
L_0x600002b3cb40 .cmp/eq 32, L_0x600002b3caa0, L_0x128098058;
L_0x600002b3cbe0 .concat [ 8 24 0 0], v0x60000281bb10_0, L_0x1280980a0;
L_0x600002b3cc80 .cmp/eq 32, L_0x600002b3cbe0, L_0x1280980e8;
L_0x600002b3cd20 .concat [ 8 24 0 0], v0x60000281b9f0_0, L_0x128098130;
L_0x600002b3c820 .cmp/eq 32, L_0x600002b3cd20, L_0x128098178;
L_0x600002b3c640 .concat [ 8 24 0 0], v0x60000281ba80_0, L_0x1280981c0;
L_0x600002b3c5a0 .cmp/eq 32, L_0x600002b3c640, L_0x128098208;
L_0x600002b3c500 .concat [ 8 24 0 0], v0x60000281bb10_0, L_0x128098250;
L_0x600002b3d0e0 .cmp/eq 32, L_0x600002b3c500, L_0x128098298;
L_0x600002b3d180 .concat [ 8 24 0 0], v0x60000281b9f0_0, L_0x1280982e0;
L_0x600002b3d220 .cmp/eq 32, L_0x600002b3d180, L_0x128098328;
L_0x600002b3d2c0 .cmp/ne 4, v0x60000281bd50_0, L_0x128098370;
L_0x600002b3d360 .cmp/ne 4, v0x60000281bd50_0, L_0x1280983b8;
L_0x600002b3d400 .cmp/ne 4, v0x60000281bd50_0, L_0x128098400;
S_0x125697ce0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x12566de80;
 .timescale 0 0;
v0x600002819440_0 .var/i "i", 31 0;
S_0x12566da40 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x12569ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x12566d600 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x12566d640 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x12566d680 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x12566d6c0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x12566d700 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x12566d740 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x12566d780 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x12566d7c0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600003121b20 .functor OR 1, L_0x600002b32d00, L_0x600002b32da0, C4<0>, C4<0>;
L_0x600003121b90 .functor AND 1, L_0x600002b32e40, v0x60000287d680_0, C4<1>, C4<1>;
L_0x600003121c00 .functor AND 1, L_0x600003121b90, L_0x600002b32ee0, C4<1>, C4<1>;
L_0x600003121c70 .functor OR 1, L_0x600003121b20, L_0x600003121c00, C4<0>, C4<0>;
L_0x600003121ce0 .functor BUFZ 1, L_0x600003121c70, C4<0>, C4<0>, C4<0>;
L_0x600003121d50 .functor AND 1, L_0x600002b32f80, L_0x600002b33020, C4<1>, C4<1>;
L_0x600003121dc0 .functor AND 1, L_0x600002b33200, L_0x600002b332a0, C4<1>, C4<1>;
L_0x600003121e30 .functor AND 1, L_0x600003121dc0, L_0x600002b33480, C4<1>, C4<1>;
v0x600002802d00_0 .net *"_ivl_101", 0 0, L_0x600002b33480;  1 drivers
L_0x12809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002802d90_0 .net/2u *"_ivl_37", 2 0, L_0x12809a188;  1 drivers
v0x600002802e20_0 .net *"_ivl_39", 0 0, L_0x600002b32d00;  1 drivers
L_0x12809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002802eb0_0 .net/2u *"_ivl_41", 2 0, L_0x12809a1d0;  1 drivers
v0x600002802f40_0 .net *"_ivl_43", 0 0, L_0x600002b32da0;  1 drivers
v0x600002802fd0_0 .net *"_ivl_46", 0 0, L_0x600003121b20;  1 drivers
L_0x12809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002803060_0 .net/2u *"_ivl_47", 2 0, L_0x12809a218;  1 drivers
v0x6000028030f0_0 .net *"_ivl_49", 0 0, L_0x600002b32e40;  1 drivers
v0x600002803180_0 .net *"_ivl_52", 0 0, L_0x600003121b90;  1 drivers
v0x600002803210_0 .net *"_ivl_54", 0 0, L_0x600002b32ee0;  1 drivers
v0x6000028032a0_0 .net *"_ivl_56", 0 0, L_0x600003121c00;  1 drivers
L_0x12809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002803330_0 .net/2u *"_ivl_61", 2 0, L_0x12809a260;  1 drivers
v0x6000028033c0_0 .net *"_ivl_63", 0 0, L_0x600002b32f80;  1 drivers
L_0x12809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002803450_0 .net/2u *"_ivl_65", 2 0, L_0x12809a2a8;  1 drivers
v0x6000028034e0_0 .net *"_ivl_67", 0 0, L_0x600002b33020;  1 drivers
L_0x12809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002803570_0 .net/2u *"_ivl_71", 2 0, L_0x12809a2f0;  1 drivers
L_0x12809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002803600_0 .net/2u *"_ivl_75", 2 0, L_0x12809a338;  1 drivers
L_0x12809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002803690_0 .net/2u *"_ivl_81", 2 0, L_0x12809a3c8;  1 drivers
v0x600002803720_0 .net *"_ivl_83", 0 0, L_0x600002b33200;  1 drivers
v0x6000028037b0_0 .net *"_ivl_85", 0 0, L_0x600002b332a0;  1 drivers
v0x600002803840_0 .net *"_ivl_88", 0 0, L_0x600003121dc0;  1 drivers
v0x6000028038d0_0 .net *"_ivl_89", 31 0, L_0x600002b33340;  1 drivers
L_0x12809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002803960_0 .net *"_ivl_92", 15 0, L_0x12809a410;  1 drivers
L_0x12809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000028039f0_0 .net *"_ivl_93", 31 0, L_0x12809aa88;  1 drivers
L_0x12809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002803a80_0 .net/2u *"_ivl_97", 31 0, L_0x12809a458;  1 drivers
v0x600002803b10_0 .net *"_ivl_99", 31 0, L_0x600002b333e0;  1 drivers
v0x600002803ba0_0 .net "act_data", 31 0, v0x60000287b060_0;  1 drivers
v0x600002803c30 .array "act_h", 19 0;
v0x600002803c30_0 .net v0x600002803c30 0, 7 0, L_0x60000312e5a0; 1 drivers
v0x600002803c30_1 .net v0x600002803c30 1, 7 0, v0x60000281d5f0_0; 1 drivers
v0x600002803c30_2 .net v0x600002803c30 2, 7 0, v0x60000281eb50_0; 1 drivers
v0x600002803c30_3 .net v0x600002803c30 3, 7 0, v0x600002810120_0; 1 drivers
v0x600002803c30_4 .net v0x600002803c30 4, 7 0, v0x600002811680_0; 1 drivers
v0x600002803c30_5 .net v0x600002803c30 5, 7 0, L_0x60000312e450; 1 drivers
v0x600002803c30_6 .net v0x600002803c30 6, 7 0, v0x600002812be0_0; 1 drivers
v0x600002803c30_7 .net v0x600002803c30 7, 7 0, v0x6000028141b0_0; 1 drivers
v0x600002803c30_8 .net v0x600002803c30 8, 7 0, v0x600002815710_0; 1 drivers
v0x600002803c30_9 .net v0x600002803c30 9, 7 0, v0x600002816c70_0; 1 drivers
v0x600002803c30_10 .net v0x600002803c30 10, 7 0, L_0x60000312e4c0; 1 drivers
v0x600002803c30_11 .net v0x600002803c30 11, 7 0, v0x600002808240_0; 1 drivers
v0x600002803c30_12 .net v0x600002803c30 12, 7 0, v0x6000028097a0_0; 1 drivers
v0x600002803c30_13 .net v0x600002803c30 13, 7 0, v0x60000280ad00_0; 1 drivers
v0x600002803c30_14 .net v0x600002803c30 14, 7 0, v0x60000280c2d0_0; 1 drivers
v0x600002803c30_15 .net v0x600002803c30 15, 7 0, L_0x60000312e370; 1 drivers
v0x600002803c30_16 .net v0x600002803c30 16, 7 0, v0x60000280d830_0; 1 drivers
v0x600002803c30_17 .net v0x600002803c30 17, 7 0, v0x60000280ed90_0; 1 drivers
v0x600002803c30_18 .net v0x600002803c30 18, 7 0, v0x600002800360_0; 1 drivers
v0x600002803c30_19 .net v0x600002803c30 19, 7 0, v0x6000028018c0_0; 1 drivers
v0x600002803cc0_0 .net "act_ready", 0 0, L_0x600002b33160;  1 drivers
v0x600002803d50_0 .net "act_valid", 0 0, v0x60000287b180_0;  1 drivers
v0x600002803de0_0 .net "busy", 0 0, L_0x600003121d50;  alias, 1 drivers
v0x600002803e70_0 .net "cfg_k_tiles", 15 0, L_0x600002b3d900;  alias, 1 drivers
L_0x12809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002803f00_0 .net "clear_acc", 0 0, L_0x12809a4a0;  1 drivers
v0x600002804000_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x600002804090_0 .var "cycle_count", 15 0;
v0x600002804120_0 .var "cycle_count_next", 15 0;
v0x60000281c510_5 .array/port v0x60000281c510, 5;
v0x6000028041b0 .array "deskew_output", 3 0;
v0x6000028041b0_0 .net v0x6000028041b0 0, 31 0, v0x60000281c510_5; 1 drivers
v0x60000281c630_3 .array/port v0x60000281c630, 3;
v0x6000028041b0_1 .net v0x6000028041b0 1, 31 0, v0x60000281c630_3; 1 drivers
v0x60000281c750_1 .array/port v0x60000281c750, 1;
v0x6000028041b0_2 .net v0x6000028041b0 2, 31 0, v0x60000281c750_1; 1 drivers
v0x6000028041b0_3 .net v0x6000028041b0 3, 31 0, L_0x6000031218f0; 1 drivers
v0x600002804240_0 .net "done", 0 0, L_0x600002b330c0;  alias, 1 drivers
L_0x12809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000028042d0_0 .net "drain_delay", 15 0, L_0x12809a380;  1 drivers
v0x600002804360_0 .net "pe_enable", 0 0, L_0x600003121c70;  1 drivers
v0x6000028043f0 .array "psum_bottom", 3 0;
v0x6000028043f0_0 .net v0x6000028043f0 0, 31 0, L_0x6000031215e0; 1 drivers
v0x6000028043f0_1 .net v0x6000028043f0 1, 31 0, L_0x6000031216c0; 1 drivers
v0x6000028043f0_2 .net v0x6000028043f0 2, 31 0, L_0x6000031217a0; 1 drivers
v0x6000028043f0_3 .net v0x6000028043f0 3, 31 0, L_0x600003121880; 1 drivers
L_0x128098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002804480 .array "psum_v", 19 0;
v0x600002804480_0 .net v0x600002804480 0, 31 0, L_0x128098568; 1 drivers
L_0x1280985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002804480_1 .net v0x600002804480 1, 31 0, L_0x1280985b0; 1 drivers
L_0x1280985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002804480_2 .net v0x600002804480 2, 31 0, L_0x1280985f8; 1 drivers
L_0x128098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002804480_3 .net v0x600002804480 3, 31 0, L_0x128098640; 1 drivers
v0x600002804480_4 .net v0x600002804480 4, 31 0, v0x60000281db00_0; 1 drivers
v0x600002804480_5 .net v0x600002804480 5, 31 0, v0x60000281f060_0; 1 drivers
v0x600002804480_6 .net v0x600002804480 6, 31 0, v0x600002810630_0; 1 drivers
v0x600002804480_7 .net v0x600002804480 7, 31 0, v0x600002811b90_0; 1 drivers
v0x600002804480_8 .net v0x600002804480 8, 31 0, v0x6000028130f0_0; 1 drivers
v0x600002804480_9 .net v0x600002804480 9, 31 0, v0x6000028146c0_0; 1 drivers
v0x600002804480_10 .net v0x600002804480 10, 31 0, v0x600002815c20_0; 1 drivers
v0x600002804480_11 .net v0x600002804480 11, 31 0, v0x600002817180_0; 1 drivers
v0x600002804480_12 .net v0x600002804480 12, 31 0, v0x600002808750_0; 1 drivers
v0x600002804480_13 .net v0x600002804480 13, 31 0, v0x600002809cb0_0; 1 drivers
v0x600002804480_14 .net v0x600002804480 14, 31 0, v0x60000280b210_0; 1 drivers
v0x600002804480_15 .net v0x600002804480 15, 31 0, v0x60000280c7e0_0; 1 drivers
v0x600002804480_16 .net v0x600002804480 16, 31 0, v0x60000280dd40_0; 1 drivers
v0x600002804480_17 .net v0x600002804480 17, 31 0, v0x60000280f2a0_0; 1 drivers
v0x600002804480_18 .net v0x600002804480 18, 31 0, v0x600002800870_0; 1 drivers
v0x600002804480_19 .net v0x600002804480 19, 31 0, v0x600002801dd0_0; 1 drivers
v0x600002804510_0 .net "result_data", 127 0, L_0x600002b32c60;  alias, 1 drivers
L_0x12809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000028045a0_0 .net "result_ready", 0 0, L_0x12809a4e8;  1 drivers
v0x600002804630_0 .net "result_valid", 0 0, L_0x600003121e30;  alias, 1 drivers
v0x6000028046c0_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x600002804750_0 .net "skew_enable", 0 0, L_0x600003121ce0;  1 drivers
v0x6000028047e0 .array "skew_input", 3 0;
v0x6000028047e0_0 .net v0x6000028047e0 0, 7 0, L_0x600002b3da40; 1 drivers
v0x6000028047e0_1 .net v0x6000028047e0 1, 7 0, L_0x600002b3db80; 1 drivers
v0x6000028047e0_2 .net v0x6000028047e0 2, 7 0, L_0x600002b3dcc0; 1 drivers
v0x6000028047e0_3 .net v0x6000028047e0 3, 7 0, L_0x600002b3de00; 1 drivers
v0x600002804870 .array "skew_output", 3 0;
v0x600002804870_0 .net v0x600002804870 0, 7 0, v0x60000281c870_0; 1 drivers
v0x600002804870_1 .net v0x600002804870 1, 7 0, v0x60000281cb40_0; 1 drivers
v0x600002804870_2 .net v0x600002804870 2, 7 0, v0x60000281ce10_0; 1 drivers
v0x600002804870_3 .net v0x600002804870 3, 7 0, v0x60000281d0e0_0; 1 drivers
v0x600002804900_0 .net "start", 0 0, v0x60000287d680_0;  1 drivers
v0x600002804990_0 .var "state", 2 0;
v0x600002804a20_0 .var "state_next", 2 0;
v0x600002804ab0_0 .net "weight_load_col", 1 0, v0x60000287eb50_0;  1 drivers
v0x600002804b40_0 .net "weight_load_data", 31 0, L_0x600002b33520;  1 drivers
v0x600002804bd0_0 .net "weight_load_en", 0 0, v0x60000287ebe0_0;  1 drivers
E_0x600000f65a80/0 .event anyedge, v0x600002804990_0, v0x600002804090_0, v0x600002804900_0, v0x600002804bd0_0;
E_0x600000f65a80/1 .event anyedge, v0x600002803e70_0, v0x6000028042d0_0;
E_0x600000f65a80 .event/or E_0x600000f65a80/0, E_0x600000f65a80/1;
L_0x600002b3d9a0 .part v0x60000287b060_0, 0, 8;
L_0x128098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002b3da40 .functor MUXZ 8, L_0x128098448, L_0x600002b3d9a0, v0x60000287b180_0, C4<>;
L_0x600002b3dae0 .part v0x60000287b060_0, 8, 8;
L_0x128098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002b3db80 .functor MUXZ 8, L_0x128098490, L_0x600002b3dae0, v0x60000287b180_0, C4<>;
L_0x600002b3dc20 .part v0x60000287b060_0, 16, 8;
L_0x1280984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002b3dcc0 .functor MUXZ 8, L_0x1280984d8, L_0x600002b3dc20, v0x60000287b180_0, C4<>;
L_0x600002b3dd60 .part v0x60000287b060_0, 24, 8;
L_0x128098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002b3de00 .functor MUXZ 8, L_0x128098520, L_0x600002b3dd60, v0x60000287b180_0, C4<>;
L_0x600002b3dfe0 .part L_0x600002b33520, 0, 8;
L_0x600002b3e800 .part L_0x600002b33520, 0, 8;
L_0x600002b3f020 .part L_0x600002b33520, 0, 8;
L_0x600002b3f840 .part L_0x600002b33520, 0, 8;
L_0x600002b3ba20 .part L_0x600002b33520, 8, 8;
L_0x600002b3b3e0 .part L_0x600002b33520, 8, 8;
L_0x600002b3ac60 .part L_0x600002b33520, 8, 8;
L_0x600002b39d60 .part L_0x600002b33520, 8, 8;
L_0x600002b39680 .part L_0x600002b33520, 16, 8;
L_0x600002b38d20 .part L_0x600002b33520, 16, 8;
L_0x600002b3a300 .part L_0x600002b33520, 16, 8;
L_0x600002b30500 .part L_0x600002b33520, 16, 8;
L_0x600002b30d20 .part L_0x600002b33520, 24, 8;
L_0x600002b31540 .part L_0x600002b33520, 24, 8;
L_0x600002b31d60 .part L_0x600002b33520, 24, 8;
L_0x600002b32580 .part L_0x600002b33520, 24, 8;
L_0x600002b32c60 .concat8 [ 32 32 32 32], L_0x600003121960, L_0x6000031219d0, L_0x600003121a40, L_0x600003121ab0;
L_0x600002b32d00 .cmp/eq 3, v0x600002804990_0, L_0x12809a188;
L_0x600002b32da0 .cmp/eq 3, v0x600002804990_0, L_0x12809a1d0;
L_0x600002b32e40 .cmp/eq 3, v0x600002804990_0, L_0x12809a218;
L_0x600002b32ee0 .reduce/nor v0x60000287ebe0_0;
L_0x600002b32f80 .cmp/ne 3, v0x600002804990_0, L_0x12809a260;
L_0x600002b33020 .cmp/ne 3, v0x600002804990_0, L_0x12809a2a8;
L_0x600002b330c0 .cmp/eq 3, v0x600002804990_0, L_0x12809a2f0;
L_0x600002b33160 .cmp/eq 3, v0x600002804990_0, L_0x12809a338;
L_0x600002b33200 .cmp/eq 3, v0x600002804990_0, L_0x12809a3c8;
L_0x600002b332a0 .cmp/ge 16, v0x600002804090_0, L_0x12809a380;
L_0x600002b33340 .concat [ 16 16 0 0], v0x600002804090_0, L_0x12809a410;
L_0x600002b333e0 .arith/sum 32, L_0x12809aa88, L_0x12809a458;
L_0x600002b33480 .cmp/gt 32, L_0x600002b333e0, L_0x600002b33340;
S_0x125690e40 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x12566da40;
 .timescale 0 0;
P_0x600003424100 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600003424140 .param/l "col" 1 7 248, +C4<00>;
L_0x6000031215e0 .functor BUFZ 32, v0x60000280dd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12568e7f0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x125690e40;
 .timescale 0 0;
v0x60000281c510 .array "delay_stages", 5 0, 31 0;
v0x60000281c5a0_0 .var/i "i", 31 0;
S_0x12568c1a0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x12566da40;
 .timescale 0 0;
P_0x600003424180 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000034241c0 .param/l "col" 1 7 248, +C4<01>;
L_0x6000031216c0 .functor BUFZ 32, v0x60000280f2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x125689b50 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12568c1a0;
 .timescale 0 0;
v0x60000281c630 .array "delay_stages", 3 0, 31 0;
v0x60000281c6c0_0 .var/i "i", 31 0;
S_0x125687500 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x12566da40;
 .timescale 0 0;
P_0x600003424200 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600003424240 .param/l "col" 1 7 248, +C4<010>;
L_0x6000031217a0 .functor BUFZ 32, v0x600002800870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x125684eb0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x125687500;
 .timescale 0 0;
v0x60000281c750 .array "delay_stages", 1 0, 31 0;
v0x60000281c7e0_0 .var/i "i", 31 0;
S_0x125682860 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x12566da40;
 .timescale 0 0;
P_0x600003424280 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000034242c0 .param/l "col" 1 7 248, +C4<011>;
L_0x600003121880 .functor BUFZ 32, v0x600002801dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x125680210 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x125682860;
 .timescale 0 0;
L_0x6000031218f0 .functor BUFZ 32, L_0x600003121880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12567dbc0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f65d00 .param/l "row" 1 7 142, +C4<00>;
v0x60000281c900_0 .net *"_ivl_1", 7 0, L_0x600002b3d9a0;  1 drivers
v0x60000281c990_0 .net/2u *"_ivl_2", 7 0, L_0x128098448;  1 drivers
S_0x12567b570 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x12567dbc0;
 .timescale 0 0;
v0x60000281c870_0 .var "out_reg", 7 0;
S_0x125678f20 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f65d80 .param/l "row" 1 7 142, +C4<01>;
v0x60000281cbd0_0 .net *"_ivl_1", 7 0, L_0x600002b3dae0;  1 drivers
v0x60000281cc60_0 .net/2u *"_ivl_2", 7 0, L_0x128098490;  1 drivers
S_0x1256768d0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x125678f20;
 .timescale 0 0;
v0x60000281ca20 .array "delay_stages", 0 0, 7 0;
v0x60000281cab0_0 .var/i "i", 31 0;
v0x60000281cb40_0 .var "out_reg", 7 0;
S_0x125674280 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f65e00 .param/l "row" 1 7 142, +C4<010>;
v0x60000281cea0_0 .net *"_ivl_1", 7 0, L_0x600002b3dc20;  1 drivers
v0x60000281cf30_0 .net/2u *"_ivl_2", 7 0, L_0x1280984d8;  1 drivers
S_0x125671c30 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x125674280;
 .timescale 0 0;
v0x60000281ccf0 .array "delay_stages", 1 0, 7 0;
v0x60000281cd80_0 .var/i "i", 31 0;
v0x60000281ce10_0 .var "out_reg", 7 0;
S_0x12566f5e0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f65e80 .param/l "row" 1 7 142, +C4<011>;
v0x60000281d170_0 .net *"_ivl_1", 7 0, L_0x600002b3dd60;  1 drivers
v0x60000281d200_0 .net/2u *"_ivl_2", 7 0, L_0x128098520;  1 drivers
S_0x125620760 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12566f5e0;
 .timescale 0 0;
v0x60000281cfc0 .array "delay_stages", 2 0, 7 0;
v0x60000281d050_0 .var/i "i", 31 0;
v0x60000281d0e0_0 .var "out_reg", 7 0;
S_0x1256208d0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f65cc0 .param/l "row" 1 7 213, +C4<00>;
S_0x12560baa0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x1256208d0;
 .timescale 0 0;
P_0x600000f65f40 .param/l "col" 1 7 214, +C4<00>;
L_0x60000312e3e0 .functor AND 1, v0x60000287ebe0_0, L_0x600002b3df40, C4<1>, C4<1>;
L_0x60000312e290 .functor AND 1, L_0x600002b3e120, v0x60000287d680_0, C4<1>, C4<1>;
L_0x60000312e300 .functor OR 1, L_0x600002b3e080, L_0x60000312e290, C4<0>, C4<0>;
L_0x60000312e1b0 .functor AND 1, L_0x12809a4a0, L_0x60000312e300, C4<1>, C4<1>;
L_0x60000312e220 .functor AND 1, L_0x60000312e1b0, L_0x600002b3e260, C4<1>, C4<1>;
v0x60000281ddd0_0 .net *"_ivl_0", 2 0, L_0x600002b3dea0;  1 drivers
L_0x128098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000281de60_0 .net/2u *"_ivl_11", 2 0, L_0x128098718;  1 drivers
v0x60000281def0_0 .net *"_ivl_13", 0 0, L_0x600002b3e080;  1 drivers
L_0x128098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000281df80_0 .net/2u *"_ivl_15", 2 0, L_0x128098760;  1 drivers
v0x60000281e010_0 .net *"_ivl_17", 0 0, L_0x600002b3e120;  1 drivers
v0x60000281e0a0_0 .net *"_ivl_20", 0 0, L_0x60000312e290;  1 drivers
v0x60000281e130_0 .net *"_ivl_22", 0 0, L_0x60000312e300;  1 drivers
v0x60000281e1c0_0 .net *"_ivl_24", 0 0, L_0x60000312e1b0;  1 drivers
v0x60000281e250_0 .net *"_ivl_25", 31 0, L_0x600002b3e1c0;  1 drivers
L_0x1280987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000281e2e0_0 .net *"_ivl_28", 15 0, L_0x1280987a8;  1 drivers
L_0x1280987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000281e370_0 .net/2u *"_ivl_29", 31 0, L_0x1280987f0;  1 drivers
L_0x128098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000281e400_0 .net *"_ivl_3", 0 0, L_0x128098688;  1 drivers
v0x60000281e490_0 .net *"_ivl_31", 0 0, L_0x600002b3e260;  1 drivers
L_0x1280986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000281e520_0 .net/2u *"_ivl_4", 2 0, L_0x1280986d0;  1 drivers
v0x60000281e5b0_0 .net *"_ivl_6", 0 0, L_0x600002b3df40;  1 drivers
v0x60000281e640_0 .net "do_clear", 0 0, L_0x60000312e220;  1 drivers
v0x60000281e6d0_0 .net "load_weight", 0 0, L_0x60000312e3e0;  1 drivers
v0x60000281e760_0 .net "weight_in", 7 0, L_0x600002b3dfe0;  1 drivers
L_0x600002b3dea0 .concat [ 2 1 0 0], v0x60000287eb50_0, L_0x128098688;
L_0x600002b3df40 .cmp/eq 3, L_0x600002b3dea0, L_0x1280986d0;
L_0x600002b3e080 .cmp/eq 3, v0x600002804990_0, L_0x128098718;
L_0x600002b3e120 .cmp/eq 3, v0x600002804990_0, L_0x128098760;
L_0x600002b3e1c0 .concat [ 16 16 0 0], v0x600002804090_0, L_0x1280987a8;
L_0x600002b3e260 .cmp/eq 32, L_0x600002b3e1c0, L_0x1280987f0;
S_0x12560bc10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12560baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003424380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034243c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000281d290_0 .net *"_ivl_11", 0 0, L_0x600002b3e4e0;  1 drivers
v0x60000281d320_0 .net *"_ivl_12", 15 0, L_0x600002b3e580;  1 drivers
v0x60000281d3b0_0 .net/s *"_ivl_4", 15 0, L_0x600002b3e300;  1 drivers
v0x60000281d440_0 .net/s *"_ivl_6", 15 0, L_0x600002b3e3a0;  1 drivers
v0x60000281d4d0_0 .net/s "a_signed", 7 0, v0x60000281d680_0;  1 drivers
v0x60000281d560_0 .net "act_in", 7 0, L_0x60000312e5a0;  alias, 1 drivers
v0x60000281d5f0_0 .var "act_out", 7 0;
v0x60000281d680_0 .var "act_reg", 7 0;
v0x60000281d710_0 .net "clear_acc", 0 0, L_0x60000312e220;  alias, 1 drivers
v0x60000281d7a0_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x60000281d830_0 .net "enable", 0 0, L_0x600003121c70;  alias, 1 drivers
v0x60000281d8c0_0 .net "load_weight", 0 0, L_0x60000312e3e0;  alias, 1 drivers
v0x60000281d950_0 .net/s "product", 15 0, L_0x600002b3e440;  1 drivers
v0x60000281d9e0_0 .net/s "product_ext", 31 0, L_0x600002b3e620;  1 drivers
v0x60000281da70_0 .net "psum_in", 31 0, L_0x128098568;  alias, 1 drivers
v0x60000281db00_0 .var "psum_out", 31 0;
v0x60000281db90_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x60000281dc20_0 .net/s "w_signed", 7 0, v0x60000281dd40_0;  1 drivers
v0x60000281dcb0_0 .net "weight_in", 7 0, L_0x600002b3dfe0;  alias, 1 drivers
v0x60000281dd40_0 .var "weight_reg", 7 0;
L_0x600002b3e300 .extend/s 16, v0x60000281d680_0;
L_0x600002b3e3a0 .extend/s 16, v0x60000281dd40_0;
L_0x600002b3e440 .arith/mult 16, L_0x600002b3e300, L_0x600002b3e3a0;
L_0x600002b3e4e0 .part L_0x600002b3e440, 15, 1;
LS_0x600002b3e580_0_0 .concat [ 1 1 1 1], L_0x600002b3e4e0, L_0x600002b3e4e0, L_0x600002b3e4e0, L_0x600002b3e4e0;
LS_0x600002b3e580_0_4 .concat [ 1 1 1 1], L_0x600002b3e4e0, L_0x600002b3e4e0, L_0x600002b3e4e0, L_0x600002b3e4e0;
LS_0x600002b3e580_0_8 .concat [ 1 1 1 1], L_0x600002b3e4e0, L_0x600002b3e4e0, L_0x600002b3e4e0, L_0x600002b3e4e0;
LS_0x600002b3e580_0_12 .concat [ 1 1 1 1], L_0x600002b3e4e0, L_0x600002b3e4e0, L_0x600002b3e4e0, L_0x600002b3e4e0;
L_0x600002b3e580 .concat [ 4 4 4 4], LS_0x600002b3e580_0_0, LS_0x600002b3e580_0_4, LS_0x600002b3e580_0_8, LS_0x600002b3e580_0_12;
L_0x600002b3e620 .concat [ 16 16 0 0], L_0x600002b3e440, L_0x600002b3e580;
S_0x125619c40 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x1256208d0;
 .timescale 0 0;
P_0x600000f660c0 .param/l "col" 1 7 214, +C4<01>;
L_0x60000312dff0 .functor AND 1, v0x60000287ebe0_0, L_0x600002b3e760, C4<1>, C4<1>;
L_0x60000312e060 .functor AND 1, L_0x600002b3e940, v0x60000287d680_0, C4<1>, C4<1>;
L_0x60000312df10 .functor OR 1, L_0x600002b3e8a0, L_0x60000312e060, C4<0>, C4<0>;
L_0x60000312df80 .functor AND 1, L_0x12809a4a0, L_0x60000312df10, C4<1>, C4<1>;
L_0x60000312de30 .functor AND 1, L_0x60000312df80, L_0x600002b3ea80, C4<1>, C4<1>;
v0x60000281f330_0 .net *"_ivl_0", 2 0, L_0x600002b3e6c0;  1 drivers
L_0x1280988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000281f3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1280988c8;  1 drivers
v0x60000281f450_0 .net *"_ivl_13", 0 0, L_0x600002b3e8a0;  1 drivers
L_0x128098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000281f4e0_0 .net/2u *"_ivl_15", 2 0, L_0x128098910;  1 drivers
v0x60000281f570_0 .net *"_ivl_17", 0 0, L_0x600002b3e940;  1 drivers
v0x60000281f600_0 .net *"_ivl_20", 0 0, L_0x60000312e060;  1 drivers
v0x60000281f690_0 .net *"_ivl_22", 0 0, L_0x60000312df10;  1 drivers
v0x60000281f720_0 .net *"_ivl_24", 0 0, L_0x60000312df80;  1 drivers
v0x60000281f7b0_0 .net *"_ivl_25", 31 0, L_0x600002b3e9e0;  1 drivers
L_0x128098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000281f840_0 .net *"_ivl_28", 15 0, L_0x128098958;  1 drivers
L_0x1280989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000281f8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1280989a0;  1 drivers
L_0x128098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000281f960_0 .net *"_ivl_3", 0 0, L_0x128098838;  1 drivers
v0x60000281f9f0_0 .net *"_ivl_31", 0 0, L_0x600002b3ea80;  1 drivers
L_0x128098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000281fa80_0 .net/2u *"_ivl_4", 2 0, L_0x128098880;  1 drivers
v0x60000281fb10_0 .net *"_ivl_6", 0 0, L_0x600002b3e760;  1 drivers
v0x60000281fba0_0 .net "do_clear", 0 0, L_0x60000312de30;  1 drivers
v0x60000281fc30_0 .net "load_weight", 0 0, L_0x60000312dff0;  1 drivers
v0x60000281fcc0_0 .net "weight_in", 7 0, L_0x600002b3e800;  1 drivers
L_0x600002b3e6c0 .concat [ 2 1 0 0], v0x60000287eb50_0, L_0x128098838;
L_0x600002b3e760 .cmp/eq 3, L_0x600002b3e6c0, L_0x128098880;
L_0x600002b3e8a0 .cmp/eq 3, v0x600002804990_0, L_0x1280988c8;
L_0x600002b3e940 .cmp/eq 3, v0x600002804990_0, L_0x128098910;
L_0x600002b3e9e0 .concat [ 16 16 0 0], v0x600002804090_0, L_0x128098958;
L_0x600002b3ea80 .cmp/eq 32, L_0x600002b3e9e0, L_0x1280989a0;
S_0x125619db0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003424400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003424440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000281e7f0_0 .net *"_ivl_11", 0 0, L_0x600002b3ed00;  1 drivers
v0x60000281e880_0 .net *"_ivl_12", 15 0, L_0x600002b3eda0;  1 drivers
v0x60000281e910_0 .net/s *"_ivl_4", 15 0, L_0x600002b3eb20;  1 drivers
v0x60000281e9a0_0 .net/s *"_ivl_6", 15 0, L_0x600002b3ebc0;  1 drivers
v0x60000281ea30_0 .net/s "a_signed", 7 0, v0x60000281ebe0_0;  1 drivers
v0x60000281eac0_0 .net "act_in", 7 0, v0x60000281d5f0_0;  alias, 1 drivers
v0x60000281eb50_0 .var "act_out", 7 0;
v0x60000281ebe0_0 .var "act_reg", 7 0;
v0x60000281ec70_0 .net "clear_acc", 0 0, L_0x60000312de30;  alias, 1 drivers
v0x60000281ed00_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x60000281ed90_0 .net "enable", 0 0, L_0x600003121c70;  alias, 1 drivers
v0x60000281ee20_0 .net "load_weight", 0 0, L_0x60000312dff0;  alias, 1 drivers
v0x60000281eeb0_0 .net/s "product", 15 0, L_0x600002b3ec60;  1 drivers
v0x60000281ef40_0 .net/s "product_ext", 31 0, L_0x600002b3ee40;  1 drivers
v0x60000281efd0_0 .net "psum_in", 31 0, L_0x1280985b0;  alias, 1 drivers
v0x60000281f060_0 .var "psum_out", 31 0;
v0x60000281f0f0_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x60000281f180_0 .net/s "w_signed", 7 0, v0x60000281f2a0_0;  1 drivers
v0x60000281f210_0 .net "weight_in", 7 0, L_0x600002b3e800;  alias, 1 drivers
v0x60000281f2a0_0 .var "weight_reg", 7 0;
L_0x600002b3eb20 .extend/s 16, v0x60000281ebe0_0;
L_0x600002b3ebc0 .extend/s 16, v0x60000281f2a0_0;
L_0x600002b3ec60 .arith/mult 16, L_0x600002b3eb20, L_0x600002b3ebc0;
L_0x600002b3ed00 .part L_0x600002b3ec60, 15, 1;
LS_0x600002b3eda0_0_0 .concat [ 1 1 1 1], L_0x600002b3ed00, L_0x600002b3ed00, L_0x600002b3ed00, L_0x600002b3ed00;
LS_0x600002b3eda0_0_4 .concat [ 1 1 1 1], L_0x600002b3ed00, L_0x600002b3ed00, L_0x600002b3ed00, L_0x600002b3ed00;
LS_0x600002b3eda0_0_8 .concat [ 1 1 1 1], L_0x600002b3ed00, L_0x600002b3ed00, L_0x600002b3ed00, L_0x600002b3ed00;
LS_0x600002b3eda0_0_12 .concat [ 1 1 1 1], L_0x600002b3ed00, L_0x600002b3ed00, L_0x600002b3ed00, L_0x600002b3ed00;
L_0x600002b3eda0 .concat [ 4 4 4 4], LS_0x600002b3eda0_0_0, LS_0x600002b3eda0_0_4, LS_0x600002b3eda0_0_8, LS_0x600002b3eda0_0_12;
L_0x600002b3ee40 .concat [ 16 16 0 0], L_0x600002b3ec60, L_0x600002b3eda0;
S_0x12561c0a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x1256208d0;
 .timescale 0 0;
P_0x600000f661c0 .param/l "col" 1 7 214, +C4<010>;
L_0x60000312eed0 .functor AND 1, v0x60000287ebe0_0, L_0x600002b3ef80, C4<1>, C4<1>;
L_0x60000312ee60 .functor AND 1, L_0x600002b3f160, v0x60000287d680_0, C4<1>, C4<1>;
L_0x60000312edf0 .functor OR 1, L_0x600002b3f0c0, L_0x60000312ee60, C4<0>, C4<0>;
L_0x60000312d880 .functor AND 1, L_0x12809a4a0, L_0x60000312edf0, C4<1>, C4<1>;
L_0x60000312d2d0 .functor AND 1, L_0x60000312d880, L_0x600002b3f2a0, C4<1>, C4<1>;
v0x600002810900_0 .net *"_ivl_0", 3 0, L_0x600002b3eee0;  1 drivers
L_0x128098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002810990_0 .net/2u *"_ivl_11", 2 0, L_0x128098a78;  1 drivers
v0x600002810a20_0 .net *"_ivl_13", 0 0, L_0x600002b3f0c0;  1 drivers
L_0x128098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002810ab0_0 .net/2u *"_ivl_15", 2 0, L_0x128098ac0;  1 drivers
v0x600002810b40_0 .net *"_ivl_17", 0 0, L_0x600002b3f160;  1 drivers
v0x600002810bd0_0 .net *"_ivl_20", 0 0, L_0x60000312ee60;  1 drivers
v0x600002810c60_0 .net *"_ivl_22", 0 0, L_0x60000312edf0;  1 drivers
v0x600002810cf0_0 .net *"_ivl_24", 0 0, L_0x60000312d880;  1 drivers
v0x600002810d80_0 .net *"_ivl_25", 31 0, L_0x600002b3f200;  1 drivers
L_0x128098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002810e10_0 .net *"_ivl_28", 15 0, L_0x128098b08;  1 drivers
L_0x128098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002810ea0_0 .net/2u *"_ivl_29", 31 0, L_0x128098b50;  1 drivers
L_0x1280989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002810f30_0 .net *"_ivl_3", 1 0, L_0x1280989e8;  1 drivers
v0x600002810fc0_0 .net *"_ivl_31", 0 0, L_0x600002b3f2a0;  1 drivers
L_0x128098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002811050_0 .net/2u *"_ivl_4", 3 0, L_0x128098a30;  1 drivers
v0x6000028110e0_0 .net *"_ivl_6", 0 0, L_0x600002b3ef80;  1 drivers
v0x600002811170_0 .net "do_clear", 0 0, L_0x60000312d2d0;  1 drivers
v0x600002811200_0 .net "load_weight", 0 0, L_0x60000312eed0;  1 drivers
v0x600002811290_0 .net "weight_in", 7 0, L_0x600002b3f020;  1 drivers
L_0x600002b3eee0 .concat [ 2 2 0 0], v0x60000287eb50_0, L_0x1280989e8;
L_0x600002b3ef80 .cmp/eq 4, L_0x600002b3eee0, L_0x128098a30;
L_0x600002b3f0c0 .cmp/eq 3, v0x600002804990_0, L_0x128098a78;
L_0x600002b3f160 .cmp/eq 3, v0x600002804990_0, L_0x128098ac0;
L_0x600002b3f200 .concat [ 16 16 0 0], v0x600002804090_0, L_0x128098b08;
L_0x600002b3f2a0 .cmp/eq 32, L_0x600002b3f200, L_0x128098b50;
S_0x12561c210 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12561c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003424480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034244c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000281fd50_0 .net *"_ivl_11", 0 0, L_0x600002b3f520;  1 drivers
v0x60000281fde0_0 .net *"_ivl_12", 15 0, L_0x600002b3f5c0;  1 drivers
v0x60000281fe70_0 .net/s *"_ivl_4", 15 0, L_0x600002b3f340;  1 drivers
v0x60000281ff00_0 .net/s *"_ivl_6", 15 0, L_0x600002b3f3e0;  1 drivers
v0x600002810000_0 .net/s "a_signed", 7 0, v0x6000028101b0_0;  1 drivers
v0x600002810090_0 .net "act_in", 7 0, v0x60000281eb50_0;  alias, 1 drivers
v0x600002810120_0 .var "act_out", 7 0;
v0x6000028101b0_0 .var "act_reg", 7 0;
v0x600002810240_0 .net "clear_acc", 0 0, L_0x60000312d2d0;  alias, 1 drivers
v0x6000028102d0_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x600002810360_0 .net "enable", 0 0, L_0x600003121c70;  alias, 1 drivers
v0x6000028103f0_0 .net "load_weight", 0 0, L_0x60000312eed0;  alias, 1 drivers
v0x600002810480_0 .net/s "product", 15 0, L_0x600002b3f480;  1 drivers
v0x600002810510_0 .net/s "product_ext", 31 0, L_0x600002b3f660;  1 drivers
v0x6000028105a0_0 .net "psum_in", 31 0, L_0x1280985f8;  alias, 1 drivers
v0x600002810630_0 .var "psum_out", 31 0;
v0x6000028106c0_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x600002810750_0 .net/s "w_signed", 7 0, v0x600002810870_0;  1 drivers
v0x6000028107e0_0 .net "weight_in", 7 0, L_0x600002b3f020;  alias, 1 drivers
v0x600002810870_0 .var "weight_reg", 7 0;
L_0x600002b3f340 .extend/s 16, v0x6000028101b0_0;
L_0x600002b3f3e0 .extend/s 16, v0x600002810870_0;
L_0x600002b3f480 .arith/mult 16, L_0x600002b3f340, L_0x600002b3f3e0;
L_0x600002b3f520 .part L_0x600002b3f480, 15, 1;
LS_0x600002b3f5c0_0_0 .concat [ 1 1 1 1], L_0x600002b3f520, L_0x600002b3f520, L_0x600002b3f520, L_0x600002b3f520;
LS_0x600002b3f5c0_0_4 .concat [ 1 1 1 1], L_0x600002b3f520, L_0x600002b3f520, L_0x600002b3f520, L_0x600002b3f520;
LS_0x600002b3f5c0_0_8 .concat [ 1 1 1 1], L_0x600002b3f520, L_0x600002b3f520, L_0x600002b3f520, L_0x600002b3f520;
LS_0x600002b3f5c0_0_12 .concat [ 1 1 1 1], L_0x600002b3f520, L_0x600002b3f520, L_0x600002b3f520, L_0x600002b3f520;
L_0x600002b3f5c0 .concat [ 4 4 4 4], LS_0x600002b3f5c0_0_0, LS_0x600002b3f5c0_0_4, LS_0x600002b3f5c0_0_8, LS_0x600002b3f5c0_0_12;
L_0x600002b3f660 .concat [ 16 16 0 0], L_0x600002b3f480, L_0x600002b3f5c0;
S_0x12560ff40 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x1256208d0;
 .timescale 0 0;
P_0x600000f66080 .param/l "col" 1 7 214, +C4<011>;
L_0x60000312c5b0 .functor AND 1, v0x60000287ebe0_0, L_0x600002b3f7a0, C4<1>, C4<1>;
L_0x60000312c150 .functor AND 1, L_0x600002b3f980, v0x60000287d680_0, C4<1>, C4<1>;
L_0x60000312d420 .functor OR 1, L_0x600002b3f8e0, L_0x60000312c150, C4<0>, C4<0>;
L_0x60000312d3b0 .functor AND 1, L_0x12809a4a0, L_0x60000312d420, C4<1>, C4<1>;
L_0x60000312d340 .functor AND 1, L_0x60000312d3b0, L_0x600002b3fac0, C4<1>, C4<1>;
v0x600002811e60_0 .net *"_ivl_0", 3 0, L_0x600002b3f700;  1 drivers
L_0x128098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002811ef0_0 .net/2u *"_ivl_11", 2 0, L_0x128098c28;  1 drivers
v0x600002811f80_0 .net *"_ivl_13", 0 0, L_0x600002b3f8e0;  1 drivers
L_0x128098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002812010_0 .net/2u *"_ivl_15", 2 0, L_0x128098c70;  1 drivers
v0x6000028120a0_0 .net *"_ivl_17", 0 0, L_0x600002b3f980;  1 drivers
v0x600002812130_0 .net *"_ivl_20", 0 0, L_0x60000312c150;  1 drivers
v0x6000028121c0_0 .net *"_ivl_22", 0 0, L_0x60000312d420;  1 drivers
v0x600002812250_0 .net *"_ivl_24", 0 0, L_0x60000312d3b0;  1 drivers
v0x6000028122e0_0 .net *"_ivl_25", 31 0, L_0x600002b3fa20;  1 drivers
L_0x128098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002812370_0 .net *"_ivl_28", 15 0, L_0x128098cb8;  1 drivers
L_0x128098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002812400_0 .net/2u *"_ivl_29", 31 0, L_0x128098d00;  1 drivers
L_0x128098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002812490_0 .net *"_ivl_3", 1 0, L_0x128098b98;  1 drivers
v0x600002812520_0 .net *"_ivl_31", 0 0, L_0x600002b3fac0;  1 drivers
L_0x128098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000028125b0_0 .net/2u *"_ivl_4", 3 0, L_0x128098be0;  1 drivers
v0x600002812640_0 .net *"_ivl_6", 0 0, L_0x600002b3f7a0;  1 drivers
v0x6000028126d0_0 .net "do_clear", 0 0, L_0x60000312d340;  1 drivers
v0x600002812760_0 .net "load_weight", 0 0, L_0x60000312c5b0;  1 drivers
v0x6000028127f0_0 .net "weight_in", 7 0, L_0x600002b3f840;  1 drivers
L_0x600002b3f700 .concat [ 2 2 0 0], v0x60000287eb50_0, L_0x128098b98;
L_0x600002b3f7a0 .cmp/eq 4, L_0x600002b3f700, L_0x128098be0;
L_0x600002b3f8e0 .cmp/eq 3, v0x600002804990_0, L_0x128098c28;
L_0x600002b3f980 .cmp/eq 3, v0x600002804990_0, L_0x128098c70;
L_0x600002b3fa20 .concat [ 16 16 0 0], v0x600002804090_0, L_0x128098cb8;
L_0x600002b3fac0 .cmp/eq 32, L_0x600002b3fa20, L_0x128098d00;
S_0x1256100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12560ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003424600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003424640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002811320_0 .net *"_ivl_11", 0 0, L_0x600002b3fd40;  1 drivers
v0x6000028113b0_0 .net *"_ivl_12", 15 0, L_0x600002b3fde0;  1 drivers
v0x600002811440_0 .net/s *"_ivl_4", 15 0, L_0x600002b3fb60;  1 drivers
v0x6000028114d0_0 .net/s *"_ivl_6", 15 0, L_0x600002b3fc00;  1 drivers
v0x600002811560_0 .net/s "a_signed", 7 0, v0x600002811710_0;  1 drivers
v0x6000028115f0_0 .net "act_in", 7 0, v0x600002810120_0;  alias, 1 drivers
v0x600002811680_0 .var "act_out", 7 0;
v0x600002811710_0 .var "act_reg", 7 0;
v0x6000028117a0_0 .net "clear_acc", 0 0, L_0x60000312d340;  alias, 1 drivers
v0x600002811830_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x6000028118c0_0 .net "enable", 0 0, L_0x600003121c70;  alias, 1 drivers
v0x600002811950_0 .net "load_weight", 0 0, L_0x60000312c5b0;  alias, 1 drivers
v0x6000028119e0_0 .net/s "product", 15 0, L_0x600002b3fca0;  1 drivers
v0x600002811a70_0 .net/s "product_ext", 31 0, L_0x600002b3fe80;  1 drivers
v0x600002811b00_0 .net "psum_in", 31 0, L_0x128098640;  alias, 1 drivers
v0x600002811b90_0 .var "psum_out", 31 0;
v0x600002811c20_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x600002811cb0_0 .net/s "w_signed", 7 0, v0x600002811dd0_0;  1 drivers
v0x600002811d40_0 .net "weight_in", 7 0, L_0x600002b3f840;  alias, 1 drivers
v0x600002811dd0_0 .var "weight_reg", 7 0;
L_0x600002b3fb60 .extend/s 16, v0x600002811710_0;
L_0x600002b3fc00 .extend/s 16, v0x600002811dd0_0;
L_0x600002b3fca0 .arith/mult 16, L_0x600002b3fb60, L_0x600002b3fc00;
L_0x600002b3fd40 .part L_0x600002b3fca0, 15, 1;
LS_0x600002b3fde0_0_0 .concat [ 1 1 1 1], L_0x600002b3fd40, L_0x600002b3fd40, L_0x600002b3fd40, L_0x600002b3fd40;
LS_0x600002b3fde0_0_4 .concat [ 1 1 1 1], L_0x600002b3fd40, L_0x600002b3fd40, L_0x600002b3fd40, L_0x600002b3fd40;
LS_0x600002b3fde0_0_8 .concat [ 1 1 1 1], L_0x600002b3fd40, L_0x600002b3fd40, L_0x600002b3fd40, L_0x600002b3fd40;
LS_0x600002b3fde0_0_12 .concat [ 1 1 1 1], L_0x600002b3fd40, L_0x600002b3fd40, L_0x600002b3fd40, L_0x600002b3fd40;
L_0x600002b3fde0 .concat [ 4 4 4 4], LS_0x600002b3fde0_0_0, LS_0x600002b3fde0_0_4, LS_0x600002b3fde0_0_8, LS_0x600002b3fde0_0_12;
L_0x600002b3fe80 .concat [ 16 16 0 0], L_0x600002b3fca0, L_0x600002b3fde0;
S_0x125604b10 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f66380 .param/l "row" 1 7 213, +C4<01>;
S_0x125604c80 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x125604b10;
 .timescale 0 0;
P_0x600000f66400 .param/l "col" 1 7 214, +C4<00>;
L_0x60000312f870 .functor AND 1, v0x60000287ebe0_0, L_0x600002b3bb60, C4<1>, C4<1>;
L_0x60000312f950 .functor AND 1, L_0x600002b3be80, v0x60000287d680_0, C4<1>, C4<1>;
L_0x60000312f9c0 .functor OR 1, L_0x600002b3b7a0, L_0x60000312f950, C4<0>, C4<0>;
L_0x60000312fa30 .functor AND 1, L_0x12809a4a0, L_0x60000312f9c0, C4<1>, C4<1>;
L_0x60000312faa0 .functor AND 1, L_0x60000312fa30, L_0x600002b3bd40, C4<1>, C4<1>;
v0x6000028133c0_0 .net *"_ivl_0", 2 0, L_0x600002b3ff20;  1 drivers
L_0x128098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002813450_0 .net/2u *"_ivl_11", 2 0, L_0x128098dd8;  1 drivers
v0x6000028134e0_0 .net *"_ivl_13", 0 0, L_0x600002b3b7a0;  1 drivers
L_0x128098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002813570_0 .net/2u *"_ivl_15", 2 0, L_0x128098e20;  1 drivers
v0x600002813600_0 .net *"_ivl_17", 0 0, L_0x600002b3be80;  1 drivers
v0x600002813690_0 .net *"_ivl_20", 0 0, L_0x60000312f950;  1 drivers
v0x600002813720_0 .net *"_ivl_22", 0 0, L_0x60000312f9c0;  1 drivers
v0x6000028137b0_0 .net *"_ivl_24", 0 0, L_0x60000312fa30;  1 drivers
v0x600002813840_0 .net *"_ivl_25", 31 0, L_0x600002b3b660;  1 drivers
L_0x128098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028138d0_0 .net *"_ivl_28", 15 0, L_0x128098e68;  1 drivers
L_0x128098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002813960_0 .net/2u *"_ivl_29", 31 0, L_0x128098eb0;  1 drivers
L_0x128098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000028139f0_0 .net *"_ivl_3", 0 0, L_0x128098d48;  1 drivers
v0x600002813a80_0 .net *"_ivl_31", 0 0, L_0x600002b3bd40;  1 drivers
L_0x128098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002813b10_0 .net/2u *"_ivl_4", 2 0, L_0x128098d90;  1 drivers
v0x600002813ba0_0 .net *"_ivl_6", 0 0, L_0x600002b3bb60;  1 drivers
v0x600002813c30_0 .net "do_clear", 0 0, L_0x60000312faa0;  1 drivers
v0x600002813cc0_0 .net "load_weight", 0 0, L_0x60000312f870;  1 drivers
v0x600002813d50_0 .net "weight_in", 7 0, L_0x600002b3ba20;  1 drivers
L_0x600002b3ff20 .concat [ 2 1 0 0], v0x60000287eb50_0, L_0x128098d48;
L_0x600002b3bb60 .cmp/eq 3, L_0x600002b3ff20, L_0x128098d90;
L_0x600002b3b7a0 .cmp/eq 3, v0x600002804990_0, L_0x128098dd8;
L_0x600002b3be80 .cmp/eq 3, v0x600002804990_0, L_0x128098e20;
L_0x600002b3b660 .concat [ 16 16 0 0], v0x600002804090_0, L_0x128098e68;
L_0x600002b3bd40 .cmp/eq 32, L_0x600002b3b660, L_0x128098eb0;
S_0x125616100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125604c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003424680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034246c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002812880_0 .net *"_ivl_11", 0 0, L_0x600002b3bac0;  1 drivers
v0x600002812910_0 .net *"_ivl_12", 15 0, L_0x600002b3b2a0;  1 drivers
v0x6000028129a0_0 .net/s *"_ivl_4", 15 0, L_0x600002b3b520;  1 drivers
v0x600002812a30_0 .net/s *"_ivl_6", 15 0, L_0x600002b3bc00;  1 drivers
v0x600002812ac0_0 .net/s "a_signed", 7 0, v0x600002812c70_0;  1 drivers
v0x600002812b50_0 .net "act_in", 7 0, L_0x60000312e450;  alias, 1 drivers
v0x600002812be0_0 .var "act_out", 7 0;
v0x600002812c70_0 .var "act_reg", 7 0;
v0x600002812d00_0 .net "clear_acc", 0 0, L_0x60000312faa0;  alias, 1 drivers
v0x600002812d90_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x600002812e20_0 .net "enable", 0 0, L_0x600003121c70;  alias, 1 drivers
v0x600002812eb0_0 .net "load_weight", 0 0, L_0x60000312f870;  alias, 1 drivers
v0x600002812f40_0 .net/s "product", 15 0, L_0x600002b3b200;  1 drivers
v0x600002812fd0_0 .net/s "product_ext", 31 0, L_0x600002b3b980;  1 drivers
v0x600002813060_0 .net "psum_in", 31 0, v0x60000281db00_0;  alias, 1 drivers
v0x6000028130f0_0 .var "psum_out", 31 0;
v0x600002813180_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x600002813210_0 .net/s "w_signed", 7 0, v0x600002813330_0;  1 drivers
v0x6000028132a0_0 .net "weight_in", 7 0, L_0x600002b3ba20;  alias, 1 drivers
v0x600002813330_0 .var "weight_reg", 7 0;
L_0x600002b3b520 .extend/s 16, v0x600002812c70_0;
L_0x600002b3bc00 .extend/s 16, v0x600002813330_0;
L_0x600002b3b200 .arith/mult 16, L_0x600002b3b520, L_0x600002b3bc00;
L_0x600002b3bac0 .part L_0x600002b3b200, 15, 1;
LS_0x600002b3b2a0_0_0 .concat [ 1 1 1 1], L_0x600002b3bac0, L_0x600002b3bac0, L_0x600002b3bac0, L_0x600002b3bac0;
LS_0x600002b3b2a0_0_4 .concat [ 1 1 1 1], L_0x600002b3bac0, L_0x600002b3bac0, L_0x600002b3bac0, L_0x600002b3bac0;
LS_0x600002b3b2a0_0_8 .concat [ 1 1 1 1], L_0x600002b3bac0, L_0x600002b3bac0, L_0x600002b3bac0, L_0x600002b3bac0;
LS_0x600002b3b2a0_0_12 .concat [ 1 1 1 1], L_0x600002b3bac0, L_0x600002b3bac0, L_0x600002b3bac0, L_0x600002b3bac0;
L_0x600002b3b2a0 .concat [ 4 4 4 4], LS_0x600002b3b2a0_0_0, LS_0x600002b3b2a0_0_4, LS_0x600002b3b2a0_0_8, LS_0x600002b3b2a0_0_12;
L_0x600002b3b980 .concat [ 16 16 0 0], L_0x600002b3b200, L_0x600002b3b2a0;
S_0x125616270 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x125604b10;
 .timescale 0 0;
P_0x600000f66040 .param/l "col" 1 7 214, +C4<01>;
L_0x60000312fbf0 .functor AND 1, v0x60000287ebe0_0, L_0x600002b3b840, C4<1>, C4<1>;
L_0x60000312fc60 .functor AND 1, L_0x600002b3b480, v0x60000287d680_0, C4<1>, C4<1>;
L_0x60000312fcd0 .functor OR 1, L_0x600002b3b700, L_0x60000312fc60, C4<0>, C4<0>;
L_0x60000312fd40 .functor AND 1, L_0x12809a4a0, L_0x60000312fcd0, C4<1>, C4<1>;
L_0x60000312fdb0 .functor AND 1, L_0x60000312fd40, L_0x600002b3b0c0, C4<1>, C4<1>;
v0x600002814990_0 .net *"_ivl_0", 2 0, L_0x600002b3b340;  1 drivers
L_0x128098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002814a20_0 .net/2u *"_ivl_11", 2 0, L_0x128098f88;  1 drivers
v0x600002814ab0_0 .net *"_ivl_13", 0 0, L_0x600002b3b700;  1 drivers
L_0x128098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002814b40_0 .net/2u *"_ivl_15", 2 0, L_0x128098fd0;  1 drivers
v0x600002814bd0_0 .net *"_ivl_17", 0 0, L_0x600002b3b480;  1 drivers
v0x600002814c60_0 .net *"_ivl_20", 0 0, L_0x60000312fc60;  1 drivers
v0x600002814cf0_0 .net *"_ivl_22", 0 0, L_0x60000312fcd0;  1 drivers
v0x600002814d80_0 .net *"_ivl_24", 0 0, L_0x60000312fd40;  1 drivers
v0x600002814e10_0 .net *"_ivl_25", 31 0, L_0x600002b3b5c0;  1 drivers
L_0x128099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002814ea0_0 .net *"_ivl_28", 15 0, L_0x128099018;  1 drivers
L_0x128099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002814f30_0 .net/2u *"_ivl_29", 31 0, L_0x128099060;  1 drivers
L_0x128098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002814fc0_0 .net *"_ivl_3", 0 0, L_0x128098ef8;  1 drivers
v0x600002815050_0 .net *"_ivl_31", 0 0, L_0x600002b3b0c0;  1 drivers
L_0x128098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000028150e0_0 .net/2u *"_ivl_4", 2 0, L_0x128098f40;  1 drivers
v0x600002815170_0 .net *"_ivl_6", 0 0, L_0x600002b3b840;  1 drivers
v0x600002815200_0 .net "do_clear", 0 0, L_0x60000312fdb0;  1 drivers
v0x600002815290_0 .net "load_weight", 0 0, L_0x60000312fbf0;  1 drivers
v0x600002815320_0 .net "weight_in", 7 0, L_0x600002b3b3e0;  1 drivers
L_0x600002b3b340 .concat [ 2 1 0 0], v0x60000287eb50_0, L_0x128098ef8;
L_0x600002b3b840 .cmp/eq 3, L_0x600002b3b340, L_0x128098f40;
L_0x600002b3b700 .cmp/eq 3, v0x600002804990_0, L_0x128098f88;
L_0x600002b3b480 .cmp/eq 3, v0x600002804990_0, L_0x128098fd0;
L_0x600002b3b5c0 .concat [ 16 16 0 0], v0x600002804090_0, L_0x128099018;
L_0x600002b3b0c0 .cmp/eq 32, L_0x600002b3b5c0, L_0x128099060;
S_0x125699f50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125616270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003424700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003424740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002813de0_0 .net *"_ivl_11", 0 0, L_0x600002b3ae40;  1 drivers
v0x600002813e70_0 .net *"_ivl_12", 15 0, L_0x600002b3aee0;  1 drivers
v0x600002813f00_0 .net/s *"_ivl_4", 15 0, L_0x600002b3b160;  1 drivers
v0x600002814000_0 .net/s *"_ivl_6", 15 0, L_0x600002b3af80;  1 drivers
v0x600002814090_0 .net/s "a_signed", 7 0, v0x600002814240_0;  1 drivers
v0x600002814120_0 .net "act_in", 7 0, v0x600002812be0_0;  alias, 1 drivers
v0x6000028141b0_0 .var "act_out", 7 0;
v0x600002814240_0 .var "act_reg", 7 0;
v0x6000028142d0_0 .net "clear_acc", 0 0, L_0x60000312fdb0;  alias, 1 drivers
v0x600002814360_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x6000028143f0_0 .net "enable", 0 0, L_0x600003121c70;  alias, 1 drivers
v0x600002814480_0 .net "load_weight", 0 0, L_0x60000312fbf0;  alias, 1 drivers
v0x600002814510_0 .net/s "product", 15 0, L_0x600002b3b020;  1 drivers
v0x6000028145a0_0 .net/s "product_ext", 31 0, L_0x600002b3ad00;  1 drivers
v0x600002814630_0 .net "psum_in", 31 0, v0x60000281f060_0;  alias, 1 drivers
v0x6000028146c0_0 .var "psum_out", 31 0;
v0x600002814750_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x6000028147e0_0 .net/s "w_signed", 7 0, v0x600002814900_0;  1 drivers
v0x600002814870_0 .net "weight_in", 7 0, L_0x600002b3b3e0;  alias, 1 drivers
v0x600002814900_0 .var "weight_reg", 7 0;
L_0x600002b3b160 .extend/s 16, v0x600002814240_0;
L_0x600002b3af80 .extend/s 16, v0x600002814900_0;
L_0x600002b3b020 .arith/mult 16, L_0x600002b3b160, L_0x600002b3af80;
L_0x600002b3ae40 .part L_0x600002b3b020, 15, 1;
LS_0x600002b3aee0_0_0 .concat [ 1 1 1 1], L_0x600002b3ae40, L_0x600002b3ae40, L_0x600002b3ae40, L_0x600002b3ae40;
LS_0x600002b3aee0_0_4 .concat [ 1 1 1 1], L_0x600002b3ae40, L_0x600002b3ae40, L_0x600002b3ae40, L_0x600002b3ae40;
LS_0x600002b3aee0_0_8 .concat [ 1 1 1 1], L_0x600002b3ae40, L_0x600002b3ae40, L_0x600002b3ae40, L_0x600002b3ae40;
LS_0x600002b3aee0_0_12 .concat [ 1 1 1 1], L_0x600002b3ae40, L_0x600002b3ae40, L_0x600002b3ae40, L_0x600002b3ae40;
L_0x600002b3aee0 .concat [ 4 4 4 4], LS_0x600002b3aee0_0_0, LS_0x600002b3aee0_0_4, LS_0x600002b3aee0_0_8, LS_0x600002b3aee0_0_12;
L_0x600002b3ad00 .concat [ 16 16 0 0], L_0x600002b3b020, L_0x600002b3aee0;
S_0x12569a0c0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x125604b10;
 .timescale 0 0;
P_0x600000f665c0 .param/l "col" 1 7 214, +C4<010>;
L_0x60000312ff00 .functor AND 1, v0x60000287ebe0_0, L_0x600002b3abc0, C4<1>, C4<1>;
L_0x60000312f8e0 .functor AND 1, L_0x600002b3ab20, v0x60000287d680_0, C4<1>, C4<1>;
L_0x60000312ff70 .functor OR 1, L_0x600002b3aa80, L_0x60000312f8e0, C4<0>, C4<0>;
L_0x60000312bcd0 .functor AND 1, L_0x12809a4a0, L_0x60000312ff70, C4<1>, C4<1>;
L_0x60000312b870 .functor AND 1, L_0x60000312bcd0, L_0x600002b3a9e0, C4<1>, C4<1>;
v0x600002815ef0_0 .net *"_ivl_0", 3 0, L_0x600002b3ada0;  1 drivers
L_0x128099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002815f80_0 .net/2u *"_ivl_11", 2 0, L_0x128099138;  1 drivers
v0x600002816010_0 .net *"_ivl_13", 0 0, L_0x600002b3aa80;  1 drivers
L_0x128099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000028160a0_0 .net/2u *"_ivl_15", 2 0, L_0x128099180;  1 drivers
v0x600002816130_0 .net *"_ivl_17", 0 0, L_0x600002b3ab20;  1 drivers
v0x6000028161c0_0 .net *"_ivl_20", 0 0, L_0x60000312f8e0;  1 drivers
v0x600002816250_0 .net *"_ivl_22", 0 0, L_0x60000312ff70;  1 drivers
v0x6000028162e0_0 .net *"_ivl_24", 0 0, L_0x60000312bcd0;  1 drivers
v0x600002816370_0 .net *"_ivl_25", 31 0, L_0x600002b3a940;  1 drivers
L_0x1280991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002816400_0 .net *"_ivl_28", 15 0, L_0x1280991c8;  1 drivers
L_0x128099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002816490_0 .net/2u *"_ivl_29", 31 0, L_0x128099210;  1 drivers
L_0x1280990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002816520_0 .net *"_ivl_3", 1 0, L_0x1280990a8;  1 drivers
v0x6000028165b0_0 .net *"_ivl_31", 0 0, L_0x600002b3a9e0;  1 drivers
L_0x1280990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002816640_0 .net/2u *"_ivl_4", 3 0, L_0x1280990f0;  1 drivers
v0x6000028166d0_0 .net *"_ivl_6", 0 0, L_0x600002b3abc0;  1 drivers
v0x600002816760_0 .net "do_clear", 0 0, L_0x60000312b870;  1 drivers
v0x6000028167f0_0 .net "load_weight", 0 0, L_0x60000312ff00;  1 drivers
v0x600002816880_0 .net "weight_in", 7 0, L_0x600002b3ac60;  1 drivers
L_0x600002b3ada0 .concat [ 2 2 0 0], v0x60000287eb50_0, L_0x1280990a8;
L_0x600002b3abc0 .cmp/eq 4, L_0x600002b3ada0, L_0x1280990f0;
L_0x600002b3aa80 .cmp/eq 3, v0x600002804990_0, L_0x128099138;
L_0x600002b3ab20 .cmp/eq 3, v0x600002804990_0, L_0x128099180;
L_0x600002b3a940 .concat [ 16 16 0 0], v0x600002804090_0, L_0x1280991c8;
L_0x600002b3a9e0 .cmp/eq 32, L_0x600002b3a940, L_0x128099210;
S_0x125694590 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12569a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003424800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003424840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000028153b0_0 .net *"_ivl_11", 0 0, L_0x600002b3a1c0;  1 drivers
v0x600002815440_0 .net *"_ivl_12", 15 0, L_0x600002b39fe0;  1 drivers
v0x6000028154d0_0 .net/s *"_ivl_4", 15 0, L_0x600002b3a620;  1 drivers
v0x600002815560_0 .net/s *"_ivl_6", 15 0, L_0x600002b3a6c0;  1 drivers
v0x6000028155f0_0 .net/s "a_signed", 7 0, v0x6000028157a0_0;  1 drivers
v0x600002815680_0 .net "act_in", 7 0, v0x6000028141b0_0;  alias, 1 drivers
v0x600002815710_0 .var "act_out", 7 0;
v0x6000028157a0_0 .var "act_reg", 7 0;
v0x600002815830_0 .net "clear_acc", 0 0, L_0x60000312b870;  alias, 1 drivers
v0x6000028158c0_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x600002815950_0 .net "enable", 0 0, L_0x600003121c70;  alias, 1 drivers
v0x6000028159e0_0 .net "load_weight", 0 0, L_0x60000312ff00;  alias, 1 drivers
v0x600002815a70_0 .net/s "product", 15 0, L_0x600002b3a120;  1 drivers
v0x600002815b00_0 .net/s "product_ext", 31 0, L_0x600002b3a080;  1 drivers
v0x600002815b90_0 .net "psum_in", 31 0, v0x600002810630_0;  alias, 1 drivers
v0x600002815c20_0 .var "psum_out", 31 0;
v0x600002815cb0_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x600002815d40_0 .net/s "w_signed", 7 0, v0x600002815e60_0;  1 drivers
v0x600002815dd0_0 .net "weight_in", 7 0, L_0x600002b3ac60;  alias, 1 drivers
v0x600002815e60_0 .var "weight_reg", 7 0;
L_0x600002b3a620 .extend/s 16, v0x6000028157a0_0;
L_0x600002b3a6c0 .extend/s 16, v0x600002815e60_0;
L_0x600002b3a120 .arith/mult 16, L_0x600002b3a620, L_0x600002b3a6c0;
L_0x600002b3a1c0 .part L_0x600002b3a120, 15, 1;
LS_0x600002b39fe0_0_0 .concat [ 1 1 1 1], L_0x600002b3a1c0, L_0x600002b3a1c0, L_0x600002b3a1c0, L_0x600002b3a1c0;
LS_0x600002b39fe0_0_4 .concat [ 1 1 1 1], L_0x600002b3a1c0, L_0x600002b3a1c0, L_0x600002b3a1c0, L_0x600002b3a1c0;
LS_0x600002b39fe0_0_8 .concat [ 1 1 1 1], L_0x600002b3a1c0, L_0x600002b3a1c0, L_0x600002b3a1c0, L_0x600002b3a1c0;
LS_0x600002b39fe0_0_12 .concat [ 1 1 1 1], L_0x600002b3a1c0, L_0x600002b3a1c0, L_0x600002b3a1c0, L_0x600002b3a1c0;
L_0x600002b39fe0 .concat [ 4 4 4 4], LS_0x600002b39fe0_0_0, LS_0x600002b39fe0_0_4, LS_0x600002b39fe0_0_8, LS_0x600002b39fe0_0_12;
L_0x600002b3a080 .concat [ 16 16 0 0], L_0x600002b3a120, L_0x600002b39fe0;
S_0x125694700 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x125604b10;
 .timescale 0 0;
P_0x600000f666c0 .param/l "col" 1 7 214, +C4<011>;
L_0x60000312ab50 .functor AND 1, v0x60000287ebe0_0, L_0x600002b39f40, C4<1>, C4<1>;
L_0x60000312a6f0 .functor AND 1, L_0x600002b39c20, v0x60000287d680_0, C4<1>, C4<1>;
L_0x60000312a290 .functor OR 1, L_0x600002b39e00, L_0x60000312a6f0, C4<0>, C4<0>;
L_0x600003129e30 .functor AND 1, L_0x12809a4a0, L_0x60000312a290, C4<1>, C4<1>;
L_0x6000031299d0 .functor AND 1, L_0x600003129e30, L_0x600002b39ae0, C4<1>, C4<1>;
v0x600002817450_0 .net *"_ivl_0", 3 0, L_0x600002b39ea0;  1 drivers
L_0x1280992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000028174e0_0 .net/2u *"_ivl_11", 2 0, L_0x1280992e8;  1 drivers
v0x600002817570_0 .net *"_ivl_13", 0 0, L_0x600002b39e00;  1 drivers
L_0x128099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002817600_0 .net/2u *"_ivl_15", 2 0, L_0x128099330;  1 drivers
v0x600002817690_0 .net *"_ivl_17", 0 0, L_0x600002b39c20;  1 drivers
v0x600002817720_0 .net *"_ivl_20", 0 0, L_0x60000312a6f0;  1 drivers
v0x6000028177b0_0 .net *"_ivl_22", 0 0, L_0x60000312a290;  1 drivers
v0x600002817840_0 .net *"_ivl_24", 0 0, L_0x600003129e30;  1 drivers
v0x6000028178d0_0 .net *"_ivl_25", 31 0, L_0x600002b39cc0;  1 drivers
L_0x128099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002817960_0 .net *"_ivl_28", 15 0, L_0x128099378;  1 drivers
L_0x1280993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028179f0_0 .net/2u *"_ivl_29", 31 0, L_0x1280993c0;  1 drivers
L_0x128099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002817a80_0 .net *"_ivl_3", 1 0, L_0x128099258;  1 drivers
v0x600002817b10_0 .net *"_ivl_31", 0 0, L_0x600002b39ae0;  1 drivers
L_0x1280992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002817ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1280992a0;  1 drivers
v0x600002817c30_0 .net *"_ivl_6", 0 0, L_0x600002b39f40;  1 drivers
v0x600002817cc0_0 .net "do_clear", 0 0, L_0x6000031299d0;  1 drivers
v0x600002817d50_0 .net "load_weight", 0 0, L_0x60000312ab50;  1 drivers
v0x600002817de0_0 .net "weight_in", 7 0, L_0x600002b39d60;  1 drivers
L_0x600002b39ea0 .concat [ 2 2 0 0], v0x60000287eb50_0, L_0x128099258;
L_0x600002b39f40 .cmp/eq 4, L_0x600002b39ea0, L_0x1280992a0;
L_0x600002b39e00 .cmp/eq 3, v0x600002804990_0, L_0x1280992e8;
L_0x600002b39c20 .cmp/eq 3, v0x600002804990_0, L_0x128099330;
L_0x600002b39cc0 .concat [ 16 16 0 0], v0x600002804090_0, L_0x128099378;
L_0x600002b39ae0 .cmp/eq 32, L_0x600002b39cc0, L_0x1280993c0;
S_0x125691f40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125694700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003424500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003424540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002816910_0 .net *"_ivl_11", 0 0, L_0x600002b39860;  1 drivers
v0x6000028169a0_0 .net *"_ivl_12", 15 0, L_0x600002b39900;  1 drivers
v0x600002816a30_0 .net/s *"_ivl_4", 15 0, L_0x600002b39b80;  1 drivers
v0x600002816ac0_0 .net/s *"_ivl_6", 15 0, L_0x600002b399a0;  1 drivers
v0x600002816b50_0 .net/s "a_signed", 7 0, v0x600002816d00_0;  1 drivers
v0x600002816be0_0 .net "act_in", 7 0, v0x600002815710_0;  alias, 1 drivers
v0x600002816c70_0 .var "act_out", 7 0;
v0x600002816d00_0 .var "act_reg", 7 0;
v0x600002816d90_0 .net "clear_acc", 0 0, L_0x6000031299d0;  alias, 1 drivers
v0x600002816e20_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x600002816eb0_0 .net "enable", 0 0, L_0x600003121c70;  alias, 1 drivers
v0x600002816f40_0 .net "load_weight", 0 0, L_0x60000312ab50;  alias, 1 drivers
v0x600002816fd0_0 .net/s "product", 15 0, L_0x600002b39a40;  1 drivers
v0x600002817060_0 .net/s "product_ext", 31 0, L_0x600002b39720;  1 drivers
v0x6000028170f0_0 .net "psum_in", 31 0, v0x600002811b90_0;  alias, 1 drivers
v0x600002817180_0 .var "psum_out", 31 0;
v0x600002817210_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x6000028172a0_0 .net/s "w_signed", 7 0, v0x6000028173c0_0;  1 drivers
v0x600002817330_0 .net "weight_in", 7 0, L_0x600002b39d60;  alias, 1 drivers
v0x6000028173c0_0 .var "weight_reg", 7 0;
L_0x600002b39b80 .extend/s 16, v0x600002816d00_0;
L_0x600002b399a0 .extend/s 16, v0x6000028173c0_0;
L_0x600002b39a40 .arith/mult 16, L_0x600002b39b80, L_0x600002b399a0;
L_0x600002b39860 .part L_0x600002b39a40, 15, 1;
LS_0x600002b39900_0_0 .concat [ 1 1 1 1], L_0x600002b39860, L_0x600002b39860, L_0x600002b39860, L_0x600002b39860;
LS_0x600002b39900_0_4 .concat [ 1 1 1 1], L_0x600002b39860, L_0x600002b39860, L_0x600002b39860, L_0x600002b39860;
LS_0x600002b39900_0_8 .concat [ 1 1 1 1], L_0x600002b39860, L_0x600002b39860, L_0x600002b39860, L_0x600002b39860;
LS_0x600002b39900_0_12 .concat [ 1 1 1 1], L_0x600002b39860, L_0x600002b39860, L_0x600002b39860, L_0x600002b39860;
L_0x600002b39900 .concat [ 4 4 4 4], LS_0x600002b39900_0_0, LS_0x600002b39900_0_4, LS_0x600002b39900_0_8, LS_0x600002b39900_0_12;
L_0x600002b39720 .concat [ 16 16 0 0], L_0x600002b39a40, L_0x600002b39900;
S_0x1256920b0 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f667c0 .param/l "row" 1 7 213, +C4<010>;
S_0x12568f8f0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x1256920b0;
 .timescale 0 0;
P_0x600000f66840 .param/l "col" 1 7 214, +C4<00>;
L_0x600003128cb0 .functor AND 1, v0x60000287ebe0_0, L_0x600002b395e0, C4<1>, C4<1>;
L_0x600003128c40 .functor AND 1, L_0x600002b39540, v0x60000287d680_0, C4<1>, C4<1>;
L_0x600003128bd0 .functor OR 1, L_0x600002b394a0, L_0x600003128c40, C4<0>, C4<0>;
L_0x600003128b60 .functor AND 1, L_0x12809a4a0, L_0x600003128bd0, C4<1>, C4<1>;
L_0x600003128a80 .functor AND 1, L_0x600003128b60, L_0x600002b39400, C4<1>, C4<1>;
v0x600002808a20_0 .net *"_ivl_0", 2 0, L_0x600002b397c0;  1 drivers
L_0x128099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002808ab0_0 .net/2u *"_ivl_11", 2 0, L_0x128099498;  1 drivers
v0x600002808b40_0 .net *"_ivl_13", 0 0, L_0x600002b394a0;  1 drivers
L_0x1280994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002808bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1280994e0;  1 drivers
v0x600002808c60_0 .net *"_ivl_17", 0 0, L_0x600002b39540;  1 drivers
v0x600002808cf0_0 .net *"_ivl_20", 0 0, L_0x600003128c40;  1 drivers
v0x600002808d80_0 .net *"_ivl_22", 0 0, L_0x600003128bd0;  1 drivers
v0x600002808e10_0 .net *"_ivl_24", 0 0, L_0x600003128b60;  1 drivers
v0x600002808ea0_0 .net *"_ivl_25", 31 0, L_0x600002b39360;  1 drivers
L_0x128099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002808f30_0 .net *"_ivl_28", 15 0, L_0x128099528;  1 drivers
L_0x128099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002808fc0_0 .net/2u *"_ivl_29", 31 0, L_0x128099570;  1 drivers
L_0x128099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002809050_0 .net *"_ivl_3", 0 0, L_0x128099408;  1 drivers
v0x6000028090e0_0 .net *"_ivl_31", 0 0, L_0x600002b39400;  1 drivers
L_0x128099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002809170_0 .net/2u *"_ivl_4", 2 0, L_0x128099450;  1 drivers
v0x600002809200_0 .net *"_ivl_6", 0 0, L_0x600002b395e0;  1 drivers
v0x600002809290_0 .net "do_clear", 0 0, L_0x600003128a80;  1 drivers
v0x600002809320_0 .net "load_weight", 0 0, L_0x600003128cb0;  1 drivers
v0x6000028093b0_0 .net "weight_in", 7 0, L_0x600002b39680;  1 drivers
L_0x600002b397c0 .concat [ 2 1 0 0], v0x60000287eb50_0, L_0x128099408;
L_0x600002b395e0 .cmp/eq 3, L_0x600002b397c0, L_0x128099450;
L_0x600002b394a0 .cmp/eq 3, v0x600002804990_0, L_0x128099498;
L_0x600002b39540 .cmp/eq 3, v0x600002804990_0, L_0x1280994e0;
L_0x600002b39360 .concat [ 16 16 0 0], v0x600002804090_0, L_0x128099528;
L_0x600002b39400 .cmp/eq 32, L_0x600002b39360, L_0x128099570;
S_0x12568fa60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12568f8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003424880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034248c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002817e70_0 .net *"_ivl_11", 0 0, L_0x600002b39180;  1 drivers
v0x600002817f00_0 .net *"_ivl_12", 15 0, L_0x600002b38fa0;  1 drivers
v0x600002808000_0 .net/s *"_ivl_4", 15 0, L_0x600002b39220;  1 drivers
v0x600002808090_0 .net/s *"_ivl_6", 15 0, L_0x600002b392c0;  1 drivers
v0x600002808120_0 .net/s "a_signed", 7 0, v0x6000028082d0_0;  1 drivers
v0x6000028081b0_0 .net "act_in", 7 0, L_0x60000312e4c0;  alias, 1 drivers
v0x600002808240_0 .var "act_out", 7 0;
v0x6000028082d0_0 .var "act_reg", 7 0;
v0x600002808360_0 .net "clear_acc", 0 0, L_0x600003128a80;  alias, 1 drivers
v0x6000028083f0_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x600002808480_0 .net "enable", 0 0, L_0x600003121c70;  alias, 1 drivers
v0x600002808510_0 .net "load_weight", 0 0, L_0x600003128cb0;  alias, 1 drivers
v0x6000028085a0_0 .net/s "product", 15 0, L_0x600002b390e0;  1 drivers
v0x600002808630_0 .net/s "product_ext", 31 0, L_0x600002b39040;  1 drivers
v0x6000028086c0_0 .net "psum_in", 31 0, v0x6000028130f0_0;  alias, 1 drivers
v0x600002808750_0 .var "psum_out", 31 0;
v0x6000028087e0_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x600002808870_0 .net/s "w_signed", 7 0, v0x600002808990_0;  1 drivers
v0x600002808900_0 .net "weight_in", 7 0, L_0x600002b39680;  alias, 1 drivers
v0x600002808990_0 .var "weight_reg", 7 0;
L_0x600002b39220 .extend/s 16, v0x6000028082d0_0;
L_0x600002b392c0 .extend/s 16, v0x600002808990_0;
L_0x600002b390e0 .arith/mult 16, L_0x600002b39220, L_0x600002b392c0;
L_0x600002b39180 .part L_0x600002b390e0, 15, 1;
LS_0x600002b38fa0_0_0 .concat [ 1 1 1 1], L_0x600002b39180, L_0x600002b39180, L_0x600002b39180, L_0x600002b39180;
LS_0x600002b38fa0_0_4 .concat [ 1 1 1 1], L_0x600002b39180, L_0x600002b39180, L_0x600002b39180, L_0x600002b39180;
LS_0x600002b38fa0_0_8 .concat [ 1 1 1 1], L_0x600002b39180, L_0x600002b39180, L_0x600002b39180, L_0x600002b39180;
LS_0x600002b38fa0_0_12 .concat [ 1 1 1 1], L_0x600002b39180, L_0x600002b39180, L_0x600002b39180, L_0x600002b39180;
L_0x600002b38fa0 .concat [ 4 4 4 4], LS_0x600002b38fa0_0_0, LS_0x600002b38fa0_0_4, LS_0x600002b38fa0_0_8, LS_0x600002b38fa0_0_12;
L_0x600002b39040 .concat [ 16 16 0 0], L_0x600002b390e0, L_0x600002b38fa0;
S_0x12568d2a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x1256920b0;
 .timescale 0 0;
P_0x600000f66940 .param/l "col" 1 7 214, +C4<01>;
L_0x600003120070 .functor AND 1, v0x60000287ebe0_0, L_0x600002b38f00, C4<1>, C4<1>;
L_0x6000031200e0 .functor AND 1, L_0x600002b38be0, v0x60000287d680_0, C4<1>, C4<1>;
L_0x600003120150 .functor OR 1, L_0x600002b38dc0, L_0x6000031200e0, C4<0>, C4<0>;
L_0x6000031201c0 .functor AND 1, L_0x12809a4a0, L_0x600003120150, C4<1>, C4<1>;
L_0x600003120230 .functor AND 1, L_0x6000031201c0, L_0x600002b38aa0, C4<1>, C4<1>;
v0x600002809f80_0 .net *"_ivl_0", 2 0, L_0x600002b38e60;  1 drivers
L_0x128099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000280a010_0 .net/2u *"_ivl_11", 2 0, L_0x128099648;  1 drivers
v0x60000280a0a0_0 .net *"_ivl_13", 0 0, L_0x600002b38dc0;  1 drivers
L_0x128099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000280a130_0 .net/2u *"_ivl_15", 2 0, L_0x128099690;  1 drivers
v0x60000280a1c0_0 .net *"_ivl_17", 0 0, L_0x600002b38be0;  1 drivers
v0x60000280a250_0 .net *"_ivl_20", 0 0, L_0x6000031200e0;  1 drivers
v0x60000280a2e0_0 .net *"_ivl_22", 0 0, L_0x600003120150;  1 drivers
v0x60000280a370_0 .net *"_ivl_24", 0 0, L_0x6000031201c0;  1 drivers
v0x60000280a400_0 .net *"_ivl_25", 31 0, L_0x600002b38c80;  1 drivers
L_0x1280996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000280a490_0 .net *"_ivl_28", 15 0, L_0x1280996d8;  1 drivers
L_0x128099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000280a520_0 .net/2u *"_ivl_29", 31 0, L_0x128099720;  1 drivers
L_0x1280995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000280a5b0_0 .net *"_ivl_3", 0 0, L_0x1280995b8;  1 drivers
v0x60000280a640_0 .net *"_ivl_31", 0 0, L_0x600002b38aa0;  1 drivers
L_0x128099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000280a6d0_0 .net/2u *"_ivl_4", 2 0, L_0x128099600;  1 drivers
v0x60000280a760_0 .net *"_ivl_6", 0 0, L_0x600002b38f00;  1 drivers
v0x60000280a7f0_0 .net "do_clear", 0 0, L_0x600003120230;  1 drivers
v0x60000280a880_0 .net "load_weight", 0 0, L_0x600003120070;  1 drivers
v0x60000280a910_0 .net "weight_in", 7 0, L_0x600002b38d20;  1 drivers
L_0x600002b38e60 .concat [ 2 1 0 0], v0x60000287eb50_0, L_0x1280995b8;
L_0x600002b38f00 .cmp/eq 3, L_0x600002b38e60, L_0x128099600;
L_0x600002b38dc0 .cmp/eq 3, v0x600002804990_0, L_0x128099648;
L_0x600002b38be0 .cmp/eq 3, v0x600002804990_0, L_0x128099690;
L_0x600002b38c80 .concat [ 16 16 0 0], v0x600002804090_0, L_0x1280996d8;
L_0x600002b38aa0 .cmp/eq 32, L_0x600002b38c80, L_0x128099720;
S_0x12568d410 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12568d2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003424580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034245c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002809440_0 .net *"_ivl_11", 0 0, L_0x600002b3a4e0;  1 drivers
v0x6000028094d0_0 .net *"_ivl_12", 15 0, L_0x600002b3a580;  1 drivers
v0x600002809560_0 .net/s *"_ivl_4", 15 0, L_0x600002b38b40;  1 drivers
v0x6000028095f0_0 .net/s *"_ivl_6", 15 0, L_0x600002b38960;  1 drivers
v0x600002809680_0 .net/s "a_signed", 7 0, v0x600002809830_0;  1 drivers
v0x600002809710_0 .net "act_in", 7 0, v0x600002808240_0;  alias, 1 drivers
v0x6000028097a0_0 .var "act_out", 7 0;
v0x600002809830_0 .var "act_reg", 7 0;
v0x6000028098c0_0 .net "clear_acc", 0 0, L_0x600003120230;  alias, 1 drivers
v0x600002809950_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x6000028099e0_0 .net "enable", 0 0, L_0x600003121c70;  alias, 1 drivers
v0x600002809a70_0 .net "load_weight", 0 0, L_0x600003120070;  alias, 1 drivers
v0x600002809b00_0 .net/s "product", 15 0, L_0x600002b38a00;  1 drivers
v0x600002809b90_0 .net/s "product_ext", 31 0, L_0x600002b3a3a0;  1 drivers
v0x600002809c20_0 .net "psum_in", 31 0, v0x6000028146c0_0;  alias, 1 drivers
v0x600002809cb0_0 .var "psum_out", 31 0;
v0x600002809d40_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x600002809dd0_0 .net/s "w_signed", 7 0, v0x600002809ef0_0;  1 drivers
v0x600002809e60_0 .net "weight_in", 7 0, L_0x600002b38d20;  alias, 1 drivers
v0x600002809ef0_0 .var "weight_reg", 7 0;
L_0x600002b38b40 .extend/s 16, v0x600002809830_0;
L_0x600002b38960 .extend/s 16, v0x600002809ef0_0;
L_0x600002b38a00 .arith/mult 16, L_0x600002b38b40, L_0x600002b38960;
L_0x600002b3a4e0 .part L_0x600002b38a00, 15, 1;
LS_0x600002b3a580_0_0 .concat [ 1 1 1 1], L_0x600002b3a4e0, L_0x600002b3a4e0, L_0x600002b3a4e0, L_0x600002b3a4e0;
LS_0x600002b3a580_0_4 .concat [ 1 1 1 1], L_0x600002b3a4e0, L_0x600002b3a4e0, L_0x600002b3a4e0, L_0x600002b3a4e0;
LS_0x600002b3a580_0_8 .concat [ 1 1 1 1], L_0x600002b3a4e0, L_0x600002b3a4e0, L_0x600002b3a4e0, L_0x600002b3a4e0;
LS_0x600002b3a580_0_12 .concat [ 1 1 1 1], L_0x600002b3a4e0, L_0x600002b3a4e0, L_0x600002b3a4e0, L_0x600002b3a4e0;
L_0x600002b3a580 .concat [ 4 4 4 4], LS_0x600002b3a580_0_0, LS_0x600002b3a580_0_4, LS_0x600002b3a580_0_8, LS_0x600002b3a580_0_12;
L_0x600002b3a3a0 .concat [ 16 16 0 0], L_0x600002b38a00, L_0x600002b3a580;
S_0x12568ac50 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x1256920b0;
 .timescale 0 0;
P_0x600000f66a40 .param/l "col" 1 7 214, +C4<010>;
L_0x600003120380 .functor AND 1, v0x60000287ebe0_0, L_0x600002b3a260, C4<1>, C4<1>;
L_0x6000031203f0 .functor AND 1, L_0x600002b38820, v0x60000287d680_0, C4<1>, C4<1>;
L_0x600003120460 .functor OR 1, L_0x600002b386e0, L_0x6000031203f0, C4<0>, C4<0>;
L_0x6000031204d0 .functor AND 1, L_0x12809a4a0, L_0x600003120460, C4<1>, C4<1>;
L_0x600003120540 .functor AND 1, L_0x6000031204d0, L_0x600002b3b8e0, C4<1>, C4<1>;
v0x60000280b4e0_0 .net *"_ivl_0", 3 0, L_0x600002b3a440;  1 drivers
L_0x1280997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000280b570_0 .net/2u *"_ivl_11", 2 0, L_0x1280997f8;  1 drivers
v0x60000280b600_0 .net *"_ivl_13", 0 0, L_0x600002b386e0;  1 drivers
L_0x128099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000280b690_0 .net/2u *"_ivl_15", 2 0, L_0x128099840;  1 drivers
v0x60000280b720_0 .net *"_ivl_17", 0 0, L_0x600002b38820;  1 drivers
v0x60000280b7b0_0 .net *"_ivl_20", 0 0, L_0x6000031203f0;  1 drivers
v0x60000280b840_0 .net *"_ivl_22", 0 0, L_0x600003120460;  1 drivers
v0x60000280b8d0_0 .net *"_ivl_24", 0 0, L_0x6000031204d0;  1 drivers
v0x60000280b960_0 .net *"_ivl_25", 31 0, L_0x600002b388c0;  1 drivers
L_0x128099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000280b9f0_0 .net *"_ivl_28", 15 0, L_0x128099888;  1 drivers
L_0x1280998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000280ba80_0 .net/2u *"_ivl_29", 31 0, L_0x1280998d0;  1 drivers
L_0x128099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000280bb10_0 .net *"_ivl_3", 1 0, L_0x128099768;  1 drivers
v0x60000280bba0_0 .net *"_ivl_31", 0 0, L_0x600002b3b8e0;  1 drivers
L_0x1280997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000280bc30_0 .net/2u *"_ivl_4", 3 0, L_0x1280997b0;  1 drivers
v0x60000280bcc0_0 .net *"_ivl_6", 0 0, L_0x600002b3a260;  1 drivers
v0x60000280bd50_0 .net "do_clear", 0 0, L_0x600003120540;  1 drivers
v0x60000280bde0_0 .net "load_weight", 0 0, L_0x600003120380;  1 drivers
v0x60000280be70_0 .net "weight_in", 7 0, L_0x600002b3a300;  1 drivers
L_0x600002b3a440 .concat [ 2 2 0 0], v0x60000287eb50_0, L_0x128099768;
L_0x600002b3a260 .cmp/eq 4, L_0x600002b3a440, L_0x1280997b0;
L_0x600002b386e0 .cmp/eq 3, v0x600002804990_0, L_0x1280997f8;
L_0x600002b38820 .cmp/eq 3, v0x600002804990_0, L_0x128099840;
L_0x600002b388c0 .concat [ 16 16 0 0], v0x600002804090_0, L_0x128099888;
L_0x600002b3b8e0 .cmp/eq 32, L_0x600002b388c0, L_0x1280998d0;
S_0x12568adc0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12568ac50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003424780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034247c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000280a9a0_0 .net *"_ivl_11", 0 0, L_0x600002b301e0;  1 drivers
v0x60000280aa30_0 .net *"_ivl_12", 15 0, L_0x600002b30280;  1 drivers
v0x60000280aac0_0 .net/s *"_ivl_4", 15 0, L_0x600002b30000;  1 drivers
v0x60000280ab50_0 .net/s *"_ivl_6", 15 0, L_0x600002b300a0;  1 drivers
v0x60000280abe0_0 .net/s "a_signed", 7 0, v0x60000280ad90_0;  1 drivers
v0x60000280ac70_0 .net "act_in", 7 0, v0x6000028097a0_0;  alias, 1 drivers
v0x60000280ad00_0 .var "act_out", 7 0;
v0x60000280ad90_0 .var "act_reg", 7 0;
v0x60000280ae20_0 .net "clear_acc", 0 0, L_0x600003120540;  alias, 1 drivers
v0x60000280aeb0_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x60000280af40_0 .net "enable", 0 0, L_0x600003121c70;  alias, 1 drivers
v0x60000280afd0_0 .net "load_weight", 0 0, L_0x600003120380;  alias, 1 drivers
v0x60000280b060_0 .net/s "product", 15 0, L_0x600002b30140;  1 drivers
v0x60000280b0f0_0 .net/s "product_ext", 31 0, L_0x600002b30320;  1 drivers
v0x60000280b180_0 .net "psum_in", 31 0, v0x600002815c20_0;  alias, 1 drivers
v0x60000280b210_0 .var "psum_out", 31 0;
v0x60000280b2a0_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x60000280b330_0 .net/s "w_signed", 7 0, v0x60000280b450_0;  1 drivers
v0x60000280b3c0_0 .net "weight_in", 7 0, L_0x600002b3a300;  alias, 1 drivers
v0x60000280b450_0 .var "weight_reg", 7 0;
L_0x600002b30000 .extend/s 16, v0x60000280ad90_0;
L_0x600002b300a0 .extend/s 16, v0x60000280b450_0;
L_0x600002b30140 .arith/mult 16, L_0x600002b30000, L_0x600002b300a0;
L_0x600002b301e0 .part L_0x600002b30140, 15, 1;
LS_0x600002b30280_0_0 .concat [ 1 1 1 1], L_0x600002b301e0, L_0x600002b301e0, L_0x600002b301e0, L_0x600002b301e0;
LS_0x600002b30280_0_4 .concat [ 1 1 1 1], L_0x600002b301e0, L_0x600002b301e0, L_0x600002b301e0, L_0x600002b301e0;
LS_0x600002b30280_0_8 .concat [ 1 1 1 1], L_0x600002b301e0, L_0x600002b301e0, L_0x600002b301e0, L_0x600002b301e0;
LS_0x600002b30280_0_12 .concat [ 1 1 1 1], L_0x600002b301e0, L_0x600002b301e0, L_0x600002b301e0, L_0x600002b301e0;
L_0x600002b30280 .concat [ 4 4 4 4], LS_0x600002b30280_0_0, LS_0x600002b30280_0_4, LS_0x600002b30280_0_8, LS_0x600002b30280_0_12;
L_0x600002b30320 .concat [ 16 16 0 0], L_0x600002b30140, L_0x600002b30280;
S_0x125688600 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x1256920b0;
 .timescale 0 0;
P_0x600000f66b40 .param/l "col" 1 7 214, +C4<011>;
L_0x600003120690 .functor AND 1, v0x60000287ebe0_0, L_0x600002b30460, C4<1>, C4<1>;
L_0x600003120700 .functor AND 1, L_0x600002b30640, v0x60000287d680_0, C4<1>, C4<1>;
L_0x600003120770 .functor OR 1, L_0x600002b305a0, L_0x600003120700, C4<0>, C4<0>;
L_0x6000031207e0 .functor AND 1, L_0x12809a4a0, L_0x600003120770, C4<1>, C4<1>;
L_0x600003120850 .functor AND 1, L_0x6000031207e0, L_0x600002b30780, C4<1>, C4<1>;
v0x60000280cab0_0 .net *"_ivl_0", 3 0, L_0x600002b303c0;  1 drivers
L_0x1280999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000280cb40_0 .net/2u *"_ivl_11", 2 0, L_0x1280999a8;  1 drivers
v0x60000280cbd0_0 .net *"_ivl_13", 0 0, L_0x600002b305a0;  1 drivers
L_0x1280999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000280cc60_0 .net/2u *"_ivl_15", 2 0, L_0x1280999f0;  1 drivers
v0x60000280ccf0_0 .net *"_ivl_17", 0 0, L_0x600002b30640;  1 drivers
v0x60000280cd80_0 .net *"_ivl_20", 0 0, L_0x600003120700;  1 drivers
v0x60000280ce10_0 .net *"_ivl_22", 0 0, L_0x600003120770;  1 drivers
v0x60000280cea0_0 .net *"_ivl_24", 0 0, L_0x6000031207e0;  1 drivers
v0x60000280cf30_0 .net *"_ivl_25", 31 0, L_0x600002b306e0;  1 drivers
L_0x128099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000280cfc0_0 .net *"_ivl_28", 15 0, L_0x128099a38;  1 drivers
L_0x128099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000280d050_0 .net/2u *"_ivl_29", 31 0, L_0x128099a80;  1 drivers
L_0x128099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000280d0e0_0 .net *"_ivl_3", 1 0, L_0x128099918;  1 drivers
v0x60000280d170_0 .net *"_ivl_31", 0 0, L_0x600002b30780;  1 drivers
L_0x128099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000280d200_0 .net/2u *"_ivl_4", 3 0, L_0x128099960;  1 drivers
v0x60000280d290_0 .net *"_ivl_6", 0 0, L_0x600002b30460;  1 drivers
v0x60000280d320_0 .net "do_clear", 0 0, L_0x600003120850;  1 drivers
v0x60000280d3b0_0 .net "load_weight", 0 0, L_0x600003120690;  1 drivers
v0x60000280d440_0 .net "weight_in", 7 0, L_0x600002b30500;  1 drivers
L_0x600002b303c0 .concat [ 2 2 0 0], v0x60000287eb50_0, L_0x128099918;
L_0x600002b30460 .cmp/eq 4, L_0x600002b303c0, L_0x128099960;
L_0x600002b305a0 .cmp/eq 3, v0x600002804990_0, L_0x1280999a8;
L_0x600002b30640 .cmp/eq 3, v0x600002804990_0, L_0x1280999f0;
L_0x600002b306e0 .concat [ 16 16 0 0], v0x600002804090_0, L_0x128099a38;
L_0x600002b30780 .cmp/eq 32, L_0x600002b306e0, L_0x128099a80;
S_0x125688770 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125688600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003424900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003424940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000280bf00_0 .net *"_ivl_11", 0 0, L_0x600002b30a00;  1 drivers
v0x60000280c000_0 .net *"_ivl_12", 15 0, L_0x600002b30aa0;  1 drivers
v0x60000280c090_0 .net/s *"_ivl_4", 15 0, L_0x600002b30820;  1 drivers
v0x60000280c120_0 .net/s *"_ivl_6", 15 0, L_0x600002b308c0;  1 drivers
v0x60000280c1b0_0 .net/s "a_signed", 7 0, v0x60000280c360_0;  1 drivers
v0x60000280c240_0 .net "act_in", 7 0, v0x60000280ad00_0;  alias, 1 drivers
v0x60000280c2d0_0 .var "act_out", 7 0;
v0x60000280c360_0 .var "act_reg", 7 0;
v0x60000280c3f0_0 .net "clear_acc", 0 0, L_0x600003120850;  alias, 1 drivers
v0x60000280c480_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x60000280c510_0 .net "enable", 0 0, L_0x600003121c70;  alias, 1 drivers
v0x60000280c5a0_0 .net "load_weight", 0 0, L_0x600003120690;  alias, 1 drivers
v0x60000280c630_0 .net/s "product", 15 0, L_0x600002b30960;  1 drivers
v0x60000280c6c0_0 .net/s "product_ext", 31 0, L_0x600002b30b40;  1 drivers
v0x60000280c750_0 .net "psum_in", 31 0, v0x600002817180_0;  alias, 1 drivers
v0x60000280c7e0_0 .var "psum_out", 31 0;
v0x60000280c870_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x60000280c900_0 .net/s "w_signed", 7 0, v0x60000280ca20_0;  1 drivers
v0x60000280c990_0 .net "weight_in", 7 0, L_0x600002b30500;  alias, 1 drivers
v0x60000280ca20_0 .var "weight_reg", 7 0;
L_0x600002b30820 .extend/s 16, v0x60000280c360_0;
L_0x600002b308c0 .extend/s 16, v0x60000280ca20_0;
L_0x600002b30960 .arith/mult 16, L_0x600002b30820, L_0x600002b308c0;
L_0x600002b30a00 .part L_0x600002b30960, 15, 1;
LS_0x600002b30aa0_0_0 .concat [ 1 1 1 1], L_0x600002b30a00, L_0x600002b30a00, L_0x600002b30a00, L_0x600002b30a00;
LS_0x600002b30aa0_0_4 .concat [ 1 1 1 1], L_0x600002b30a00, L_0x600002b30a00, L_0x600002b30a00, L_0x600002b30a00;
LS_0x600002b30aa0_0_8 .concat [ 1 1 1 1], L_0x600002b30a00, L_0x600002b30a00, L_0x600002b30a00, L_0x600002b30a00;
LS_0x600002b30aa0_0_12 .concat [ 1 1 1 1], L_0x600002b30a00, L_0x600002b30a00, L_0x600002b30a00, L_0x600002b30a00;
L_0x600002b30aa0 .concat [ 4 4 4 4], LS_0x600002b30aa0_0_0, LS_0x600002b30aa0_0_4, LS_0x600002b30aa0_0_8, LS_0x600002b30aa0_0_12;
L_0x600002b30b40 .concat [ 16 16 0 0], L_0x600002b30960, L_0x600002b30aa0;
S_0x125685fb0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f66c40 .param/l "row" 1 7 213, +C4<011>;
S_0x125686120 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x125685fb0;
 .timescale 0 0;
P_0x600000f66cc0 .param/l "col" 1 7 214, +C4<00>;
L_0x6000031209a0 .functor AND 1, v0x60000287ebe0_0, L_0x600002b30c80, C4<1>, C4<1>;
L_0x600003120a10 .functor AND 1, L_0x600002b30e60, v0x60000287d680_0, C4<1>, C4<1>;
L_0x600003120a80 .functor OR 1, L_0x600002b30dc0, L_0x600003120a10, C4<0>, C4<0>;
L_0x600003120af0 .functor AND 1, L_0x12809a4a0, L_0x600003120a80, C4<1>, C4<1>;
L_0x600003120b60 .functor AND 1, L_0x600003120af0, L_0x600002b30fa0, C4<1>, C4<1>;
v0x60000280e010_0 .net *"_ivl_0", 2 0, L_0x600002b30be0;  1 drivers
L_0x128099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000280e0a0_0 .net/2u *"_ivl_11", 2 0, L_0x128099b58;  1 drivers
v0x60000280e130_0 .net *"_ivl_13", 0 0, L_0x600002b30dc0;  1 drivers
L_0x128099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000280e1c0_0 .net/2u *"_ivl_15", 2 0, L_0x128099ba0;  1 drivers
v0x60000280e250_0 .net *"_ivl_17", 0 0, L_0x600002b30e60;  1 drivers
v0x60000280e2e0_0 .net *"_ivl_20", 0 0, L_0x600003120a10;  1 drivers
v0x60000280e370_0 .net *"_ivl_22", 0 0, L_0x600003120a80;  1 drivers
v0x60000280e400_0 .net *"_ivl_24", 0 0, L_0x600003120af0;  1 drivers
v0x60000280e490_0 .net *"_ivl_25", 31 0, L_0x600002b30f00;  1 drivers
L_0x128099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000280e520_0 .net *"_ivl_28", 15 0, L_0x128099be8;  1 drivers
L_0x128099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000280e5b0_0 .net/2u *"_ivl_29", 31 0, L_0x128099c30;  1 drivers
L_0x128099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000280e640_0 .net *"_ivl_3", 0 0, L_0x128099ac8;  1 drivers
v0x60000280e6d0_0 .net *"_ivl_31", 0 0, L_0x600002b30fa0;  1 drivers
L_0x128099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000280e760_0 .net/2u *"_ivl_4", 2 0, L_0x128099b10;  1 drivers
v0x60000280e7f0_0 .net *"_ivl_6", 0 0, L_0x600002b30c80;  1 drivers
v0x60000280e880_0 .net "do_clear", 0 0, L_0x600003120b60;  1 drivers
v0x60000280e910_0 .net "load_weight", 0 0, L_0x6000031209a0;  1 drivers
v0x60000280e9a0_0 .net "weight_in", 7 0, L_0x600002b30d20;  1 drivers
L_0x600002b30be0 .concat [ 2 1 0 0], v0x60000287eb50_0, L_0x128099ac8;
L_0x600002b30c80 .cmp/eq 3, L_0x600002b30be0, L_0x128099b10;
L_0x600002b30dc0 .cmp/eq 3, v0x600002804990_0, L_0x128099b58;
L_0x600002b30e60 .cmp/eq 3, v0x600002804990_0, L_0x128099ba0;
L_0x600002b30f00 .concat [ 16 16 0 0], v0x600002804090_0, L_0x128099be8;
L_0x600002b30fa0 .cmp/eq 32, L_0x600002b30f00, L_0x128099c30;
S_0x125683960 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125686120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003424980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034249c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000280d4d0_0 .net *"_ivl_11", 0 0, L_0x600002b31220;  1 drivers
v0x60000280d560_0 .net *"_ivl_12", 15 0, L_0x600002b312c0;  1 drivers
v0x60000280d5f0_0 .net/s *"_ivl_4", 15 0, L_0x600002b31040;  1 drivers
v0x60000280d680_0 .net/s *"_ivl_6", 15 0, L_0x600002b310e0;  1 drivers
v0x60000280d710_0 .net/s "a_signed", 7 0, v0x60000280d8c0_0;  1 drivers
v0x60000280d7a0_0 .net "act_in", 7 0, L_0x60000312e370;  alias, 1 drivers
v0x60000280d830_0 .var "act_out", 7 0;
v0x60000280d8c0_0 .var "act_reg", 7 0;
v0x60000280d950_0 .net "clear_acc", 0 0, L_0x600003120b60;  alias, 1 drivers
v0x60000280d9e0_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x60000280da70_0 .net "enable", 0 0, L_0x600003121c70;  alias, 1 drivers
v0x60000280db00_0 .net "load_weight", 0 0, L_0x6000031209a0;  alias, 1 drivers
v0x60000280db90_0 .net/s "product", 15 0, L_0x600002b31180;  1 drivers
v0x60000280dc20_0 .net/s "product_ext", 31 0, L_0x600002b31360;  1 drivers
v0x60000280dcb0_0 .net "psum_in", 31 0, v0x600002808750_0;  alias, 1 drivers
v0x60000280dd40_0 .var "psum_out", 31 0;
v0x60000280ddd0_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x60000280de60_0 .net/s "w_signed", 7 0, v0x60000280df80_0;  1 drivers
v0x60000280def0_0 .net "weight_in", 7 0, L_0x600002b30d20;  alias, 1 drivers
v0x60000280df80_0 .var "weight_reg", 7 0;
L_0x600002b31040 .extend/s 16, v0x60000280d8c0_0;
L_0x600002b310e0 .extend/s 16, v0x60000280df80_0;
L_0x600002b31180 .arith/mult 16, L_0x600002b31040, L_0x600002b310e0;
L_0x600002b31220 .part L_0x600002b31180, 15, 1;
LS_0x600002b312c0_0_0 .concat [ 1 1 1 1], L_0x600002b31220, L_0x600002b31220, L_0x600002b31220, L_0x600002b31220;
LS_0x600002b312c0_0_4 .concat [ 1 1 1 1], L_0x600002b31220, L_0x600002b31220, L_0x600002b31220, L_0x600002b31220;
LS_0x600002b312c0_0_8 .concat [ 1 1 1 1], L_0x600002b31220, L_0x600002b31220, L_0x600002b31220, L_0x600002b31220;
LS_0x600002b312c0_0_12 .concat [ 1 1 1 1], L_0x600002b31220, L_0x600002b31220, L_0x600002b31220, L_0x600002b31220;
L_0x600002b312c0 .concat [ 4 4 4 4], LS_0x600002b312c0_0_0, LS_0x600002b312c0_0_4, LS_0x600002b312c0_0_8, LS_0x600002b312c0_0_12;
L_0x600002b31360 .concat [ 16 16 0 0], L_0x600002b31180, L_0x600002b312c0;
S_0x125683ad0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x125685fb0;
 .timescale 0 0;
P_0x600000f66dc0 .param/l "col" 1 7 214, +C4<01>;
L_0x600003120cb0 .functor AND 1, v0x60000287ebe0_0, L_0x600002b314a0, C4<1>, C4<1>;
L_0x600003120d20 .functor AND 1, L_0x600002b31680, v0x60000287d680_0, C4<1>, C4<1>;
L_0x600003120d90 .functor OR 1, L_0x600002b315e0, L_0x600003120d20, C4<0>, C4<0>;
L_0x600003120e00 .functor AND 1, L_0x12809a4a0, L_0x600003120d90, C4<1>, C4<1>;
L_0x600003120e70 .functor AND 1, L_0x600003120e00, L_0x600002b317c0, C4<1>, C4<1>;
v0x60000280f570_0 .net *"_ivl_0", 2 0, L_0x600002b31400;  1 drivers
L_0x128099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000280f600_0 .net/2u *"_ivl_11", 2 0, L_0x128099d08;  1 drivers
v0x60000280f690_0 .net *"_ivl_13", 0 0, L_0x600002b315e0;  1 drivers
L_0x128099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000280f720_0 .net/2u *"_ivl_15", 2 0, L_0x128099d50;  1 drivers
v0x60000280f7b0_0 .net *"_ivl_17", 0 0, L_0x600002b31680;  1 drivers
v0x60000280f840_0 .net *"_ivl_20", 0 0, L_0x600003120d20;  1 drivers
v0x60000280f8d0_0 .net *"_ivl_22", 0 0, L_0x600003120d90;  1 drivers
v0x60000280f960_0 .net *"_ivl_24", 0 0, L_0x600003120e00;  1 drivers
v0x60000280f9f0_0 .net *"_ivl_25", 31 0, L_0x600002b31720;  1 drivers
L_0x128099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000280fa80_0 .net *"_ivl_28", 15 0, L_0x128099d98;  1 drivers
L_0x128099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000280fb10_0 .net/2u *"_ivl_29", 31 0, L_0x128099de0;  1 drivers
L_0x128099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000280fba0_0 .net *"_ivl_3", 0 0, L_0x128099c78;  1 drivers
v0x60000280fc30_0 .net *"_ivl_31", 0 0, L_0x600002b317c0;  1 drivers
L_0x128099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000280fcc0_0 .net/2u *"_ivl_4", 2 0, L_0x128099cc0;  1 drivers
v0x60000280fd50_0 .net *"_ivl_6", 0 0, L_0x600002b314a0;  1 drivers
v0x60000280fde0_0 .net "do_clear", 0 0, L_0x600003120e70;  1 drivers
v0x60000280fe70_0 .net "load_weight", 0 0, L_0x600003120cb0;  1 drivers
v0x60000280ff00_0 .net "weight_in", 7 0, L_0x600002b31540;  1 drivers
L_0x600002b31400 .concat [ 2 1 0 0], v0x60000287eb50_0, L_0x128099c78;
L_0x600002b314a0 .cmp/eq 3, L_0x600002b31400, L_0x128099cc0;
L_0x600002b315e0 .cmp/eq 3, v0x600002804990_0, L_0x128099d08;
L_0x600002b31680 .cmp/eq 3, v0x600002804990_0, L_0x128099d50;
L_0x600002b31720 .concat [ 16 16 0 0], v0x600002804090_0, L_0x128099d98;
L_0x600002b317c0 .cmp/eq 32, L_0x600002b31720, L_0x128099de0;
S_0x125681310 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125683ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003424a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003424a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000280ea30_0 .net *"_ivl_11", 0 0, L_0x600002b31a40;  1 drivers
v0x60000280eac0_0 .net *"_ivl_12", 15 0, L_0x600002b31ae0;  1 drivers
v0x60000280eb50_0 .net/s *"_ivl_4", 15 0, L_0x600002b31860;  1 drivers
v0x60000280ebe0_0 .net/s *"_ivl_6", 15 0, L_0x600002b31900;  1 drivers
v0x60000280ec70_0 .net/s "a_signed", 7 0, v0x60000280ee20_0;  1 drivers
v0x60000280ed00_0 .net "act_in", 7 0, v0x60000280d830_0;  alias, 1 drivers
v0x60000280ed90_0 .var "act_out", 7 0;
v0x60000280ee20_0 .var "act_reg", 7 0;
v0x60000280eeb0_0 .net "clear_acc", 0 0, L_0x600003120e70;  alias, 1 drivers
v0x60000280ef40_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x60000280efd0_0 .net "enable", 0 0, L_0x600003121c70;  alias, 1 drivers
v0x60000280f060_0 .net "load_weight", 0 0, L_0x600003120cb0;  alias, 1 drivers
v0x60000280f0f0_0 .net/s "product", 15 0, L_0x600002b319a0;  1 drivers
v0x60000280f180_0 .net/s "product_ext", 31 0, L_0x600002b31b80;  1 drivers
v0x60000280f210_0 .net "psum_in", 31 0, v0x600002809cb0_0;  alias, 1 drivers
v0x60000280f2a0_0 .var "psum_out", 31 0;
v0x60000280f330_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x60000280f3c0_0 .net/s "w_signed", 7 0, v0x60000280f4e0_0;  1 drivers
v0x60000280f450_0 .net "weight_in", 7 0, L_0x600002b31540;  alias, 1 drivers
v0x60000280f4e0_0 .var "weight_reg", 7 0;
L_0x600002b31860 .extend/s 16, v0x60000280ee20_0;
L_0x600002b31900 .extend/s 16, v0x60000280f4e0_0;
L_0x600002b319a0 .arith/mult 16, L_0x600002b31860, L_0x600002b31900;
L_0x600002b31a40 .part L_0x600002b319a0, 15, 1;
LS_0x600002b31ae0_0_0 .concat [ 1 1 1 1], L_0x600002b31a40, L_0x600002b31a40, L_0x600002b31a40, L_0x600002b31a40;
LS_0x600002b31ae0_0_4 .concat [ 1 1 1 1], L_0x600002b31a40, L_0x600002b31a40, L_0x600002b31a40, L_0x600002b31a40;
LS_0x600002b31ae0_0_8 .concat [ 1 1 1 1], L_0x600002b31a40, L_0x600002b31a40, L_0x600002b31a40, L_0x600002b31a40;
LS_0x600002b31ae0_0_12 .concat [ 1 1 1 1], L_0x600002b31a40, L_0x600002b31a40, L_0x600002b31a40, L_0x600002b31a40;
L_0x600002b31ae0 .concat [ 4 4 4 4], LS_0x600002b31ae0_0_0, LS_0x600002b31ae0_0_4, LS_0x600002b31ae0_0_8, LS_0x600002b31ae0_0_12;
L_0x600002b31b80 .concat [ 16 16 0 0], L_0x600002b319a0, L_0x600002b31ae0;
S_0x125681480 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x125685fb0;
 .timescale 0 0;
P_0x600000f66ec0 .param/l "col" 1 7 214, +C4<010>;
L_0x600003120fc0 .functor AND 1, v0x60000287ebe0_0, L_0x600002b31cc0, C4<1>, C4<1>;
L_0x600003121030 .functor AND 1, L_0x600002b31ea0, v0x60000287d680_0, C4<1>, C4<1>;
L_0x6000031210a0 .functor OR 1, L_0x600002b31e00, L_0x600003121030, C4<0>, C4<0>;
L_0x600003121110 .functor AND 1, L_0x12809a4a0, L_0x6000031210a0, C4<1>, C4<1>;
L_0x600003121180 .functor AND 1, L_0x600003121110, L_0x600002b31fe0, C4<1>, C4<1>;
v0x600002800b40_0 .net *"_ivl_0", 3 0, L_0x600002b31c20;  1 drivers
L_0x128099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002800bd0_0 .net/2u *"_ivl_11", 2 0, L_0x128099eb8;  1 drivers
v0x600002800c60_0 .net *"_ivl_13", 0 0, L_0x600002b31e00;  1 drivers
L_0x128099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002800cf0_0 .net/2u *"_ivl_15", 2 0, L_0x128099f00;  1 drivers
v0x600002800d80_0 .net *"_ivl_17", 0 0, L_0x600002b31ea0;  1 drivers
v0x600002800e10_0 .net *"_ivl_20", 0 0, L_0x600003121030;  1 drivers
v0x600002800ea0_0 .net *"_ivl_22", 0 0, L_0x6000031210a0;  1 drivers
v0x600002800f30_0 .net *"_ivl_24", 0 0, L_0x600003121110;  1 drivers
v0x600002800fc0_0 .net *"_ivl_25", 31 0, L_0x600002b31f40;  1 drivers
L_0x128099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002801050_0 .net *"_ivl_28", 15 0, L_0x128099f48;  1 drivers
L_0x128099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028010e0_0 .net/2u *"_ivl_29", 31 0, L_0x128099f90;  1 drivers
L_0x128099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002801170_0 .net *"_ivl_3", 1 0, L_0x128099e28;  1 drivers
v0x600002801200_0 .net *"_ivl_31", 0 0, L_0x600002b31fe0;  1 drivers
L_0x128099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002801290_0 .net/2u *"_ivl_4", 3 0, L_0x128099e70;  1 drivers
v0x600002801320_0 .net *"_ivl_6", 0 0, L_0x600002b31cc0;  1 drivers
v0x6000028013b0_0 .net "do_clear", 0 0, L_0x600003121180;  1 drivers
v0x600002801440_0 .net "load_weight", 0 0, L_0x600003120fc0;  1 drivers
v0x6000028014d0_0 .net "weight_in", 7 0, L_0x600002b31d60;  1 drivers
L_0x600002b31c20 .concat [ 2 2 0 0], v0x60000287eb50_0, L_0x128099e28;
L_0x600002b31cc0 .cmp/eq 4, L_0x600002b31c20, L_0x128099e70;
L_0x600002b31e00 .cmp/eq 3, v0x600002804990_0, L_0x128099eb8;
L_0x600002b31ea0 .cmp/eq 3, v0x600002804990_0, L_0x128099f00;
L_0x600002b31f40 .concat [ 16 16 0 0], v0x600002804090_0, L_0x128099f48;
L_0x600002b31fe0 .cmp/eq 32, L_0x600002b31f40, L_0x128099f90;
S_0x12567ecc0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125681480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003424a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003424ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002800000_0 .net *"_ivl_11", 0 0, L_0x600002b32260;  1 drivers
v0x600002800090_0 .net *"_ivl_12", 15 0, L_0x600002b32300;  1 drivers
v0x600002800120_0 .net/s *"_ivl_4", 15 0, L_0x600002b32080;  1 drivers
v0x6000028001b0_0 .net/s *"_ivl_6", 15 0, L_0x600002b32120;  1 drivers
v0x600002800240_0 .net/s "a_signed", 7 0, v0x6000028003f0_0;  1 drivers
v0x6000028002d0_0 .net "act_in", 7 0, v0x60000280ed90_0;  alias, 1 drivers
v0x600002800360_0 .var "act_out", 7 0;
v0x6000028003f0_0 .var "act_reg", 7 0;
v0x600002800480_0 .net "clear_acc", 0 0, L_0x600003121180;  alias, 1 drivers
v0x600002800510_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x6000028005a0_0 .net "enable", 0 0, L_0x600003121c70;  alias, 1 drivers
v0x600002800630_0 .net "load_weight", 0 0, L_0x600003120fc0;  alias, 1 drivers
v0x6000028006c0_0 .net/s "product", 15 0, L_0x600002b321c0;  1 drivers
v0x600002800750_0 .net/s "product_ext", 31 0, L_0x600002b323a0;  1 drivers
v0x6000028007e0_0 .net "psum_in", 31 0, v0x60000280b210_0;  alias, 1 drivers
v0x600002800870_0 .var "psum_out", 31 0;
v0x600002800900_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x600002800990_0 .net/s "w_signed", 7 0, v0x600002800ab0_0;  1 drivers
v0x600002800a20_0 .net "weight_in", 7 0, L_0x600002b31d60;  alias, 1 drivers
v0x600002800ab0_0 .var "weight_reg", 7 0;
L_0x600002b32080 .extend/s 16, v0x6000028003f0_0;
L_0x600002b32120 .extend/s 16, v0x600002800ab0_0;
L_0x600002b321c0 .arith/mult 16, L_0x600002b32080, L_0x600002b32120;
L_0x600002b32260 .part L_0x600002b321c0, 15, 1;
LS_0x600002b32300_0_0 .concat [ 1 1 1 1], L_0x600002b32260, L_0x600002b32260, L_0x600002b32260, L_0x600002b32260;
LS_0x600002b32300_0_4 .concat [ 1 1 1 1], L_0x600002b32260, L_0x600002b32260, L_0x600002b32260, L_0x600002b32260;
LS_0x600002b32300_0_8 .concat [ 1 1 1 1], L_0x600002b32260, L_0x600002b32260, L_0x600002b32260, L_0x600002b32260;
LS_0x600002b32300_0_12 .concat [ 1 1 1 1], L_0x600002b32260, L_0x600002b32260, L_0x600002b32260, L_0x600002b32260;
L_0x600002b32300 .concat [ 4 4 4 4], LS_0x600002b32300_0_0, LS_0x600002b32300_0_4, LS_0x600002b32300_0_8, LS_0x600002b32300_0_12;
L_0x600002b323a0 .concat [ 16 16 0 0], L_0x600002b321c0, L_0x600002b32300;
S_0x12567ee30 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x125685fb0;
 .timescale 0 0;
P_0x600000f66fc0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000031212d0 .functor AND 1, v0x60000287ebe0_0, L_0x600002b324e0, C4<1>, C4<1>;
L_0x600003121340 .functor AND 1, L_0x600002b326c0, v0x60000287d680_0, C4<1>, C4<1>;
L_0x6000031213b0 .functor OR 1, L_0x600002b32620, L_0x600003121340, C4<0>, C4<0>;
L_0x600003121420 .functor AND 1, L_0x12809a4a0, L_0x6000031213b0, C4<1>, C4<1>;
L_0x600003121490 .functor AND 1, L_0x600003121420, L_0x600002b32800, C4<1>, C4<1>;
v0x6000028020a0_0 .net *"_ivl_0", 3 0, L_0x600002b32440;  1 drivers
L_0x12809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002802130_0 .net/2u *"_ivl_11", 2 0, L_0x12809a068;  1 drivers
v0x6000028021c0_0 .net *"_ivl_13", 0 0, L_0x600002b32620;  1 drivers
L_0x12809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002802250_0 .net/2u *"_ivl_15", 2 0, L_0x12809a0b0;  1 drivers
v0x6000028022e0_0 .net *"_ivl_17", 0 0, L_0x600002b326c0;  1 drivers
v0x600002802370_0 .net *"_ivl_20", 0 0, L_0x600003121340;  1 drivers
v0x600002802400_0 .net *"_ivl_22", 0 0, L_0x6000031213b0;  1 drivers
v0x600002802490_0 .net *"_ivl_24", 0 0, L_0x600003121420;  1 drivers
v0x600002802520_0 .net *"_ivl_25", 31 0, L_0x600002b32760;  1 drivers
L_0x12809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028025b0_0 .net *"_ivl_28", 15 0, L_0x12809a0f8;  1 drivers
L_0x12809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002802640_0 .net/2u *"_ivl_29", 31 0, L_0x12809a140;  1 drivers
L_0x128099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000028026d0_0 .net *"_ivl_3", 1 0, L_0x128099fd8;  1 drivers
v0x600002802760_0 .net *"_ivl_31", 0 0, L_0x600002b32800;  1 drivers
L_0x12809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000028027f0_0 .net/2u *"_ivl_4", 3 0, L_0x12809a020;  1 drivers
v0x600002802880_0 .net *"_ivl_6", 0 0, L_0x600002b324e0;  1 drivers
v0x600002802910_0 .net "do_clear", 0 0, L_0x600003121490;  1 drivers
v0x6000028029a0_0 .net "load_weight", 0 0, L_0x6000031212d0;  1 drivers
v0x600002802a30_0 .net "weight_in", 7 0, L_0x600002b32580;  1 drivers
L_0x600002b32440 .concat [ 2 2 0 0], v0x60000287eb50_0, L_0x128099fd8;
L_0x600002b324e0 .cmp/eq 4, L_0x600002b32440, L_0x12809a020;
L_0x600002b32620 .cmp/eq 3, v0x600002804990_0, L_0x12809a068;
L_0x600002b326c0 .cmp/eq 3, v0x600002804990_0, L_0x12809a0b0;
L_0x600002b32760 .concat [ 16 16 0 0], v0x600002804090_0, L_0x12809a0f8;
L_0x600002b32800 .cmp/eq 32, L_0x600002b32760, L_0x12809a140;
S_0x1256779d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12567ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003424b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003424b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002801560_0 .net *"_ivl_11", 0 0, L_0x600002b32a80;  1 drivers
v0x6000028015f0_0 .net *"_ivl_12", 15 0, L_0x600002b32b20;  1 drivers
v0x600002801680_0 .net/s *"_ivl_4", 15 0, L_0x600002b328a0;  1 drivers
v0x600002801710_0 .net/s *"_ivl_6", 15 0, L_0x600002b32940;  1 drivers
v0x6000028017a0_0 .net/s "a_signed", 7 0, v0x600002801950_0;  1 drivers
v0x600002801830_0 .net "act_in", 7 0, v0x600002800360_0;  alias, 1 drivers
v0x6000028018c0_0 .var "act_out", 7 0;
v0x600002801950_0 .var "act_reg", 7 0;
v0x6000028019e0_0 .net "clear_acc", 0 0, L_0x600003121490;  alias, 1 drivers
v0x600002801a70_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x600002801b00_0 .net "enable", 0 0, L_0x600003121c70;  alias, 1 drivers
v0x600002801b90_0 .net "load_weight", 0 0, L_0x6000031212d0;  alias, 1 drivers
v0x600002801c20_0 .net/s "product", 15 0, L_0x600002b329e0;  1 drivers
v0x600002801cb0_0 .net/s "product_ext", 31 0, L_0x600002b32bc0;  1 drivers
v0x600002801d40_0 .net "psum_in", 31 0, v0x60000280c7e0_0;  alias, 1 drivers
v0x600002801dd0_0 .var "psum_out", 31 0;
v0x600002801e60_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x600002801ef0_0 .net/s "w_signed", 7 0, v0x600002802010_0;  1 drivers
v0x600002801f80_0 .net "weight_in", 7 0, L_0x600002b32580;  alias, 1 drivers
v0x600002802010_0 .var "weight_reg", 7 0;
L_0x600002b328a0 .extend/s 16, v0x600002801950_0;
L_0x600002b32940 .extend/s 16, v0x600002802010_0;
L_0x600002b329e0 .arith/mult 16, L_0x600002b328a0, L_0x600002b32940;
L_0x600002b32a80 .part L_0x600002b329e0, 15, 1;
LS_0x600002b32b20_0_0 .concat [ 1 1 1 1], L_0x600002b32a80, L_0x600002b32a80, L_0x600002b32a80, L_0x600002b32a80;
LS_0x600002b32b20_0_4 .concat [ 1 1 1 1], L_0x600002b32a80, L_0x600002b32a80, L_0x600002b32a80, L_0x600002b32a80;
LS_0x600002b32b20_0_8 .concat [ 1 1 1 1], L_0x600002b32a80, L_0x600002b32a80, L_0x600002b32a80, L_0x600002b32a80;
LS_0x600002b32b20_0_12 .concat [ 1 1 1 1], L_0x600002b32a80, L_0x600002b32a80, L_0x600002b32a80, L_0x600002b32a80;
L_0x600002b32b20 .concat [ 4 4 4 4], LS_0x600002b32b20_0_0, LS_0x600002b32b20_0_4, LS_0x600002b32b20_0_8, LS_0x600002b32b20_0_12;
L_0x600002b32bc0 .concat [ 16 16 0 0], L_0x600002b329e0, L_0x600002b32b20;
S_0x125677b40 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f670c0 .param/l "row" 1 7 198, +C4<00>;
L_0x60000312e5a0 .functor BUFZ 8, v0x60000281c870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x125675380 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f67140 .param/l "row" 1 7 198, +C4<01>;
L_0x60000312e450 .functor BUFZ 8, v0x60000281cb40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1256754f0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f671c0 .param/l "row" 1 7 198, +C4<010>;
L_0x60000312e4c0 .functor BUFZ 8, v0x60000281ce10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x125672d30 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f67240 .param/l "row" 1 7 198, +C4<011>;
L_0x60000312e370 .functor BUFZ 8, v0x60000281d0e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x125672ea0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f672c0 .param/l "col" 1 7 279, +C4<00>;
L_0x600003121960 .functor BUFZ 32, v0x60000281c510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002802ac0_0 .net *"_ivl_2", 31 0, L_0x600003121960;  1 drivers
S_0x1256706e0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f67340 .param/l "col" 1 7 279, +C4<01>;
L_0x6000031219d0 .functor BUFZ 32, v0x60000281c630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002802b50_0 .net *"_ivl_2", 31 0, L_0x6000031219d0;  1 drivers
S_0x125670850 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f673c0 .param/l "col" 1 7 279, +C4<010>;
L_0x600003121a40 .functor BUFZ 32, v0x60000281c750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002802be0_0 .net *"_ivl_2", 31 0, L_0x600003121a40;  1 drivers
S_0x1256aeeb0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f67440 .param/l "col" 1 7 279, +C4<011>;
L_0x600003121ab0 .functor BUFZ 32, L_0x6000031218f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002802c70_0 .net *"_ivl_2", 31 0, L_0x600003121ab0;  1 drivers
S_0x1256af020 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f674c0 .param/l "col" 1 7 206, +C4<00>;
S_0x1256a9180 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f67540 .param/l "col" 1 7 206, +C4<01>;
S_0x1256a92f0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f675c0 .param/l "col" 1 7 206, +C4<010>;
S_0x12569c660 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x12566da40;
 .timescale 0 0;
P_0x600000f67640 .param/l "col" 1 7 206, +C4<011>;
S_0x12566bbc0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x12569ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x12566bd30 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x12566bd70 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x12566bdb0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000001000000000>;
P_0x12566bdf0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x12566be30 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x12566be70 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001001>;
L_0x600003122a70 .functor BUFZ 256, v0x6000028073c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003122ae0 .functor BUFZ 256, v0x600002807f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003122b50 .functor BUFZ 256, v0x600002806d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000028062e0_0 .var/i "b", 31 0;
v0x600002806370 .array "bank_addr", 3 0, 8 0;
v0x600002806400_0 .net "bank_dma", 1 0, L_0x600002b36760;  1 drivers
v0x600002806490_0 .var "bank_dma_d", 1 0;
v0x600002806520_0 .net "bank_mxu_a", 1 0, L_0x600002b36580;  1 drivers
v0x6000028065b0_0 .var "bank_mxu_a_d", 1 0;
v0x600002806640_0 .net "bank_mxu_o", 1 0, L_0x600002b36620;  1 drivers
v0x6000028066d0_0 .net "bank_mxu_w", 1 0, L_0x600002b364e0;  1 drivers
v0x600002806760_0 .var "bank_mxu_w_d", 1 0;
v0x6000028067f0 .array "bank_rdata", 3 0;
v0x6000028067f0_0 .net v0x6000028067f0 0, 255 0, v0x600002804f30_0; 1 drivers
v0x6000028067f0_1 .net v0x6000028067f0 1, 255 0, v0x600002805440_0; 1 drivers
v0x6000028067f0_2 .net v0x6000028067f0 2, 255 0, v0x600002805950_0; 1 drivers
v0x6000028067f0_3 .net v0x6000028067f0 3, 255 0, v0x600002805e60_0; 1 drivers
v0x600002806880_0 .var "bank_re", 3 0;
v0x600002806910_0 .net "bank_vpu", 1 0, L_0x600002b366c0;  1 drivers
v0x6000028069a0_0 .var "bank_vpu_d", 1 0;
v0x600002806a30 .array "bank_wdata", 3 0, 255 0;
v0x600002806ac0_0 .var "bank_we", 3 0;
v0x600002806b50_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x600002806be0_0 .net "dma_addr", 19 0, v0x600002818e10_0;  alias, 1 drivers
v0x600002806c70_0 .net "dma_rdata", 255 0, L_0x600003122b50;  alias, 1 drivers
v0x600002806d00_0 .var "dma_rdata_reg", 255 0;
v0x600002806d90_0 .net "dma_re", 0 0, L_0x600003122530;  alias, 1 drivers
v0x600002806e20_0 .net "dma_ready", 0 0, L_0x600002b36da0;  alias, 1 drivers
v0x600002806eb0_0 .net "dma_wdata", 255 0, L_0x600003122450;  alias, 1 drivers
v0x600002806f40_0 .net "dma_we", 0 0, L_0x6000031224c0;  alias, 1 drivers
v0x600002806fd0_0 .var "grant_dma", 3 0;
v0x600002807060_0 .var "grant_mxu_a", 3 0;
v0x6000028070f0_0 .var "grant_mxu_o", 3 0;
v0x600002807180_0 .var "grant_mxu_w", 3 0;
v0x600002807210_0 .var "grant_vpu", 3 0;
v0x6000028072a0_0 .net "mxu_a_addr", 19 0, L_0x600002b33980;  alias, 1 drivers
v0x600002807330_0 .net "mxu_a_rdata", 255 0, L_0x600003122a70;  alias, 1 drivers
v0x6000028073c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600002807450_0 .net "mxu_a_re", 0 0, L_0x600002b33a20;  alias, 1 drivers
v0x6000028074e0_0 .net "mxu_a_ready", 0 0, L_0x600002b36c60;  alias, 1 drivers
v0x600002807570_0 .net "mxu_o_addr", 19 0, L_0x600002b33c00;  alias, 1 drivers
v0x600002807600_0 .net "mxu_o_ready", 0 0, L_0x600002b36d00;  alias, 1 drivers
v0x600002807690_0 .net "mxu_o_wdata", 255 0, L_0x600002b33de0;  alias, 1 drivers
v0x600002807720_0 .net "mxu_o_we", 0 0, L_0x600003121f10;  alias, 1 drivers
v0x6000028077b0_0 .net "mxu_w_addr", 19 0, L_0x600002b33700;  alias, 1 drivers
v0x600002807840_0 .net "mxu_w_rdata", 255 0, v0x6000028078d0_0;  alias, 1 drivers
v0x6000028078d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600002807960_0 .net "mxu_w_re", 0 0, L_0x600002b337a0;  alias, 1 drivers
v0x6000028079f0_0 .net "mxu_w_ready", 0 0, L_0x600002b36b20;  alias, 1 drivers
v0x600002807a80_0 .var "req_dma", 3 0;
v0x600002807b10_0 .var "req_mxu_a", 3 0;
v0x600002807ba0_0 .var "req_mxu_o", 3 0;
v0x600002807c30_0 .var "req_mxu_w", 3 0;
v0x600002807cc0_0 .var "req_vpu", 3 0;
v0x600002807d50_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x600002807de0_0 .net "vpu_addr", 19 0, v0x600002879710_0;  alias, 1 drivers
v0x600002807e70_0 .net "vpu_rdata", 255 0, L_0x600003122ae0;  alias, 1 drivers
v0x600002807f00_0 .var "vpu_rdata_reg", 255 0;
v0x600002878000_0 .net "vpu_re", 0 0, L_0x600003122300;  alias, 1 drivers
v0x600002878090_0 .net "vpu_ready", 0 0, L_0x600002b36bc0;  alias, 1 drivers
v0x600002878120_0 .net "vpu_wdata", 255 0, L_0x600003122220;  alias, 1 drivers
v0x6000028781b0_0 .net "vpu_we", 0 0, L_0x600003122290;  alias, 1 drivers
v0x600002878240_0 .net "word_dma", 8 0, L_0x600002b36a80;  1 drivers
v0x6000028782d0_0 .net "word_mxu_a", 8 0, L_0x600002b368a0;  1 drivers
v0x600002878360_0 .net "word_mxu_o", 8 0, L_0x600002b36940;  1 drivers
v0x6000028783f0_0 .net "word_mxu_w", 8 0, L_0x600002b36800;  1 drivers
v0x600002878480_0 .net "word_vpu", 8 0, L_0x600002b369e0;  1 drivers
E_0x600000f67e40/0 .event anyedge, v0x600002806760_0, v0x600002804f30_0, v0x600002805440_0, v0x600002805950_0;
E_0x600000f67e40/1 .event anyedge, v0x600002805e60_0, v0x6000028065b0_0, v0x6000028069a0_0, v0x600002806490_0;
E_0x600000f67e40 .event/or E_0x600000f67e40/0, E_0x600000f67e40/1;
E_0x600000f67ec0/0 .event anyedge, v0x600002807c30_0, v0x600002807b10_0, v0x600002807ba0_0, v0x600002807cc0_0;
E_0x600000f67ec0/1 .event anyedge, v0x600002807a80_0, v0x600002807180_0, v0x6000028783f0_0, v0x600002807060_0;
E_0x600000f67ec0/2 .event anyedge, v0x6000028782d0_0, v0x6000028070f0_0, v0x600002878360_0, v0x600002807690_0;
E_0x600000f67ec0/3 .event anyedge, v0x600002807210_0, v0x600002878480_0, v0x600002878120_0, v0x6000028781b0_0;
E_0x600000f67ec0/4 .event anyedge, v0x600002878000_0, v0x600002806fd0_0, v0x600002878240_0, v0x6000028190e0_0;
E_0x600000f67ec0/5 .event anyedge, v0x600002819200_0, v0x600002818f30_0;
E_0x600000f67ec0 .event/or E_0x600000f67ec0/0, E_0x600000f67ec0/1, E_0x600000f67ec0/2, E_0x600000f67ec0/3, E_0x600000f67ec0/4, E_0x600000f67ec0/5;
E_0x600000f67f00/0 .event anyedge, v0x600002807960_0, v0x6000028066d0_0, v0x600002807450_0, v0x600002806520_0;
E_0x600000f67f00/1 .event anyedge, v0x600002807720_0, v0x600002806640_0, v0x6000028781b0_0, v0x600002878000_0;
E_0x600000f67f00/2 .event anyedge, v0x600002806910_0, v0x600002819200_0, v0x600002818f30_0, v0x600002806400_0;
E_0x600000f67f00 .event/or E_0x600000f67f00/0, E_0x600000f67f00/1, E_0x600000f67f00/2;
L_0x600002b35fe0 .part v0x600002806ac0_0, 0, 1;
L_0x600002b36080 .part v0x600002806880_0, 0, 1;
L_0x600002b36120 .part v0x600002806ac0_0, 1, 1;
L_0x600002b361c0 .part v0x600002806880_0, 1, 1;
L_0x600002b36260 .part v0x600002806ac0_0, 2, 1;
L_0x600002b36300 .part v0x600002806880_0, 2, 1;
L_0x600002b363a0 .part v0x600002806ac0_0, 3, 1;
L_0x600002b36440 .part v0x600002806880_0, 3, 1;
L_0x600002b364e0 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_bank, 2, L_0x600002b33700 (v0x6000028060a0_0) S_0x12569d440;
L_0x600002b36580 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_bank, 2, L_0x600002b33980 (v0x6000028060a0_0) S_0x12569d440;
L_0x600002b36620 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_bank, 2, L_0x600002b33c00 (v0x6000028060a0_0) S_0x12569d440;
L_0x600002b366c0 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_bank, 2, v0x600002879710_0 (v0x6000028060a0_0) S_0x12569d440;
L_0x600002b36760 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_bank, 2, v0x600002818e10_0 (v0x6000028060a0_0) S_0x12569d440;
L_0x600002b36800 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_word, 9, L_0x600002b33700 (v0x6000028061c0_0) S_0x12569d5b0;
L_0x600002b368a0 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_word, 9, L_0x600002b33980 (v0x6000028061c0_0) S_0x12569d5b0;
L_0x600002b36940 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_word, 9, L_0x600002b33c00 (v0x6000028061c0_0) S_0x12569d5b0;
L_0x600002b369e0 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_word, 9, v0x600002879710_0 (v0x6000028061c0_0) S_0x12569d5b0;
L_0x600002b36a80 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_word, 9, v0x600002818e10_0 (v0x6000028061c0_0) S_0x12569d5b0;
L_0x600002b36b20 .part/v v0x600002807180_0, L_0x600002b364e0, 1;
L_0x600002b36c60 .part/v v0x600002807060_0, L_0x600002b36580, 1;
L_0x600002b36d00 .part/v v0x6000028070f0_0, L_0x600002b36620, 1;
L_0x600002b36bc0 .part/v v0x600002807210_0, L_0x600002b366c0, 1;
L_0x600002b36da0 .part/v v0x600002806fd0_0, L_0x600002b36760, 1;
S_0x12566cc70 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x12566bbc0;
 .timescale 0 0;
P_0x600000f67f40 .param/l "i" 1 9 184, +C4<00>;
S_0x12566cde0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12566cc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003424000 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000001000000000>;
P_0x600003424040 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002806370_0 .array/port v0x600002806370, 0;
v0x600002804cf0_0 .net "addr", 8 0, v0x600002806370_0;  1 drivers
v0x600002804d80_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x600002804e10_0 .var/i "i", 31 0;
v0x600002804ea0 .array "mem", 511 0, 255 0;
v0x600002804f30_0 .var "rdata", 255 0;
v0x600002804fc0_0 .net "re", 0 0, L_0x600002b36080;  1 drivers
v0x600002806a30_0 .array/port v0x600002806a30, 0;
v0x600002805050_0 .net "wdata", 255 0, v0x600002806a30_0;  1 drivers
v0x6000028050e0_0 .net "we", 0 0, L_0x600002b35fe0;  1 drivers
E_0x600000f58000 .event posedge, v0x600002818090_0;
S_0x12566cf50 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x12566bbc0;
 .timescale 0 0;
P_0x600000f58080 .param/l "i" 1 9 184, +C4<01>;
S_0x12566d0c0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12566cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003424b80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000001000000000>;
P_0x600003424bc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002806370_1 .array/port v0x600002806370, 1;
v0x600002805200_0 .net "addr", 8 0, v0x600002806370_1;  1 drivers
v0x600002805290_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x600002805320_0 .var/i "i", 31 0;
v0x6000028053b0 .array "mem", 511 0, 255 0;
v0x600002805440_0 .var "rdata", 255 0;
v0x6000028054d0_0 .net "re", 0 0, L_0x600002b361c0;  1 drivers
v0x600002806a30_1 .array/port v0x600002806a30, 1;
v0x600002805560_0 .net "wdata", 255 0, v0x600002806a30_1;  1 drivers
v0x6000028055f0_0 .net "we", 0 0, L_0x600002b36120;  1 drivers
S_0x1256a30d0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x12566bbc0;
 .timescale 0 0;
P_0x600000f581c0 .param/l "i" 1 9 184, +C4<010>;
S_0x1256a3240 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1256a30d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003424c00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000001000000000>;
P_0x600003424c40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002806370_2 .array/port v0x600002806370, 2;
v0x600002805710_0 .net "addr", 8 0, v0x600002806370_2;  1 drivers
v0x6000028057a0_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x600002805830_0 .var/i "i", 31 0;
v0x6000028058c0 .array "mem", 511 0, 255 0;
v0x600002805950_0 .var "rdata", 255 0;
v0x6000028059e0_0 .net "re", 0 0, L_0x600002b36300;  1 drivers
v0x600002806a30_2 .array/port v0x600002806a30, 2;
v0x600002805a70_0 .net "wdata", 255 0, v0x600002806a30_2;  1 drivers
v0x600002805b00_0 .net "we", 0 0, L_0x600002b36260;  1 drivers
S_0x1256a33b0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x12566bbc0;
 .timescale 0 0;
P_0x600000f58300 .param/l "i" 1 9 184, +C4<011>;
S_0x12569d2d0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1256a33b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003424c80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000001000000000>;
P_0x600003424cc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002806370_3 .array/port v0x600002806370, 3;
v0x600002805c20_0 .net "addr", 8 0, v0x600002806370_3;  1 drivers
v0x600002805cb0_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x600002805d40_0 .var/i "i", 31 0;
v0x600002805dd0 .array "mem", 511 0, 255 0;
v0x600002805e60_0 .var "rdata", 255 0;
v0x600002805ef0_0 .net "re", 0 0, L_0x600002b36440;  1 drivers
v0x600002806a30_3 .array/port v0x600002806a30, 3;
v0x600002805f80_0 .net "wdata", 255 0, v0x600002806a30_3;  1 drivers
v0x600002806010_0 .net "we", 0 0, L_0x600002b363a0;  1 drivers
S_0x12569d440 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x12566bbc0;
 .timescale 0 0;
v0x6000028060a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x12569d440
TD_tb_lenet5.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000028060a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000028060a0_0;
    %parti/s 2, 9, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x12569d5b0 .scope function.vec4.s9, "get_word" "get_word" 9 81, 9 81 0, S_0x12566bbc0;
 .timescale 0 0;
v0x6000028061c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x12569d5b0
TD_tb_lenet5.dut.sram_inst.get_word ;
    %load/vec4 v0x6000028061c0_0;
    %parti/s 9, 2, 3;
    %ret/vec4 0, 0, 9;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x12569d920 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x12569ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12580f400 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x12580f440 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x12580f480 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x12580f4c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x12580f500 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x12580f540 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x12580f580 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x12580f5c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x12580f600 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x12580f640 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x12580f680 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x12580f6c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x12580f700 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x12580f740 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x12580f780 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x12580f7c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x12580f800 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x12580f840 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x12580f880 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x12580f8c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x12580f900 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x12580f940 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x12580f980 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x12580f9c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x12580fa00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x12580fa40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x12580fa80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x12580fac0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x12580fb00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600003122060 .functor BUFZ 256, L_0x600002b357c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000031220d0 .functor BUFZ 256, L_0x600002b35900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003122140 .functor BUFZ 1, v0x600002878ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600003122220 .functor BUFZ 256, v0x600002879a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003122290 .functor BUFZ 1, v0x600002879b90_0, C4<0>, C4<0>, C4<0>;
L_0x600003122300 .functor BUFZ 1, v0x6000028798c0_0, C4<0>, C4<0>, C4<0>;
v0x600002878510_0 .net *"_ivl_48", 255 0, L_0x600002b357c0;  1 drivers
v0x6000028785a0_0 .net *"_ivl_50", 6 0, L_0x600002b35860;  1 drivers
L_0x12809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002878630_0 .net *"_ivl_53", 1 0, L_0x12809a848;  1 drivers
v0x6000028786c0_0 .net *"_ivl_56", 255 0, L_0x600002b35900;  1 drivers
v0x600002878750_0 .net *"_ivl_58", 6 0, L_0x600002b359a0;  1 drivers
L_0x12809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000028787e0_0 .net *"_ivl_61", 1 0, L_0x12809a890;  1 drivers
L_0x12809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002878870_0 .net/2u *"_ivl_64", 2 0, L_0x12809a8d8;  1 drivers
v0x600002878900_0 .var "addr_reg", 19 0;
v0x600002878990_0 .var "alu_result", 255 0;
v0x600002878a20_0 .net "clk", 0 0, v0x60000287f720_0;  alias, 1 drivers
v0x600002878ab0_0 .net "cmd", 127 0, v0x60000281c240_0;  alias, 1 drivers
v0x600002878b40_0 .net "cmd_done", 0 0, L_0x600003122140;  alias, 1 drivers
v0x600002878bd0_0 .net "cmd_ready", 0 0, L_0x600002b35a40;  alias, 1 drivers
v0x600002878c60_0 .var "cmd_reg", 127 0;
v0x600002878cf0_0 .net "cmd_valid", 0 0, L_0x60000312eae0;  alias, 1 drivers
v0x600002878d80_0 .net "count", 15 0, L_0x600002b35720;  1 drivers
v0x600002878e10_0 .var "count_reg", 15 0;
v0x600002878ea0_0 .var "done_reg", 0 0;
v0x600002878f30_0 .var "elem_count", 15 0;
v0x600002878fc0_0 .net "imm", 15 0, L_0x600002b355e0;  1 drivers
v0x600002879050_0 .var "imm_reg", 15 0;
v0x6000028790e0_0 .var/i "lane", 31 0;
v0x600002879170 .array "lane_a", 15 0;
v0x600002879170_0 .net v0x600002879170 0, 15 0, L_0x600002b33f20; 1 drivers
v0x600002879170_1 .net v0x600002879170 1, 15 0, L_0x600002b34000; 1 drivers
v0x600002879170_2 .net v0x600002879170 2, 15 0, L_0x600002b34140; 1 drivers
v0x600002879170_3 .net v0x600002879170 3, 15 0, L_0x600002b34280; 1 drivers
v0x600002879170_4 .net v0x600002879170 4, 15 0, L_0x600002b343c0; 1 drivers
v0x600002879170_5 .net v0x600002879170 5, 15 0, L_0x600002b34500; 1 drivers
v0x600002879170_6 .net v0x600002879170 6, 15 0, L_0x600002b34640; 1 drivers
v0x600002879170_7 .net v0x600002879170 7, 15 0, L_0x600002b34780; 1 drivers
v0x600002879170_8 .net v0x600002879170 8, 15 0, L_0x600002b348c0; 1 drivers
v0x600002879170_9 .net v0x600002879170 9, 15 0, L_0x600002b34a00; 1 drivers
v0x600002879170_10 .net v0x600002879170 10, 15 0, L_0x600002b34be0; 1 drivers
v0x600002879170_11 .net v0x600002879170 11, 15 0, L_0x600002b34c80; 1 drivers
v0x600002879170_12 .net v0x600002879170 12, 15 0, L_0x600002b34dc0; 1 drivers
v0x600002879170_13 .net v0x600002879170 13, 15 0, L_0x600002b34f00; 1 drivers
v0x600002879170_14 .net v0x600002879170 14, 15 0, L_0x600002b35040; 1 drivers
v0x600002879170_15 .net v0x600002879170 15, 15 0, L_0x600002b35180; 1 drivers
v0x600002879200 .array "lane_b", 15 0;
v0x600002879200_0 .net v0x600002879200 0, 15 0, L_0x600002b38640; 1 drivers
v0x600002879200_1 .net v0x600002879200 1, 15 0, L_0x600002b340a0; 1 drivers
v0x600002879200_2 .net v0x600002879200 2, 15 0, L_0x600002b341e0; 1 drivers
v0x600002879200_3 .net v0x600002879200 3, 15 0, L_0x600002b34320; 1 drivers
v0x600002879200_4 .net v0x600002879200 4, 15 0, L_0x600002b34460; 1 drivers
v0x600002879200_5 .net v0x600002879200 5, 15 0, L_0x600002b345a0; 1 drivers
v0x600002879200_6 .net v0x600002879200 6, 15 0, L_0x600002b346e0; 1 drivers
v0x600002879200_7 .net v0x600002879200 7, 15 0, L_0x600002b34820; 1 drivers
v0x600002879200_8 .net v0x600002879200 8, 15 0, L_0x600002b34960; 1 drivers
v0x600002879200_9 .net v0x600002879200 9, 15 0, L_0x600002b34b40; 1 drivers
v0x600002879200_10 .net v0x600002879200 10, 15 0, L_0x600002b34aa0; 1 drivers
v0x600002879200_11 .net v0x600002879200 11, 15 0, L_0x600002b34d20; 1 drivers
v0x600002879200_12 .net v0x600002879200 12, 15 0, L_0x600002b34e60; 1 drivers
v0x600002879200_13 .net v0x600002879200 13, 15 0, L_0x600002b34fa0; 1 drivers
v0x600002879200_14 .net v0x600002879200 14, 15 0, L_0x600002b350e0; 1 drivers
v0x600002879200_15 .net v0x600002879200 15, 15 0, L_0x600002b35220; 1 drivers
v0x600002879290 .array "lane_result", 15 0, 15 0;
v0x600002879320_0 .net "mem_addr", 19 0, L_0x600002b35680;  1 drivers
v0x6000028793b0_0 .var "mem_addr_reg", 19 0;
v0x600002879440_0 .net "opcode", 7 0, L_0x600002b352c0;  1 drivers
v0x6000028794d0_0 .var "reduce_result", 15 0;
v0x600002879560 .array "reduce_tree", 79 0, 15 0;
v0x6000028795f0_0 .net "rst_n", 0 0, v0x60000287fe70_0;  alias, 1 drivers
v0x600002879680_0 .net "sram_addr", 19 0, v0x600002879710_0;  alias, 1 drivers
v0x600002879710_0 .var "sram_addr_reg", 19 0;
v0x6000028797a0_0 .net "sram_rdata", 255 0, L_0x600003122ae0;  alias, 1 drivers
v0x600002879830_0 .net "sram_re", 0 0, L_0x600003122300;  alias, 1 drivers
v0x6000028798c0_0 .var "sram_re_reg", 0 0;
v0x600002879950_0 .net "sram_ready", 0 0, L_0x600002b36bc0;  alias, 1 drivers
v0x6000028799e0_0 .net "sram_wdata", 255 0, L_0x600003122220;  alias, 1 drivers
v0x600002879a70_0 .var "sram_wdata_reg", 255 0;
v0x600002879b00_0 .net "sram_we", 0 0, L_0x600003122290;  alias, 1 drivers
v0x600002879b90_0 .var "sram_we_reg", 0 0;
v0x600002879c20_0 .var/i "stage", 31 0;
v0x600002879cb0_0 .var "state", 2 0;
v0x600002879d40_0 .net "subop", 7 0, L_0x600002b35360;  1 drivers
v0x600002879dd0_0 .var "subop_reg", 7 0;
v0x600002879e60_0 .net "vd", 4 0, L_0x600002b35400;  1 drivers
v0x600002879ef0_0 .var "vd_reg", 4 0;
v0x600002879f80 .array "vrf", 31 0, 255 0;
v0x60000287a010_0 .net "vs1", 4 0, L_0x600002b354a0;  1 drivers
v0x60000287a0a0_0 .net "vs1_data", 255 0, L_0x600003122060;  1 drivers
v0x60000287a130_0 .var "vs1_reg", 4 0;
v0x60000287a1c0_0 .net "vs2", 4 0, L_0x600002b35540;  1 drivers
v0x60000287a250_0 .net "vs2_data", 255 0, L_0x6000031220d0;  1 drivers
v0x60000287a2e0_0 .var "vs2_reg", 4 0;
E_0x600000f58c00/0 .event anyedge, v0x600002879170_0, v0x600002879170_1, v0x600002879170_2, v0x600002879170_3;
E_0x600000f58c00/1 .event anyedge, v0x600002879170_4, v0x600002879170_5, v0x600002879170_6, v0x600002879170_7;
E_0x600000f58c00/2 .event anyedge, v0x600002879170_8, v0x600002879170_9, v0x600002879170_10, v0x600002879170_11;
E_0x600000f58c00/3 .event anyedge, v0x600002879170_12, v0x600002879170_13, v0x600002879170_14, v0x600002879170_15;
v0x600002879560_0 .array/port v0x600002879560, 0;
v0x600002879560_1 .array/port v0x600002879560, 1;
v0x600002879560_2 .array/port v0x600002879560, 2;
E_0x600000f58c00/4 .event anyedge, v0x600002879dd0_0, v0x600002879560_0, v0x600002879560_1, v0x600002879560_2;
v0x600002879560_3 .array/port v0x600002879560, 3;
v0x600002879560_4 .array/port v0x600002879560, 4;
v0x600002879560_5 .array/port v0x600002879560, 5;
v0x600002879560_6 .array/port v0x600002879560, 6;
E_0x600000f58c00/5 .event anyedge, v0x600002879560_3, v0x600002879560_4, v0x600002879560_5, v0x600002879560_6;
v0x600002879560_7 .array/port v0x600002879560, 7;
v0x600002879560_8 .array/port v0x600002879560, 8;
v0x600002879560_9 .array/port v0x600002879560, 9;
v0x600002879560_10 .array/port v0x600002879560, 10;
E_0x600000f58c00/6 .event anyedge, v0x600002879560_7, v0x600002879560_8, v0x600002879560_9, v0x600002879560_10;
v0x600002879560_11 .array/port v0x600002879560, 11;
v0x600002879560_12 .array/port v0x600002879560, 12;
v0x600002879560_13 .array/port v0x600002879560, 13;
v0x600002879560_14 .array/port v0x600002879560, 14;
E_0x600000f58c00/7 .event anyedge, v0x600002879560_11, v0x600002879560_12, v0x600002879560_13, v0x600002879560_14;
v0x600002879560_15 .array/port v0x600002879560, 15;
v0x600002879560_16 .array/port v0x600002879560, 16;
v0x600002879560_17 .array/port v0x600002879560, 17;
v0x600002879560_18 .array/port v0x600002879560, 18;
E_0x600000f58c00/8 .event anyedge, v0x600002879560_15, v0x600002879560_16, v0x600002879560_17, v0x600002879560_18;
v0x600002879560_19 .array/port v0x600002879560, 19;
v0x600002879560_20 .array/port v0x600002879560, 20;
v0x600002879560_21 .array/port v0x600002879560, 21;
v0x600002879560_22 .array/port v0x600002879560, 22;
E_0x600000f58c00/9 .event anyedge, v0x600002879560_19, v0x600002879560_20, v0x600002879560_21, v0x600002879560_22;
v0x600002879560_23 .array/port v0x600002879560, 23;
v0x600002879560_24 .array/port v0x600002879560, 24;
v0x600002879560_25 .array/port v0x600002879560, 25;
v0x600002879560_26 .array/port v0x600002879560, 26;
E_0x600000f58c00/10 .event anyedge, v0x600002879560_23, v0x600002879560_24, v0x600002879560_25, v0x600002879560_26;
v0x600002879560_27 .array/port v0x600002879560, 27;
v0x600002879560_28 .array/port v0x600002879560, 28;
v0x600002879560_29 .array/port v0x600002879560, 29;
v0x600002879560_30 .array/port v0x600002879560, 30;
E_0x600000f58c00/11 .event anyedge, v0x600002879560_27, v0x600002879560_28, v0x600002879560_29, v0x600002879560_30;
v0x600002879560_31 .array/port v0x600002879560, 31;
v0x600002879560_32 .array/port v0x600002879560, 32;
v0x600002879560_33 .array/port v0x600002879560, 33;
v0x600002879560_34 .array/port v0x600002879560, 34;
E_0x600000f58c00/12 .event anyedge, v0x600002879560_31, v0x600002879560_32, v0x600002879560_33, v0x600002879560_34;
v0x600002879560_35 .array/port v0x600002879560, 35;
v0x600002879560_36 .array/port v0x600002879560, 36;
v0x600002879560_37 .array/port v0x600002879560, 37;
v0x600002879560_38 .array/port v0x600002879560, 38;
E_0x600000f58c00/13 .event anyedge, v0x600002879560_35, v0x600002879560_36, v0x600002879560_37, v0x600002879560_38;
v0x600002879560_39 .array/port v0x600002879560, 39;
v0x600002879560_40 .array/port v0x600002879560, 40;
v0x600002879560_41 .array/port v0x600002879560, 41;
v0x600002879560_42 .array/port v0x600002879560, 42;
E_0x600000f58c00/14 .event anyedge, v0x600002879560_39, v0x600002879560_40, v0x600002879560_41, v0x600002879560_42;
v0x600002879560_43 .array/port v0x600002879560, 43;
v0x600002879560_44 .array/port v0x600002879560, 44;
v0x600002879560_45 .array/port v0x600002879560, 45;
v0x600002879560_46 .array/port v0x600002879560, 46;
E_0x600000f58c00/15 .event anyedge, v0x600002879560_43, v0x600002879560_44, v0x600002879560_45, v0x600002879560_46;
v0x600002879560_47 .array/port v0x600002879560, 47;
v0x600002879560_48 .array/port v0x600002879560, 48;
v0x600002879560_49 .array/port v0x600002879560, 49;
v0x600002879560_50 .array/port v0x600002879560, 50;
E_0x600000f58c00/16 .event anyedge, v0x600002879560_47, v0x600002879560_48, v0x600002879560_49, v0x600002879560_50;
v0x600002879560_51 .array/port v0x600002879560, 51;
v0x600002879560_52 .array/port v0x600002879560, 52;
v0x600002879560_53 .array/port v0x600002879560, 53;
v0x600002879560_54 .array/port v0x600002879560, 54;
E_0x600000f58c00/17 .event anyedge, v0x600002879560_51, v0x600002879560_52, v0x600002879560_53, v0x600002879560_54;
v0x600002879560_55 .array/port v0x600002879560, 55;
v0x600002879560_56 .array/port v0x600002879560, 56;
v0x600002879560_57 .array/port v0x600002879560, 57;
v0x600002879560_58 .array/port v0x600002879560, 58;
E_0x600000f58c00/18 .event anyedge, v0x600002879560_55, v0x600002879560_56, v0x600002879560_57, v0x600002879560_58;
v0x600002879560_59 .array/port v0x600002879560, 59;
v0x600002879560_60 .array/port v0x600002879560, 60;
v0x600002879560_61 .array/port v0x600002879560, 61;
v0x600002879560_62 .array/port v0x600002879560, 62;
E_0x600000f58c00/19 .event anyedge, v0x600002879560_59, v0x600002879560_60, v0x600002879560_61, v0x600002879560_62;
v0x600002879560_63 .array/port v0x600002879560, 63;
v0x600002879560_64 .array/port v0x600002879560, 64;
v0x600002879560_65 .array/port v0x600002879560, 65;
v0x600002879560_66 .array/port v0x600002879560, 66;
E_0x600000f58c00/20 .event anyedge, v0x600002879560_63, v0x600002879560_64, v0x600002879560_65, v0x600002879560_66;
v0x600002879560_67 .array/port v0x600002879560, 67;
v0x600002879560_68 .array/port v0x600002879560, 68;
v0x600002879560_69 .array/port v0x600002879560, 69;
v0x600002879560_70 .array/port v0x600002879560, 70;
E_0x600000f58c00/21 .event anyedge, v0x600002879560_67, v0x600002879560_68, v0x600002879560_69, v0x600002879560_70;
v0x600002879560_71 .array/port v0x600002879560, 71;
v0x600002879560_72 .array/port v0x600002879560, 72;
v0x600002879560_73 .array/port v0x600002879560, 73;
v0x600002879560_74 .array/port v0x600002879560, 74;
E_0x600000f58c00/22 .event anyedge, v0x600002879560_71, v0x600002879560_72, v0x600002879560_73, v0x600002879560_74;
v0x600002879560_75 .array/port v0x600002879560, 75;
v0x600002879560_76 .array/port v0x600002879560, 76;
v0x600002879560_77 .array/port v0x600002879560, 77;
v0x600002879560_78 .array/port v0x600002879560, 78;
E_0x600000f58c00/23 .event anyedge, v0x600002879560_75, v0x600002879560_76, v0x600002879560_77, v0x600002879560_78;
v0x600002879560_79 .array/port v0x600002879560, 79;
E_0x600000f58c00/24 .event anyedge, v0x600002879560_79;
E_0x600000f58c00 .event/or E_0x600000f58c00/0, E_0x600000f58c00/1, E_0x600000f58c00/2, E_0x600000f58c00/3, E_0x600000f58c00/4, E_0x600000f58c00/5, E_0x600000f58c00/6, E_0x600000f58c00/7, E_0x600000f58c00/8, E_0x600000f58c00/9, E_0x600000f58c00/10, E_0x600000f58c00/11, E_0x600000f58c00/12, E_0x600000f58c00/13, E_0x600000f58c00/14, E_0x600000f58c00/15, E_0x600000f58c00/16, E_0x600000f58c00/17, E_0x600000f58c00/18, E_0x600000f58c00/19, E_0x600000f58c00/20, E_0x600000f58c00/21, E_0x600000f58c00/22, E_0x600000f58c00/23, E_0x600000f58c00/24;
L_0x600002b33f20 .part L_0x600003122060, 0, 16;
L_0x600002b38640 .part L_0x6000031220d0, 0, 16;
L_0x600002b34000 .part L_0x600003122060, 16, 16;
L_0x600002b340a0 .part L_0x6000031220d0, 16, 16;
L_0x600002b34140 .part L_0x600003122060, 32, 16;
L_0x600002b341e0 .part L_0x6000031220d0, 32, 16;
L_0x600002b34280 .part L_0x600003122060, 48, 16;
L_0x600002b34320 .part L_0x6000031220d0, 48, 16;
L_0x600002b343c0 .part L_0x600003122060, 64, 16;
L_0x600002b34460 .part L_0x6000031220d0, 64, 16;
L_0x600002b34500 .part L_0x600003122060, 80, 16;
L_0x600002b345a0 .part L_0x6000031220d0, 80, 16;
L_0x600002b34640 .part L_0x600003122060, 96, 16;
L_0x600002b346e0 .part L_0x6000031220d0, 96, 16;
L_0x600002b34780 .part L_0x600003122060, 112, 16;
L_0x600002b34820 .part L_0x6000031220d0, 112, 16;
L_0x600002b348c0 .part L_0x600003122060, 128, 16;
L_0x600002b34960 .part L_0x6000031220d0, 128, 16;
L_0x600002b34a00 .part L_0x600003122060, 144, 16;
L_0x600002b34b40 .part L_0x6000031220d0, 144, 16;
L_0x600002b34be0 .part L_0x600003122060, 160, 16;
L_0x600002b34aa0 .part L_0x6000031220d0, 160, 16;
L_0x600002b34c80 .part L_0x600003122060, 176, 16;
L_0x600002b34d20 .part L_0x6000031220d0, 176, 16;
L_0x600002b34dc0 .part L_0x600003122060, 192, 16;
L_0x600002b34e60 .part L_0x6000031220d0, 192, 16;
L_0x600002b34f00 .part L_0x600003122060, 208, 16;
L_0x600002b34fa0 .part L_0x6000031220d0, 208, 16;
L_0x600002b35040 .part L_0x600003122060, 224, 16;
L_0x600002b350e0 .part L_0x6000031220d0, 224, 16;
L_0x600002b35180 .part L_0x600003122060, 240, 16;
L_0x600002b35220 .part L_0x6000031220d0, 240, 16;
L_0x600002b352c0 .part v0x60000281c240_0, 120, 8;
L_0x600002b35360 .part v0x60000281c240_0, 112, 8;
L_0x600002b35400 .part v0x60000281c240_0, 107, 5;
L_0x600002b354a0 .part v0x60000281c240_0, 102, 5;
L_0x600002b35540 .part v0x60000281c240_0, 97, 5;
L_0x600002b355e0 .part v0x60000281c240_0, 32, 16;
L_0x600002b35680 .part v0x60000281c240_0, 76, 20;
L_0x600002b35720 .part v0x60000281c240_0, 48, 16;
L_0x600002b357c0 .array/port v0x600002879f80, L_0x600002b35860;
L_0x600002b35860 .concat [ 5 2 0 0], v0x60000287a130_0, L_0x12809a848;
L_0x600002b35900 .array/port v0x600002879f80, L_0x600002b359a0;
L_0x600002b359a0 .concat [ 5 2 0 0], v0x60000287a2e0_0, L_0x12809a890;
L_0x600002b35a40 .cmp/eq 3, v0x600002879cb0_0, L_0x12809a8d8;
S_0x12569dda0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x12569d920;
 .timescale 0 0;
P_0x600000f58c40 .param/l "i" 1 10 137, +C4<00>;
v0x600002879290_0 .array/port v0x600002879290, 0;
v0x600002879290_1 .array/port v0x600002879290, 1;
v0x600002879290_2 .array/port v0x600002879290, 2;
v0x600002879290_3 .array/port v0x600002879290, 3;
E_0x600000f58cc0/0 .event anyedge, v0x600002879290_0, v0x600002879290_1, v0x600002879290_2, v0x600002879290_3;
v0x600002879290_4 .array/port v0x600002879290, 4;
v0x600002879290_5 .array/port v0x600002879290, 5;
v0x600002879290_6 .array/port v0x600002879290, 6;
v0x600002879290_7 .array/port v0x600002879290, 7;
E_0x600000f58cc0/1 .event anyedge, v0x600002879290_4, v0x600002879290_5, v0x600002879290_6, v0x600002879290_7;
v0x600002879290_8 .array/port v0x600002879290, 8;
v0x600002879290_9 .array/port v0x600002879290, 9;
v0x600002879290_10 .array/port v0x600002879290, 10;
v0x600002879290_11 .array/port v0x600002879290, 11;
E_0x600000f58cc0/2 .event anyedge, v0x600002879290_8, v0x600002879290_9, v0x600002879290_10, v0x600002879290_11;
v0x600002879290_12 .array/port v0x600002879290, 12;
v0x600002879290_13 .array/port v0x600002879290, 13;
v0x600002879290_14 .array/port v0x600002879290, 14;
v0x600002879290_15 .array/port v0x600002879290, 15;
E_0x600000f58cc0/3 .event anyedge, v0x600002879290_12, v0x600002879290_13, v0x600002879290_14, v0x600002879290_15;
E_0x600000f58cc0 .event/or E_0x600000f58cc0/0, E_0x600000f58cc0/1, E_0x600000f58cc0/2, E_0x600000f58cc0/3;
E_0x600000f58d00/0 .event anyedge, v0x600002879dd0_0, v0x600002879170_0, v0x600002879170_1, v0x600002879170_2;
E_0x600000f58d00/1 .event anyedge, v0x600002879170_3, v0x600002879170_4, v0x600002879170_5, v0x600002879170_6;
E_0x600000f58d00/2 .event anyedge, v0x600002879170_7, v0x600002879170_8, v0x600002879170_9, v0x600002879170_10;
E_0x600000f58d00/3 .event anyedge, v0x600002879170_11, v0x600002879170_12, v0x600002879170_13, v0x600002879170_14;
E_0x600000f58d00/4 .event anyedge, v0x600002879170_15, v0x600002879200_0, v0x600002879200_1, v0x600002879200_2;
E_0x600000f58d00/5 .event anyedge, v0x600002879200_3, v0x600002879200_4, v0x600002879200_5, v0x600002879200_6;
E_0x600000f58d00/6 .event anyedge, v0x600002879200_7, v0x600002879200_8, v0x600002879200_9, v0x600002879200_10;
E_0x600000f58d00/7 .event anyedge, v0x600002879200_11, v0x600002879200_12, v0x600002879200_13, v0x600002879200_14;
E_0x600000f58d00/8 .event anyedge, v0x600002879200_15, v0x600002879050_0;
E_0x600000f58d00 .event/or E_0x600000f58d00/0, E_0x600000f58d00/1, E_0x600000f58d00/2, E_0x600000f58d00/3, E_0x600000f58d00/4, E_0x600000f58d00/5, E_0x600000f58d00/6, E_0x600000f58d00/7, E_0x600000f58d00/8;
S_0x12569df10 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x12569d920;
 .timescale 0 0;
P_0x600000f58d40 .param/l "i" 1 10 137, +C4<01>;
S_0x12569e080 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x12569d920;
 .timescale 0 0;
P_0x600000f58dc0 .param/l "i" 1 10 137, +C4<010>;
S_0x12569e1f0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x12569d920;
 .timescale 0 0;
P_0x600000f58e40 .param/l "i" 1 10 137, +C4<011>;
S_0x12569e360 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x12569d920;
 .timescale 0 0;
P_0x600000f58f00 .param/l "i" 1 10 137, +C4<0100>;
S_0x12569e4d0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x12569d920;
 .timescale 0 0;
P_0x600000f58f80 .param/l "i" 1 10 137, +C4<0101>;
S_0x12569e640 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x12569d920;
 .timescale 0 0;
P_0x600000f59000 .param/l "i" 1 10 137, +C4<0110>;
S_0x12569e7b0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x12569d920;
 .timescale 0 0;
P_0x600000f59080 .param/l "i" 1 10 137, +C4<0111>;
S_0x12569e920 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x12569d920;
 .timescale 0 0;
P_0x600000f58ec0 .param/l "i" 1 10 137, +C4<01000>;
S_0x12569ea90 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x12569d920;
 .timescale 0 0;
P_0x600000f59140 .param/l "i" 1 10 137, +C4<01001>;
S_0x12569ec00 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x12569d920;
 .timescale 0 0;
P_0x600000f591c0 .param/l "i" 1 10 137, +C4<01010>;
S_0x12569ed70 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x12569d920;
 .timescale 0 0;
P_0x600000f59240 .param/l "i" 1 10 137, +C4<01011>;
S_0x12569eee0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x12569d920;
 .timescale 0 0;
P_0x600000f592c0 .param/l "i" 1 10 137, +C4<01100>;
S_0x12569f050 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x12569d920;
 .timescale 0 0;
P_0x600000f59340 .param/l "i" 1 10 137, +C4<01101>;
S_0x12569f1c0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x12569d920;
 .timescale 0 0;
P_0x600000f593c0 .param/l "i" 1 10 137, +C4<01110>;
S_0x12569f330 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x12569d920;
 .timescale 0 0;
P_0x600000f59440 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x12566de80;
T_2 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x60000281bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000281ba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000281bb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000281b9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000281b690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000281ba80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60000281ba80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000281ba80_0, 0;
T_2.2 ;
    %load/vec4 v0x60000281c2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000281bb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x60000281bb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000281bb10_0, 0;
T_2.5 ;
    %load/vec4 v0x60000281a9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000281b9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x60000281b9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000281b9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x60000281b840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x60000281b720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x60000281ba80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000281ba80_0, 0;
T_2.11 ;
    %load/vec4 v0x60000281c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x60000281c360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x60000281bb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000281bb10_0, 0;
T_2.14 ;
    %load/vec4 v0x60000281ab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x60000281aa30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x60000281b9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000281b9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12566de80;
T_3 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x60000281bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000281b960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000281b210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000281b3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000281af40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000281b0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000281b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000281b840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000281c240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000281c480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000281a910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000281ab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000281ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000281ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000281c090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000281a6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000281a760_0, 0;
    %fork t_1, S_0x125697ce0;
    %jmp t_0;
    .scope S_0x125697ce0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002819440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600002819440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002819440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281b450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002819440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281b330, 0, 4;
    %load/vec4 v0x600002819440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002819440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x12566de80;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000281b840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x60000281b720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000281b840_0, 0;
T_3.4 ;
    %load/vec4 v0x60000281c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x60000281c360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000281c480_0, 0;
T_3.7 ;
    %load/vec4 v0x60000281ab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x60000281aa30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000281ab50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000281ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000281b0f0_0, 0;
    %load/vec4 v0x60000281bd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x60000281bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x60000281bcc0_0;
    %assign/vec4 v0x60000281b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000281b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000281ad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x60000281b960_0;
    %assign/vec4 v0x60000281af40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000281b0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x60000281b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x60000281afd0_0;
    %assign/vec4 v0x60000281b210_0, 0;
    %load/vec4 v0x60000281afd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000281a6d0_0, 0;
    %load/vec4 v0x60000281afd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000281a760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x60000281a6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000281ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x60000281b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000281b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x60000281b3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x60000281b960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x60000281b3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281b450, 0, 4;
    %load/vec4 v0x60000281b210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x60000281b3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281b330, 0, 4;
    %load/vec4 v0x60000281b3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000281b3c0_0, 0;
    %load/vec4 v0x60000281b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000281b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000281ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x60000281b3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x60000281b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000281b330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x60000281b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000281b330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x60000281b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281b330, 0, 4;
    %load/vec4 v0x60000281b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000281b450, 4;
    %assign/vec4 v0x60000281b960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x60000281b3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x60000281b3c0_0, 0;
    %load/vec4 v0x60000281b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000281b960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000281ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000281c090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x60000281a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000281ac70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x60000281a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x60000281a6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x60000281b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000281b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x60000281b210_0;
    %assign/vec4 v0x60000281b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000281b840_0, 0;
    %load/vec4 v0x60000281b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x60000281b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000281b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x60000281b210_0;
    %assign/vec4 v0x60000281c240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000281c480_0, 0;
    %load/vec4 v0x60000281c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x60000281b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000281b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x60000281b210_0;
    %assign/vec4 v0x60000281a910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000281ab50_0, 0;
    %load/vec4 v0x60000281aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x60000281b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000281b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x60000281a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x60000281b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000281b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x60000281b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x60000281b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000281b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x60000281c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x60000281b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000281b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x60000281a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x60000281b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000281b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x60000281a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x60000281b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000281b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x60000281be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000281c090_0, 0;
    %load/vec4 v0x60000281b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000281b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x60000281bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x60000281bcc0_0;
    %assign/vec4 v0x60000281b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000281b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000281ac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x60000281bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000281ad90_0, 0;
    %load/vec4 v0x60000281bcc0_0;
    %assign/vec4 v0x60000281b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000281b3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000281bd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12567b570;
T_4 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x6000028046c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000281c870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002804750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028047e0, 4;
    %assign/vec4 v0x60000281c870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1256768d0;
T_5 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x6000028046c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000281cab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x60000281cab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000281cab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281ca20, 0, 4;
    %load/vec4 v0x60000281cab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000281cab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000281cb40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002804750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028047e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281ca20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000281cab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x60000281cab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x60000281cab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000281ca20, 4;
    %ix/getv/s 3, v0x60000281cab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281ca20, 0, 4;
    %load/vec4 v0x60000281cab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000281cab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000281ca20, 4;
    %assign/vec4 v0x60000281cb40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x125671c30;
T_6 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x6000028046c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000281cd80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x60000281cd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000281cd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281ccf0, 0, 4;
    %load/vec4 v0x60000281cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000281cd80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000281ce10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002804750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028047e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281ccf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000281cd80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x60000281cd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x60000281cd80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000281ccf0, 4;
    %ix/getv/s 3, v0x60000281cd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281ccf0, 0, 4;
    %load/vec4 v0x60000281cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000281cd80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000281ccf0, 4;
    %assign/vec4 v0x60000281ce10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x125620760;
T_7 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x6000028046c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000281d050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x60000281d050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000281d050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281cfc0, 0, 4;
    %load/vec4 v0x60000281d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000281d050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000281d0e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002804750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028047e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281cfc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000281d050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x60000281d050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x60000281d050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000281cfc0, 4;
    %ix/getv/s 3, v0x60000281d050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281cfc0, 0, 4;
    %load/vec4 v0x60000281d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000281d050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000281cfc0, 4;
    %assign/vec4 v0x60000281d0e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12560bc10;
T_8 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x60000281db90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000281dd40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000281d680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000281d5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000281db00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000281d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x60000281dcb0_0;
    %assign/vec4 v0x60000281dd40_0, 0;
T_8.2 ;
    %load/vec4 v0x60000281d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x60000281d560_0;
    %assign/vec4 v0x60000281d680_0, 0;
    %load/vec4 v0x60000281d680_0;
    %assign/vec4 v0x60000281d5f0_0, 0;
    %load/vec4 v0x60000281d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x60000281d9e0_0;
    %assign/vec4 v0x60000281db00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x60000281da70_0;
    %load/vec4 v0x60000281d9e0_0;
    %add;
    %assign/vec4 v0x60000281db00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x125619db0;
T_9 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x60000281f0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000281f2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000281ebe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000281eb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000281f060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60000281ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x60000281f210_0;
    %assign/vec4 v0x60000281f2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x60000281ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x60000281eac0_0;
    %assign/vec4 v0x60000281ebe0_0, 0;
    %load/vec4 v0x60000281ebe0_0;
    %assign/vec4 v0x60000281eb50_0, 0;
    %load/vec4 v0x60000281ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x60000281ef40_0;
    %assign/vec4 v0x60000281f060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x60000281efd0_0;
    %load/vec4 v0x60000281ef40_0;
    %add;
    %assign/vec4 v0x60000281f060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12561c210;
T_10 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x6000028106c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002810870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028101b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002810120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002810630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000028103f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000028107e0_0;
    %assign/vec4 v0x600002810870_0, 0;
T_10.2 ;
    %load/vec4 v0x600002810360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600002810090_0;
    %assign/vec4 v0x6000028101b0_0, 0;
    %load/vec4 v0x6000028101b0_0;
    %assign/vec4 v0x600002810120_0, 0;
    %load/vec4 v0x600002810240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600002810510_0;
    %assign/vec4 v0x600002810630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000028105a0_0;
    %load/vec4 v0x600002810510_0;
    %add;
    %assign/vec4 v0x600002810630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1256100b0;
T_11 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x600002811c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002811dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002811710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002811680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002811b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002811950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600002811d40_0;
    %assign/vec4 v0x600002811dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000028118c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000028115f0_0;
    %assign/vec4 v0x600002811710_0, 0;
    %load/vec4 v0x600002811710_0;
    %assign/vec4 v0x600002811680_0, 0;
    %load/vec4 v0x6000028117a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600002811a70_0;
    %assign/vec4 v0x600002811b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600002811b00_0;
    %load/vec4 v0x600002811a70_0;
    %add;
    %assign/vec4 v0x600002811b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x125616100;
T_12 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x600002813180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002813330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002812c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002812be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000028130f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600002812eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000028132a0_0;
    %assign/vec4 v0x600002813330_0, 0;
T_12.2 ;
    %load/vec4 v0x600002812e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600002812b50_0;
    %assign/vec4 v0x600002812c70_0, 0;
    %load/vec4 v0x600002812c70_0;
    %assign/vec4 v0x600002812be0_0, 0;
    %load/vec4 v0x600002812d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600002812fd0_0;
    %assign/vec4 v0x6000028130f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600002813060_0;
    %load/vec4 v0x600002812fd0_0;
    %add;
    %assign/vec4 v0x6000028130f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x125699f50;
T_13 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x600002814750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002814900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002814240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028141b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000028146c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600002814480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600002814870_0;
    %assign/vec4 v0x600002814900_0, 0;
T_13.2 ;
    %load/vec4 v0x6000028143f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600002814120_0;
    %assign/vec4 v0x600002814240_0, 0;
    %load/vec4 v0x600002814240_0;
    %assign/vec4 v0x6000028141b0_0, 0;
    %load/vec4 v0x6000028142d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000028145a0_0;
    %assign/vec4 v0x6000028146c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600002814630_0;
    %load/vec4 v0x6000028145a0_0;
    %add;
    %assign/vec4 v0x6000028146c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x125694590;
T_14 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x600002815cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002815e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028157a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002815710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002815c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000028159e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600002815dd0_0;
    %assign/vec4 v0x600002815e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600002815950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600002815680_0;
    %assign/vec4 v0x6000028157a0_0, 0;
    %load/vec4 v0x6000028157a0_0;
    %assign/vec4 v0x600002815710_0, 0;
    %load/vec4 v0x600002815830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600002815b00_0;
    %assign/vec4 v0x600002815c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600002815b90_0;
    %load/vec4 v0x600002815b00_0;
    %add;
    %assign/vec4 v0x600002815c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x125691f40;
T_15 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x600002817210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028173c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002816d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002816c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002817180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002816f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600002817330_0;
    %assign/vec4 v0x6000028173c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600002816eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600002816be0_0;
    %assign/vec4 v0x600002816d00_0, 0;
    %load/vec4 v0x600002816d00_0;
    %assign/vec4 v0x600002816c70_0, 0;
    %load/vec4 v0x600002816d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600002817060_0;
    %assign/vec4 v0x600002817180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000028170f0_0;
    %load/vec4 v0x600002817060_0;
    %add;
    %assign/vec4 v0x600002817180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12568fa60;
T_16 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x6000028087e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002808990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028082d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002808240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002808750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002808510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002808900_0;
    %assign/vec4 v0x600002808990_0, 0;
T_16.2 ;
    %load/vec4 v0x600002808480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000028081b0_0;
    %assign/vec4 v0x6000028082d0_0, 0;
    %load/vec4 v0x6000028082d0_0;
    %assign/vec4 v0x600002808240_0, 0;
    %load/vec4 v0x600002808360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002808630_0;
    %assign/vec4 v0x600002808750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000028086c0_0;
    %load/vec4 v0x600002808630_0;
    %add;
    %assign/vec4 v0x600002808750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12568d410;
T_17 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x600002809d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002809ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002809830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028097a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002809cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002809a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600002809e60_0;
    %assign/vec4 v0x600002809ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000028099e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600002809710_0;
    %assign/vec4 v0x600002809830_0, 0;
    %load/vec4 v0x600002809830_0;
    %assign/vec4 v0x6000028097a0_0, 0;
    %load/vec4 v0x6000028098c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600002809b90_0;
    %assign/vec4 v0x600002809cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600002809c20_0;
    %load/vec4 v0x600002809b90_0;
    %add;
    %assign/vec4 v0x600002809cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12568adc0;
T_18 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x60000280b2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000280b450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000280ad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000280ad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000280b210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60000280afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x60000280b3c0_0;
    %assign/vec4 v0x60000280b450_0, 0;
T_18.2 ;
    %load/vec4 v0x60000280af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x60000280ac70_0;
    %assign/vec4 v0x60000280ad90_0, 0;
    %load/vec4 v0x60000280ad90_0;
    %assign/vec4 v0x60000280ad00_0, 0;
    %load/vec4 v0x60000280ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x60000280b0f0_0;
    %assign/vec4 v0x60000280b210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x60000280b180_0;
    %load/vec4 v0x60000280b0f0_0;
    %add;
    %assign/vec4 v0x60000280b210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x125688770;
T_19 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x60000280c870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000280ca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000280c360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000280c2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000280c7e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x60000280c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x60000280c990_0;
    %assign/vec4 v0x60000280ca20_0, 0;
T_19.2 ;
    %load/vec4 v0x60000280c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x60000280c240_0;
    %assign/vec4 v0x60000280c360_0, 0;
    %load/vec4 v0x60000280c360_0;
    %assign/vec4 v0x60000280c2d0_0, 0;
    %load/vec4 v0x60000280c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x60000280c6c0_0;
    %assign/vec4 v0x60000280c7e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x60000280c750_0;
    %load/vec4 v0x60000280c6c0_0;
    %add;
    %assign/vec4 v0x60000280c7e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x125683960;
T_20 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x60000280ddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000280df80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000280d8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000280d830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000280dd40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x60000280db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x60000280def0_0;
    %assign/vec4 v0x60000280df80_0, 0;
T_20.2 ;
    %load/vec4 v0x60000280da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x60000280d7a0_0;
    %assign/vec4 v0x60000280d8c0_0, 0;
    %load/vec4 v0x60000280d8c0_0;
    %assign/vec4 v0x60000280d830_0, 0;
    %load/vec4 v0x60000280d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x60000280dc20_0;
    %assign/vec4 v0x60000280dd40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x60000280dcb0_0;
    %load/vec4 v0x60000280dc20_0;
    %add;
    %assign/vec4 v0x60000280dd40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x125681310;
T_21 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x60000280f330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000280f4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000280ee20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000280ed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000280f2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x60000280f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x60000280f450_0;
    %assign/vec4 v0x60000280f4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x60000280efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x60000280ed00_0;
    %assign/vec4 v0x60000280ee20_0, 0;
    %load/vec4 v0x60000280ee20_0;
    %assign/vec4 v0x60000280ed90_0, 0;
    %load/vec4 v0x60000280eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x60000280f180_0;
    %assign/vec4 v0x60000280f2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x60000280f210_0;
    %load/vec4 v0x60000280f180_0;
    %add;
    %assign/vec4 v0x60000280f2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12567ecc0;
T_22 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x600002800900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002800ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028003f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002800360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002800870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002800630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600002800a20_0;
    %assign/vec4 v0x600002800ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000028005a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000028002d0_0;
    %assign/vec4 v0x6000028003f0_0, 0;
    %load/vec4 v0x6000028003f0_0;
    %assign/vec4 v0x600002800360_0, 0;
    %load/vec4 v0x600002800480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600002800750_0;
    %assign/vec4 v0x600002800870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000028007e0_0;
    %load/vec4 v0x600002800750_0;
    %add;
    %assign/vec4 v0x600002800870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1256779d0;
T_23 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x600002801e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002802010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002801950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028018c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002801dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002801b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002801f80_0;
    %assign/vec4 v0x600002802010_0, 0;
T_23.2 ;
    %load/vec4 v0x600002801b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600002801830_0;
    %assign/vec4 v0x600002801950_0, 0;
    %load/vec4 v0x600002801950_0;
    %assign/vec4 v0x6000028018c0_0, 0;
    %load/vec4 v0x6000028019e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600002801cb0_0;
    %assign/vec4 v0x600002801dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600002801d40_0;
    %load/vec4 v0x600002801cb0_0;
    %add;
    %assign/vec4 v0x600002801dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12568e7f0;
T_24 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x6000028046c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000281c5a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x60000281c5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000281c5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281c510, 0, 4;
    %load/vec4 v0x60000281c5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000281c5a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002804360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028043f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281c510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000281c5a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x60000281c5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x60000281c5a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000281c510, 4;
    %ix/getv/s 3, v0x60000281c5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281c510, 0, 4;
    %load/vec4 v0x60000281c5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000281c5a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x125689b50;
T_25 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x6000028046c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000281c6c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x60000281c6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000281c6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281c630, 0, 4;
    %load/vec4 v0x60000281c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000281c6c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002804360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028043f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281c630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000281c6c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x60000281c6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x60000281c6c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000281c630, 4;
    %ix/getv/s 3, v0x60000281c6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281c630, 0, 4;
    %load/vec4 v0x60000281c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000281c6c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x125684eb0;
T_26 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x6000028046c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000281c7e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x60000281c7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000281c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281c750, 0, 4;
    %load/vec4 v0x60000281c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000281c7e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002804360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028043f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281c750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000281c7e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x60000281c7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x60000281c7e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000281c750, 4;
    %ix/getv/s 3, v0x60000281c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000281c750, 0, 4;
    %load/vec4 v0x60000281c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000281c7e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12566da40;
T_27 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x6000028046c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002804990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002804090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002804a20_0;
    %assign/vec4 v0x600002804990_0, 0;
    %load/vec4 v0x600002804120_0;
    %assign/vec4 v0x600002804090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x12566da40;
T_28 ;
    %wait E_0x600000f65a80;
    %load/vec4 v0x600002804990_0;
    %store/vec4 v0x600002804a20_0, 0, 3;
    %load/vec4 v0x600002804090_0;
    %store/vec4 v0x600002804120_0, 0, 16;
    %load/vec4 v0x600002804990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600002804900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600002804bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600002804a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002804120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600002804bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002804a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002804120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600002804090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002804120_0, 0, 16;
    %load/vec4 v0x600002803e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002804090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002804a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002804120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600002804090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002804120_0, 0, 16;
    %load/vec4 v0x6000028042d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002804090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002804a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002804120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002804a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x12569dda0;
T_29 ;
    %wait E_0x600000f58d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600002879050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x12569dda0;
T_30 ;
    %wait E_0x600000f58cc0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002878990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x12569df10;
T_31 ;
    %wait E_0x600000f58d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600002879050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x12569df10;
T_32 ;
    %wait E_0x600000f58cc0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002878990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x12569e080;
T_33 ;
    %wait E_0x600000f58d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600002879050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x12569e080;
T_34 ;
    %wait E_0x600000f58cc0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002878990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x12569e1f0;
T_35 ;
    %wait E_0x600000f58d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600002879050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x12569e1f0;
T_36 ;
    %wait E_0x600000f58cc0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002878990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x12569e360;
T_37 ;
    %wait E_0x600000f58d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600002879050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x12569e360;
T_38 ;
    %wait E_0x600000f58cc0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002878990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x12569e4d0;
T_39 ;
    %wait E_0x600000f58d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600002879050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x12569e4d0;
T_40 ;
    %wait E_0x600000f58cc0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002878990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x12569e640;
T_41 ;
    %wait E_0x600000f58d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600002879050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x12569e640;
T_42 ;
    %wait E_0x600000f58cc0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002878990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x12569e7b0;
T_43 ;
    %wait E_0x600000f58d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600002879050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x12569e7b0;
T_44 ;
    %wait E_0x600000f58cc0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002878990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x12569e920;
T_45 ;
    %wait E_0x600000f58d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600002879050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x12569e920;
T_46 ;
    %wait E_0x600000f58cc0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002878990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x12569ea90;
T_47 ;
    %wait E_0x600000f58d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600002879050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x12569ea90;
T_48 ;
    %wait E_0x600000f58cc0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002878990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x12569ec00;
T_49 ;
    %wait E_0x600000f58d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600002879050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x12569ec00;
T_50 ;
    %wait E_0x600000f58cc0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002878990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x12569ed70;
T_51 ;
    %wait E_0x600000f58d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600002879050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x12569ed70;
T_52 ;
    %wait E_0x600000f58cc0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002878990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x12569eee0;
T_53 ;
    %wait E_0x600000f58d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600002879050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x12569eee0;
T_54 ;
    %wait E_0x600000f58cc0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002878990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x12569f050;
T_55 ;
    %wait E_0x600000f58d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600002879050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x12569f050;
T_56 ;
    %wait E_0x600000f58cc0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002878990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x12569f1c0;
T_57 ;
    %wait E_0x600000f58d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600002879050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x12569f1c0;
T_58 ;
    %wait E_0x600000f58cc0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002878990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x12569f330;
T_59 ;
    %wait E_0x600000f58d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600002879050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002879290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x12569f330;
T_60 ;
    %wait E_0x600000f58cc0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002878990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x12569d920;
T_61 ;
    %wait E_0x600000f58c00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028790e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000028790e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000028790e0_0;
    %load/vec4a v0x600002879170, 4;
    %ix/getv/s 4, v0x6000028790e0_0;
    %store/vec4a v0x600002879560, 4, 0;
    %load/vec4 v0x6000028790e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028790e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002879c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600002879c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028790e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000028790e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002879c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600002879c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028790e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002879560, 4;
    %load/vec4 v0x600002879c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028790e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002879560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600002879c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028790e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002879560, 4;
    %load/vec4 v0x600002879c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028790e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002879560, 4;
    %add;
    %load/vec4 v0x600002879c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028790e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002879560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600002879c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028790e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002879560, 4;
    %load/vec4 v0x600002879c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028790e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002879560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600002879c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028790e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002879560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600002879c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028790e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002879560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600002879c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028790e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002879560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600002879c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028790e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002879560, 4;
    %load/vec4 v0x600002879c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028790e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002879560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600002879c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028790e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002879560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600002879c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028790e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002879560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600002879c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028790e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002879560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000028790e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028790e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600002879c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002879c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879560, 4;
    %store/vec4 v0x6000028794d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x12569d920;
T_62 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x6000028795f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002879cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002878c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002878f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002878900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002879b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028798c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002878ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002879dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002879ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000287a130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000287a2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002879050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000028793b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002878e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002879b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028798c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002878ea0_0, 0;
    %load/vec4 v0x600002879cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002879cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600002878cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600002878ab0_0;
    %assign/vec4 v0x600002878c60_0, 0;
    %load/vec4 v0x600002879d40_0;
    %assign/vec4 v0x600002879dd0_0, 0;
    %load/vec4 v0x600002879e60_0;
    %assign/vec4 v0x600002879ef0_0, 0;
    %load/vec4 v0x60000287a010_0;
    %assign/vec4 v0x60000287a130_0, 0;
    %load/vec4 v0x60000287a1c0_0;
    %assign/vec4 v0x60000287a2e0_0, 0;
    %load/vec4 v0x600002878fc0_0;
    %assign/vec4 v0x600002879050_0, 0;
    %load/vec4 v0x600002879320_0;
    %assign/vec4 v0x6000028793b0_0, 0;
    %load/vec4 v0x600002878d80_0;
    %assign/vec4 v0x600002878e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002879cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600002878e10_0;
    %assign/vec4 v0x600002878f30_0, 0;
    %load/vec4 v0x6000028793b0_0;
    %assign/vec4 v0x600002878900_0, 0;
    %load/vec4 v0x600002879dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002879cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028798c0_0, 0;
    %load/vec4 v0x6000028793b0_0;
    %assign/vec4 v0x600002879710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002879cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002879b90_0, 0;
    %load/vec4 v0x6000028793b0_0;
    %assign/vec4 v0x600002879710_0, 0;
    %load/vec4 v0x60000287a0a0_0;
    %assign/vec4 v0x600002879a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002879cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002879cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002879cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002879cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600002878990_0;
    %load/vec4 v0x600002879ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002879f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002879cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600002879950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600002879dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002879cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002879cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000028797a0_0;
    %load/vec4 v0x600002879ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002879f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002879cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000028794d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002879ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002879f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002879cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002878ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002879cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x1256ab0d0;
T_63 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x600002818cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002818b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002818bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002818360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002818c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000028183f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000028187e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002818ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002818630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000028186c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002818900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002818990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002818480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002818e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002819170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002819290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002818fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002827450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002827060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002827570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002827180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002827720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002827330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002827cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002827de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028206c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002827b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002818510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002819290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002818fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002818510_0, 0;
    %load/vec4 v0x600002819320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000028182d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000028193b0_0;
    %assign/vec4 v0x600002818b40_0, 0;
    %load/vec4 v0x6000028185a0_0;
    %assign/vec4 v0x600002818630_0, 0;
    %load/vec4 v0x600002818870_0;
    %assign/vec4 v0x600002818900_0, 0;
    %load/vec4 v0x600002818000_0;
    %assign/vec4 v0x600002818c60_0, 0;
    %load/vec4 v0x600002820630_0;
    %assign/vec4 v0x6000028183f0_0, 0;
    %load/vec4 v0x600002818750_0;
    %assign/vec4 v0x6000028187e0_0, 0;
    %load/vec4 v0x600002818a20_0;
    %assign/vec4 v0x600002818ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600002818630_0;
    %assign/vec4 v0x6000028186c0_0, 0;
    %load/vec4 v0x600002818900_0;
    %assign/vec4 v0x600002818990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002818bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002818360_0, 0;
    %load/vec4 v0x600002818b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000028186c0_0;
    %assign/vec4 v0x600002827060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002827180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002827330_0, 0;
    %load/vec4 v0x600002827210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600002827330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002827330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002827b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600002827ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600002827b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600002827960_0;
    %assign/vec4 v0x600002818480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002827b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600002818990_0;
    %assign/vec4 v0x600002818e10_0, 0;
    %load/vec4 v0x600002818480_0;
    %assign/vec4 v0x600002819170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002819290_0, 0;
    %load/vec4 v0x600002819050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600002818990_0;
    %assign/vec4 v0x600002818e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002818fc0_0, 0;
    %load/vec4 v0x600002819050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600002818ea0_0;
    %assign/vec4 v0x600002818480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000028186c0_0;
    %assign/vec4 v0x600002827450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002827570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002827720_0, 0;
    %load/vec4 v0x600002827600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600002827720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002827720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600002818480_0;
    %assign/vec4 v0x600002827cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002827de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028206c0_0, 0;
    %load/vec4 v0x600002827e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000028206c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028206c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002827de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000028278d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600002818360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002818360_0, 0;
    %load/vec4 v0x6000028186c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000028186c0_0, 0;
    %load/vec4 v0x600002818990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002818990_0, 0;
    %load/vec4 v0x6000028183f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002818360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600002818b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600002818bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002818bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002818360_0, 0;
    %load/vec4 v0x600002818c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002818bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600002818630_0;
    %load/vec4 v0x600002818bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000028187e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000028186c0_0, 0;
    %load/vec4 v0x600002818900_0;
    %load/vec4 v0x600002818bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002818ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002818990_0, 0;
    %load/vec4 v0x600002818b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002818510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002819320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x12566cde0;
T_64 ;
    %wait E_0x600000f58000;
    %load/vec4 v0x6000028050e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600002805050_0;
    %load/vec4 v0x600002804cf0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002804ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600002804fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600002804cf0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x600002804ea0, 4;
    %assign/vec4 v0x600002804f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x12566cde0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002804e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600002804e10_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002804e10_0;
    %store/vec4a v0x600002804ea0, 4, 0;
    %load/vec4 v0x600002804e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002804e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x12566d0c0;
T_66 ;
    %wait E_0x600000f58000;
    %load/vec4 v0x6000028055f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600002805560_0;
    %load/vec4 v0x600002805200_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000028053b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000028054d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600002805200_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x6000028053b0, 4;
    %assign/vec4 v0x600002805440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x12566d0c0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002805320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600002805320_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002805320_0;
    %store/vec4a v0x6000028053b0, 4, 0;
    %load/vec4 v0x600002805320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002805320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x1256a3240;
T_68 ;
    %wait E_0x600000f58000;
    %load/vec4 v0x600002805b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600002805a70_0;
    %load/vec4 v0x600002805710_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000028058c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000028059e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600002805710_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x6000028058c0, 4;
    %assign/vec4 v0x600002805950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x1256a3240;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002805830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600002805830_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002805830_0;
    %store/vec4a v0x6000028058c0, 4, 0;
    %load/vec4 v0x600002805830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002805830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x12569d2d0;
T_70 ;
    %wait E_0x600000f58000;
    %load/vec4 v0x600002806010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600002805f80_0;
    %load/vec4 v0x600002805c20_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002805dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600002805ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600002805c20_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x600002805dd0, 4;
    %assign/vec4 v0x600002805e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x12569d2d0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002805d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600002805d40_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002805d40_0;
    %store/vec4a v0x600002805dd0, 4, 0;
    %load/vec4 v0x600002805d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002805d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x12566bbc0;
T_72 ;
    %wait E_0x600000f67f00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028062e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000028062e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600002807960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000028066d0_0;
    %pad/u 32;
    %load/vec4 v0x6000028062e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002807c30_0, 4, 1;
    %load/vec4 v0x600002807450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600002806520_0;
    %pad/u 32;
    %load/vec4 v0x6000028062e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002807b10_0, 4, 1;
    %load/vec4 v0x600002807720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600002806640_0;
    %pad/u 32;
    %load/vec4 v0x6000028062e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002807ba0_0, 4, 1;
    %load/vec4 v0x6000028781b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600002878000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600002806910_0;
    %pad/u 32;
    %load/vec4 v0x6000028062e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002807cc0_0, 4, 1;
    %load/vec4 v0x600002806f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600002806d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600002806400_0;
    %pad/u 32;
    %load/vec4 v0x6000028062e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002807a80_0, 4, 1;
    %load/vec4 v0x6000028062e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028062e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x12566bbc0;
T_73 ;
    %wait E_0x600000f67ec0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028062e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000028062e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600002807c30_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002807180_0, 4, 1;
    %load/vec4 v0x600002807b10_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600002807c30_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002807060_0, 4, 1;
    %load/vec4 v0x600002807ba0_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600002807c30_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600002807b10_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x6000028070f0_0, 4, 1;
    %load/vec4 v0x600002807cc0_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600002807c30_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600002807b10_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600002807ba0_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002807210_0, 4, 1;
    %load/vec4 v0x600002807a80_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600002807c30_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600002807b10_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600002807ba0_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600002807cc0_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002806fd0_0, 4, 1;
    %load/vec4 v0x600002807180_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000028783f0_0;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4a v0x600002806370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4a v0x600002806a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002806ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002806880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600002807060_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000028782d0_0;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4a v0x600002806370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4a v0x600002806a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002806ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002806880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000028070f0_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600002878360_0;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4a v0x600002806370, 4, 0;
    %load/vec4 v0x600002807690_0;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4a v0x600002806a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002806ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002806880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600002807210_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600002878480_0;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4a v0x600002806370, 4, 0;
    %load/vec4 v0x600002878120_0;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4a v0x600002806a30, 4, 0;
    %load/vec4 v0x6000028781b0_0;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002806ac0_0, 4, 1;
    %load/vec4 v0x600002878000_0;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002806880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600002806fd0_0;
    %load/vec4 v0x6000028062e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600002878240_0;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4a v0x600002806370, 4, 0;
    %load/vec4 v0x600002806eb0_0;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4a v0x600002806a30, 4, 0;
    %load/vec4 v0x600002806f40_0;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002806ac0_0, 4, 1;
    %load/vec4 v0x600002806d90_0;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002806880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4a v0x600002806370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4a v0x600002806a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002806ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000028062e0_0;
    %store/vec4 v0x600002806880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000028062e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028062e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x12566bbc0;
T_74 ;
    %wait E_0x600000f58000;
    %load/vec4 v0x6000028066d0_0;
    %assign/vec4 v0x600002806760_0, 0;
    %load/vec4 v0x600002806520_0;
    %assign/vec4 v0x6000028065b0_0, 0;
    %load/vec4 v0x600002806910_0;
    %assign/vec4 v0x6000028069a0_0, 0;
    %load/vec4 v0x600002806400_0;
    %assign/vec4 v0x600002806490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x12566bbc0;
T_75 ;
    %wait E_0x600000f67e40;
    %load/vec4 v0x600002806760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000028067f0, 4;
    %store/vec4 v0x6000028078d0_0, 0, 256;
    %load/vec4 v0x6000028065b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000028067f0, 4;
    %store/vec4 v0x6000028073c0_0, 0, 256;
    %load/vec4 v0x6000028069a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000028067f0, 4;
    %store/vec4 v0x600002807f00_0, 0, 256;
    %load/vec4 v0x600002806490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000028067f0, 4;
    %store/vec4 v0x600002806d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x12569ced0;
T_76 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x60000287e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000287c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000287c3f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x60000287c6c0_0;
    %assign/vec4 v0x60000287c3f0_0, 0;
    %load/vec4 v0x60000287c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x60000287c5a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x60000287c2d0, 4;
    %assign/vec4 v0x60000287c360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x12569ced0;
T_77 ;
    %wait E_0x600000f58000;
    %load/vec4 v0x60000287dd40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x60000287dcb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x60000287dc20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x60000287db90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x60000287db00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000287c2d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x12569ced0;
T_78 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x60000287e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000287ebe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000287eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000287b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000287b180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000287d680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000287b060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x60000287d710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000287ebe0_0, 0;
    %load/vec4 v0x60000287ce10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000287eb50_0, 0;
    %load/vec4 v0x60000287d710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000287b0f0_0, 0;
    %load/vec4 v0x60000287b0f0_0;
    %assign/vec4 v0x60000287b180_0, 0;
    %load/vec4 v0x60000287d5f0_0;
    %assign/vec4 v0x60000287d680_0, 0;
    %load/vec4 v0x60000287cab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x60000287b060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x12569ced0;
T_79 ;
    %wait E_0x600000f65180;
    %load/vec4 v0x60000287e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000287d710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000287cea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000287d3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000287ce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000287d5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000287d440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000287cf30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000287d5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000287cf30_0, 0;
    %load/vec4 v0x60000287e370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x60000287d200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x60000287d710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x60000287d710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x60000287d3b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000287d3b0_0, 0;
T_79.2 ;
    %load/vec4 v0x60000287d710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000287d440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000287d3b0_0, 0;
    %load/vec4 v0x60000287c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000287d440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000287ce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000287d710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x60000287d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x60000287ce10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60000287ce10_0, 0;
    %load/vec4 v0x60000287ce10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000287d5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000287cea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000287d710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x60000287cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x60000287cea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000287cea0_0, 0;
T_79.19 ;
    %load/vec4 v0x60000287e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000287d710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x60000287d3b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000287d710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000287cf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000287d710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x1256accd0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000287f720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000287fe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002870240_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000028702d0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000287f840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000287ff00_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000287f9f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000287f960_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000287fba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000287fa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000287fd50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000287efd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000287ed90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000287f600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000287f210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000287f450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000287f330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000287f180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000287f2a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x1256accd0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x60000287f720_0;
    %inv;
    %store/vec4 v0x60000287f720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x1256accd0;
T_82 ;
    %vpi_call/w 3 85 "$display", "\000" {0 0 0};
    %vpi_call/w 3 86 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 87 "$display", "\342\225\221               LeNet-5 Simplified Model Test                  \342\225\221" {0 0 0};
    %vpi_call/w 3 88 "$display", "\342\225\221    Input(4\303\2274) \342\206\222 Conv1 \342\206\222 ReLU \342\206\222 Pool \342\206\222 FC \342\206\222 Output(2)        \342\225\221" {0 0 0};
    %vpi_call/w 3 89 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 90 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000287f7b0_0, 0, 32;
    %vpi_call/w 3 105 "$display", "[SETUP] Initializing LeNet-5 data..." {0 0 0};
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002804ea0, 4, 0;
    %pushi/vec4 134678021, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028053b0, 4, 0;
    %pushi/vec4 202050057, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028058c0, 4, 0;
    %pushi/vec4 269422093, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002805dd0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002804ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028053b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028058c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002805dd0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002804ea0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028053b0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028058c0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002805dd0, 4, 0;
    %vpi_call/w 3 129 "$display", "  Input: 4\303\2274 image [1..16]" {0 0 0};
    %vpi_call/w 3 130 "$display", "  Conv1 weights: identity matrix" {0 0 0};
    %vpi_call/w 3 131 "$display", "  FC weights: all-ones (sum)" {0 0 0};
    %vpi_call/w 3 137 "$display", "\000" {0 0 0};
    %vpi_call/w 3 138 "$display", "[SETUP] Loading LeNet program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147491840, 0, 52;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 0, 0, 3;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 2214723584, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 2353008640, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 2155884544, 0, 39;
    %concati/vec4 3221307392, 0, 35;
    %concati/vec4 2147516416, 0, 35;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 2349072384, 0, 38;
    %concati/vec4 3221225472, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 2214993920, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 2353016832, 0, 38;
    %concati/vec4 3758096384, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x60000287f8d0_0;
    %store/vec4a v0x60000287c2d0, 4, 0;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 170 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 171 "$display", "  Flow: Input \342\206\222 Conv1(identity) \342\206\222 ReLU \342\206\222 FC(sum) \342\206\222 ReLU \342\206\222 Output" {0 0 0};
    %vpi_call/w 3 176 "$display", "\000" {0 0 0};
    %vpi_call/w 3 177 "$display", "[EXEC] Running LeNet-5..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000287fe70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000287fe70_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600000f647c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002870240_0, 0, 1;
    %wait E_0x600000f58000;
    %wait E_0x600000f58000;
    %wait E_0x600000f647c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002870240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x60000287f8d0_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600000f58000;
    %load/vec4 v0x600002870120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 191 "$display", "  Completed in %0d cycles", v0x60000287f8d0_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x60000287f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f8d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x60000287f8d0_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 197 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x60000287f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f7b0_0, 0, 32;
T_82.4 ;
    %delay 100000, 0;
    %vpi_call/w 3 206 "$display", "\000" {0 0 0};
    %vpi_call/w 3 207 "$display", "[VERIFY] Checking layer outputs..." {0 0 0};
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002804ea0, 4;
    %parti/s 32, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002804ea0, 4;
    %parti/s 32, 32, 7;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002804ea0, 4;
    %parti/s 32, 64, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002804ea0, 4;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 210 "$display", "  Conv1 output (row 0): %d, %d, %d, %d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002804ea0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x600002870360_0, 0, 32;
    %load/vec4 v0x600002870360_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_82.6, 4;
    %vpi_call/w 3 219 "$display", "  PASS: Conv1[0,0] = 1 (identity convolution)" {0 0 0};
    %jmp T_82.7;
T_82.6 ;
    %vpi_call/w 3 221 "$display", "  FAIL: Conv1[0,0] = %0d (expected 1)", v0x600002870360_0 {0 0 0};
    %load/vec4 v0x60000287f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f7b0_0, 0, 32;
T_82.7 ;
    %vpi_call/w 3 226 "$display", "\000" {0 0 0};
    %vpi_call/w 3 227 "$display", "  After ReLU (VPU V1):" {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879f80, 4;
    %parti/s 16, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879f80, 4;
    %parti/s 16, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879f80, 4;
    %parti/s 16, 32, 7;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879f80, 4;
    %parti/s 16, 48, 7;
    %vpi_call/w 3 228 "$display", "    V1[0:3] = %d, %d, %d, %d", S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %vpi_call/w 3 237 "$display", "\000" {0 0 0};
    %vpi_call/w 3 238 "$display", "  FC output (should be sums):" {0 0 0};
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002804ea0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x600002870360_0, 0, 32;
    %vpi_call/w 3 240 "$display", "    FC[0,0] = %0d (sum of row)", v0x600002870360_0 {0 0 0};
    %vpi_call/w 3 243 "$display", "\000" {0 0 0};
    %vpi_call/w 3 244 "$display", "  Final output (after FC + ReLU):" {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879f80, 4;
    %parti/s 16, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879f80, 4;
    %parti/s 16, 16, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879f80, 4;
    %parti/s 16, 32, 7;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879f80, 4;
    %parti/s 16, 48, 7;
    %vpi_call/w 3 245 "$display", "    VPU V3[0:3] = %d, %d, %d, %d", S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002879f80, 4;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_82.8, 5;
    %vpi_call/w 3 253 "$display", "  PASS: Network produced positive output" {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 255 "$display", "  FAIL: Network output is zero or negative" {0 0 0};
    %load/vec4 v0x60000287f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000287f7b0_0, 0, 32;
T_82.9 ;
    %vpi_call/w 3 262 "$display", "\000" {0 0 0};
    %vpi_call/w 3 263 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 264 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 265 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x60000287f7b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.10, 4;
    %vpi_call/w 3 267 "$display", "\342\225\221   PASSED: LeNet-5 simplified model                         \342\225\221" {0 0 0};
    %vpi_call/w 3 268 "$display", "\342\225\221   Verified: Conv \342\206\222 ReLU \342\206\222 FC \342\206\222 ReLU pipeline               \342\225\221" {0 0 0};
    %vpi_call/w 3 269 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 270 "$display", ">>> LENET-5 TEST PASSED! <<<" {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call/w 3 272 "$display", "\342\225\221   FAILED: %0d errors                                        \342\225\221", v0x60000287f7b0_0 {0 0 0};
    %vpi_call/w 3 273 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 274 "$display", ">>> LENET-5 TEST FAILED <<<" {0 0 0};
T_82.11 ;
    %delay 100000, 0;
    %vpi_call/w 3 278 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x1256accd0;
T_83 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 283 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 284 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_lenet5.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
