cell { name: "TxClkEnReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxItvlLenCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoRdAddr[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxItvlLenCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U0_PRBSGen/PRBSSft[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataLenCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxItvlLenCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxItvlLenCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "PrbsErrCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DbgTxData[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DbgMiiTxData[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[24]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "TxItvlLenCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxItvlLenCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxItvlLenCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxItvlLenCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[512][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U0_PRBSGen/PRBSSft[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "PrbsRightReg~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/WrAddrSync~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[0]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DegTxClkCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DbgMiiTxEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "Mcst2MII_TxMcstData[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/data_from_biu[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxItvlLenCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxItvlLenCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxItvlLenCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxItvlLenCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxItvlLenCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxItvlLenCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxItvlLenCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxClkReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U0_PRBSGen/PRBSSft[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U0_PRBSGen/PRBSSft[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U0_PRBSGen/PRBSSft[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/col_addr[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[18]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "LedFlashCnt[22]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoWrAddr[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/InMiiDataEnReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/dffrs_188/LpMiiTxEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoWrData[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "LedFlashCntA[16]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "LedFlashCntA[20]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DbgTxData[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DbgMiiTxData[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/LedCntRst~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/opcode[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/data_from_biu[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/CtrlMiiLoop~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/bit_count[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_resetn_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataLenCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[256][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pattern[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "LedFlashCnt[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/internal_register_select[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[16]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[20]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[24]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoWrSftReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/dffrs_188/LpMiiTxData[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp4~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/InMiiDataEnReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/dffrs_188/LpMiiTxData[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoWrData[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_FrontMcstDecRom/U2_McstDecode" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "LedFlashCntA[18]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[22]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DbgTxData[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxClkEnReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/internal_reg_r0[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/dffrs_160/edb_top_inst/DPLLTest/vio_core_inst/probe_out_sync[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/commit_sync2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/opcode[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/module_state[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/word_count[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/DPLLTest/vio_core_inst/probe_in_mux_out[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pattern[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[64][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[70]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[128][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/TxDataSft[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[384][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/internal_register_select[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxDataSft[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[192][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/internal_register_select[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/internal_register_select[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[17]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_imdt_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[19]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[21]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[23]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp4~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[25]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoWrAddr[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoWrAddr[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoWrEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoRdAddr[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoDataBuff[33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoWrData[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoRdAddr[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/dffrs_188/LpMiiTxData[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/dffrs_188/LpMiiTxData[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoWrData[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_LoopBuff/FifoWrData[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[17]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[19]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[21]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[23]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCntA[25]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DbgTxData[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DegTxClkCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DbgMiiTxData[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "Mcst2MII_TxMcstData[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/opcode[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/module_state[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[512][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/hold_probe_in~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/clear_int~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/commit_sync1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/address_counter[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/opcode[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/module_state[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/module_state[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/data_in_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/internal_register_select[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/dffrs_160/edb_top_inst/DPLLTest/vio_core_inst/probe_out_sync[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp3~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/DPLLTest/vio_core_inst/probe_in_mux_out[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataLenCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_run_trig~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_run_trig_imdt~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/opcode[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/word_count[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/module_state[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_resetn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[78]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[192][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataLenCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[320][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[17]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[448][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzDataInReg~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxData[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxData[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxClkReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[23]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/data_in_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp4~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U1_PRBSGen/PRBSSft[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/internal_register_select[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/internal_register_select[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/internal_register_select[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp6~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/data_in_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[320][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp6~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/data_in_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[384][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxRight[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/module_state[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp5~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/module_state[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp4~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/word_count[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp5~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/word_count[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/word_count[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/word_count[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/bit_count[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/bit_count[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/opcode[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/biu_ready~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/internal_register_select[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[20]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[256][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[256][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[64]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[66]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[68]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[72]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[74]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[76]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[80]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataLenCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataLenCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U0_PRBSGen/PRBSSft[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataLenCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataLenCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataLenCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataLenCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/TxDataAva~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/TxDataSft[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrSftReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/WrAddrSync~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/InMiiDataEnReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxDataEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzDataEnReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxNrzDAvaReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxDataSft[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxData[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxByteGen~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/MiiRxCEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosAdj[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/RxNrzDAva[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosAdj[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "PrbsErrCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "PrbsErrCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxDataSft[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxNrzDAvaReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[23]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[17]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[21]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp6~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[71]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp5~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U1_PRBSGen/PRBSSft[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxError[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/internal_register_select[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/internal_register_select[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/internal_register_select[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff2q~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p3~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U1_PRBSGen/PRBSSft[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_p2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U1_PRBSGen/PRBSSft[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp3~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp4~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp5~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[320][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U1_PRBSGen/PRBSSft[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U1_PRBSGen/PRBSSft[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U1_PRBSGen/PRBSSft[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U1_PRBSGen/PrbsDataOut[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U2_PRBSGen/PRBSSft[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U2_PRBSGen/PRBSSft[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U2_PRBSGen/PRBSSft[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp6~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U2_PRBSGen/PRBSSft[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp3~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U2_PRBSGen/PRBSSft[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[384][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U2_PRBSGen/PRBSSft[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U2_PRBSGen/PRBSSft[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U2_PRBSGen/PRBSSft[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U2_PRBSGen/PrbsDataOut[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U3_PRBSGen/PRBSSft[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp5[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U3_PRBSGen/PRBSSft[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[64][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U3_PRBSGen/PRBSSft[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[386][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U3_PRBSGen/PRBSSft[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp6[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[64][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U3_PRBSGen/PRBSSft[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[448][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[448][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "U1_PRBSGen/U3_PRBSGen/PRBSSft[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U3_PRBSGen/PRBSSft[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_RearMcstDecRom/U2_McstDecode" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U3_PRBSGen/PRBSSft[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[385][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxError[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U3_PRBSGen/PrbsDataOut[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/TxClkEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/TxByteGen[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/TxByteClkReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/module_state[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/TxByteClkReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[450][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp5~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/data_in_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[512][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/TxByteGen[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp3~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/TxByteGen[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[322][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/PrbsRight~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[66][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[513][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/PrbsError~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[128][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[128][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_imdt_p2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[514][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/word_count[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/data_out_shift_reg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[321][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxError[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/word_count[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/word_count[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp3~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp6~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxRight[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/trigger_unit_inst/edb_top_inst/Mcst2MII/tu_trigger~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/word_count[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/word_count[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/opcode[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/word_count[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/word_count[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/word_count[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/word_count[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/word_count[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/bit_count[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/bit_count[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/bit_count[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/opcode[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[65][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxRight[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/internal_register_select[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_pos[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxRight[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U0_PRBSGen/PrbsDataOut[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxError[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[130][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/enable~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[129][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[192][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[22]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[21]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "DataContCnt[19]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[16]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[22]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U0_PRBSGen/PRBSSft[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LedFlashCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[65]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[67]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[69]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[73]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[75]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[77]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[79]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[81]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataLenCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataLenCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[20]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataLenCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[257][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataLenCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataLenCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDataLenCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/NrzDataIn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[18]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/TxDataSft[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_trig_mask[46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[16]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[24]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp6[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp4[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/InMiiDataEnReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrData[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzTxState[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxClkCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxNibbEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxClkEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[0]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/WrAddrSync~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkOutEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltError~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[0]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxDataSft[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/RxNrzDAva[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "PrbsErrCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxDataSft[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxClkCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxData[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/PosAdjDir~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/SmthClk~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrSftReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/InMiiDataEnReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/RxDataAva~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[18]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "DataContCnt[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/InMiiDataEnReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxDV~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[19]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[193][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp3[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "DataContCnt[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_Mcst2MII/U2_McstRx/LinkCnt[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp5[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[449][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff2q~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[194][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U0_PRBSGen/PRBSSft[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/register_conn[258][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/address_counter[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U1_PRBSGen/U1_PRBSGen/PRBSSft[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/Mcst2MII/la_stop_trig~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxItvlLenCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "LUT__10746" type: "efl" mode: "logic" }
cell { name: "LUT__10745" type: "efl" mode: "logic" }
cell { name: "LUT__10744" type: "efl" mode: "logic" }
cell { name: "LUT__10742" type: "efl" mode: "logic" }
cell { name: "LUT__10741" type: "efl" mode: "logic" }
cell { name: "LUT__10740" type: "efl" mode: "logic" }
cell { name: "LUT__10738" type: "efl" mode: "logic" }
cell { name: "LUT__10737" type: "efl" mode: "logic" }
cell { name: "LUT__10736" type: "efl" mode: "logic" }
cell { name: "LUT__10735" type: "efl" mode: "logic" }
cell { name: "LUT__10734" type: "efl" mode: "logic" }
cell { name: "LUT__10733" type: "efl" mode: "logic" }
cell { name: "LUT__10732" type: "efl" mode: "logic" }
cell { name: "LUT__10729" type: "efl" mode: "logic" }
cell { name: "LUT__10728" type: "efl" mode: "logic" }
cell { name: "LUT__10726" type: "efl" mode: "logic" }
cell { name: "LUT__10725" type: "efl" mode: "logic" }
cell { name: "LUT__10724" type: "efl" mode: "logic" }
cell { name: "LUT__10722" type: "efl" mode: "logic" }
cell { name: "LUT__10721" type: "efl" mode: "logic" }
cell { name: "LUT__10720" type: "efl" mode: "logic" }
cell { name: "LUT__10719" type: "efl" mode: "logic" }
cell { name: "LUT__10718" type: "efl" mode: "logic" }
cell { name: "LUT__10717" type: "efl" mode: "logic" }
cell { name: "LUT__10716" type: "efl" mode: "logic" }
cell { name: "LUT__10714" type: "efl" mode: "logic" }
cell { name: "LUT__10713" type: "efl" mode: "logic" }
cell { name: "LUT__10712" type: "efl" mode: "logic" }
cell { name: "LUT__10710" type: "efl" mode: "logic" }
cell { name: "LUT__10709" type: "efl" mode: "logic" }
cell { name: "LUT__10708" type: "efl" mode: "logic" }
cell { name: "LUT__10706" type: "efl" mode: "logic" }
cell { name: "LUT__10705" type: "efl" mode: "logic" }
cell { name: "LUT__10704" type: "efl" mode: "logic" }
cell { name: "LUT__10703" type: "efl" mode: "logic" }
cell { name: "LUT__10702" type: "efl" mode: "logic" }
cell { name: "LUT__10701" type: "efl" mode: "logic" }
cell { name: "LUT__10700" type: "efl" mode: "logic" }
cell { name: "LUT__10698" type: "efl" mode: "logic" }
cell { name: "LUT__10697" type: "efl" mode: "logic" }
cell { name: "LUT__10696" type: "efl" mode: "logic" }
cell { name: "LUT__10694" type: "efl" mode: "logic" }
cell { name: "LUT__10693" type: "efl" mode: "logic" }
cell { name: "LUT__10692" type: "efl" mode: "logic" }
cell { name: "LUT__10690" type: "efl" mode: "logic" }
cell { name: "LUT__10689" type: "efl" mode: "logic" }
cell { name: "LUT__10688" type: "efl" mode: "logic" }
cell { name: "LUT__10687" type: "efl" mode: "logic" }
cell { name: "LUT__10686" type: "efl" mode: "logic" }
cell { name: "LUT__10685" type: "efl" mode: "logic" }
cell { name: "LUT__10684" type: "efl" mode: "logic" }
cell { name: "LUT__10682" type: "efl" mode: "logic" }
cell { name: "LUT__10680" type: "efl" mode: "logic" }
cell { name: "LUT__10678" type: "efl" mode: "logic" }
cell { name: "LUT__10677" type: "efl" mode: "logic" }
cell { name: "LUT__10676" type: "efl" mode: "logic" }
cell { name: "LUT__10674" type: "efl" mode: "logic" }
cell { name: "LUT__10673" type: "efl" mode: "logic" }
cell { name: "LUT__10672" type: "efl" mode: "logic" }
cell { name: "LUT__10671" type: "efl" mode: "logic" }
cell { name: "LUT__10670" type: "efl" mode: "logic" }
cell { name: "LUT__10669" type: "efl" mode: "logic" }
cell { name: "LUT__10668" type: "efl" mode: "logic" }
cell { name: "LUT__10666" type: "efl" mode: "logic" }
cell { name: "LUT__10665" type: "efl" mode: "logic" }
cell { name: "LUT__10664" type: "efl" mode: "logic" }
cell { name: "LUT__10662" type: "efl" mode: "logic" }
cell { name: "LUT__10661" type: "efl" mode: "logic" }
cell { name: "LUT__10660" type: "efl" mode: "logic" }
cell { name: "LUT__10658" type: "efl" mode: "logic" }
cell { name: "LUT__10657" type: "efl" mode: "logic" }
cell { name: "LUT__10656" type: "efl" mode: "logic" }
cell { name: "LUT__10655" type: "efl" mode: "logic" }
cell { name: "LUT__10654" type: "efl" mode: "logic" }
cell { name: "LUT__10653" type: "efl" mode: "logic" }
cell { name: "LUT__10652" type: "efl" mode: "logic" }
cell { name: "LUT__10650" type: "efl" mode: "logic" }
cell { name: "LUT__10649" type: "efl" mode: "logic" }
cell { name: "LUT__10648" type: "efl" mode: "logic" }
cell { name: "LUT__10646" type: "efl" mode: "logic" }
cell { name: "LUT__10645" type: "efl" mode: "logic" }
cell { name: "LUT__10644" type: "efl" mode: "logic" }
cell { name: "LUT__10642" type: "efl" mode: "logic" }
cell { name: "LUT__10641" type: "efl" mode: "logic" }
cell { name: "LUT__10640" type: "efl" mode: "logic" }
cell { name: "LUT__10639" type: "efl" mode: "logic" }
cell { name: "LUT__10638" type: "efl" mode: "logic" }
cell { name: "LUT__10636" type: "efl" mode: "logic" }
cell { name: "LUT__10634" type: "efl" mode: "logic" }
cell { name: "LUT__10633" type: "efl" mode: "logic" }
cell { name: "LUT__10632" type: "efl" mode: "logic" }
cell { name: "LUT__10630" type: "efl" mode: "logic" }
cell { name: "LUT__10629" type: "efl" mode: "logic" }
cell { name: "LUT__10628" type: "efl" mode: "logic" }
cell { name: "LUT__10626" type: "efl" mode: "logic" }
cell { name: "LUT__10625" type: "efl" mode: "logic" }
cell { name: "LUT__10624" type: "efl" mode: "logic" }
cell { name: "LUT__10623" type: "efl" mode: "logic" }
cell { name: "LUT__10622" type: "efl" mode: "logic" }
cell { name: "LUT__10621" type: "efl" mode: "logic" }
cell { name: "LUT__10620" type: "efl" mode: "logic" }
cell { name: "LED[6]" type: "io" mode: "outpad" fixed {x: 160 y: 14 k: 2} }
cell { name: "LUT__10618" type: "efl" mode: "logic" }
cell { name: "LUT__10617" type: "efl" mode: "logic" }
cell { name: "LUT__10616" type: "efl" mode: "logic" }
cell { name: "LUT__10614" type: "efl" mode: "logic" }
cell { name: "LUT__10613" type: "efl" mode: "logic" }
cell { name: "LUT__10612" type: "efl" mode: "logic" }
cell { name: "LUT__10610" type: "efl" mode: "logic" }
cell { name: "LUT__10609" type: "efl" mode: "logic" }
cell { name: "LUT__10608" type: "efl" mode: "logic" }
cell { name: "LUT__10607" type: "efl" mode: "logic" }
cell { name: "LUT__10606" type: "efl" mode: "logic" }
cell { name: "LUT__10605" type: "efl" mode: "logic" }
cell { name: "LUT__10604" type: "efl" mode: "logic" }
cell { name: "LUT__10602" type: "efl" mode: "logic" }
cell { name: "LUT__10600" type: "efl" mode: "logic" }
cell { name: "LUT__10598" type: "efl" mode: "logic" }
cell { name: "LUT__10597" type: "efl" mode: "logic" }
cell { name: "LUT__10596" type: "efl" mode: "logic" }
cell { name: "LUT__10594" type: "efl" mode: "logic" }
cell { name: "LUT__10593" type: "efl" mode: "logic" }
cell { name: "LUT__10592" type: "efl" mode: "logic" }
cell { name: "LUT__10591" type: "efl" mode: "logic" }
cell { name: "LUT__10590" type: "efl" mode: "logic" }
cell { name: "LUT__10589" type: "efl" mode: "logic" }
cell { name: "LUT__10588" type: "efl" mode: "logic" }
cell { name: "LUT__10586" type: "efl" mode: "logic" }
cell { name: "LUT__10585" type: "efl" mode: "logic" }
cell { name: "LUT__10584" type: "efl" mode: "logic" }
cell { name: "LUT__10582" type: "efl" mode: "logic" }
cell { name: "LUT__10581" type: "efl" mode: "logic" }
cell { name: "LUT__10580" type: "efl" mode: "logic" }
cell { name: "LUT__10578" type: "efl" mode: "logic" }
cell { name: "LUT__10577" type: "efl" mode: "logic" }
cell { name: "LUT__10576" type: "efl" mode: "logic" }
cell { name: "LUT__10575" type: "efl" mode: "logic" }
cell { name: "LUT__10574" type: "efl" mode: "logic" }
cell { name: "LUT__10573" type: "efl" mode: "logic" }
cell { name: "LUT__10572" type: "efl" mode: "logic" }
cell { name: "LUT__10570" type: "efl" mode: "logic" }
cell { name: "LUT__10569" type: "efl" mode: "logic" }
cell { name: "LUT__10568" type: "efl" mode: "logic" }
cell { name: "LUT__10566" type: "efl" mode: "logic" }
cell { name: "LUT__10564" type: "efl" mode: "logic" }
cell { name: "LUT__10562" type: "efl" mode: "logic" }
cell { name: "LUT__10561" type: "efl" mode: "logic" }
cell { name: "LUT__10560" type: "efl" mode: "logic" }
cell { name: "LUT__10559" type: "efl" mode: "logic" }
cell { name: "LUT__10558" type: "efl" mode: "logic" }
cell { name: "LUT__10557" type: "efl" mode: "logic" }
cell { name: "LUT__10556" type: "efl" mode: "logic" }
cell { name: "LUT__10554" type: "efl" mode: "logic" }
cell { name: "LUT__10553" type: "efl" mode: "logic" }
cell { name: "LUT__10552" type: "efl" mode: "logic" }
cell { name: "LUT__10550" type: "efl" mode: "logic" }
cell { name: "LUT__10549" type: "efl" mode: "logic" }
cell { name: "LUT__10548" type: "efl" mode: "logic" }
cell { name: "LUT__10546" type: "efl" mode: "logic" }
cell { name: "LUT__10545" type: "efl" mode: "logic" }
cell { name: "LUT__10544" type: "efl" mode: "logic" }
cell { name: "LUT__10543" type: "efl" mode: "logic" }
cell { name: "LUT__10542" type: "efl" mode: "logic" }
cell { name: "LUT__10541" type: "efl" mode: "logic" }
cell { name: "LUT__10540" type: "efl" mode: "logic" }
cell { name: "LUT__10538" type: "efl" mode: "logic" }
cell { name: "LUT__10537" type: "efl" mode: "logic" }
cell { name: "LUT__10536" type: "efl" mode: "logic" }
cell { name: "LUT__10534" type: "efl" mode: "logic" }
cell { name: "LUT__10533" type: "efl" mode: "logic" }
cell { name: "LUT__10532" type: "efl" mode: "logic" }
cell { name: "LUT__10530" type: "efl" mode: "logic" }
cell { name: "LUT__10528" type: "efl" mode: "logic" }
cell { name: "LUT__10527" type: "efl" mode: "logic" }
cell { name: "LUT__10526" type: "efl" mode: "logic" }
cell { name: "LUT__10525" type: "efl" mode: "logic" }
cell { name: "LUT__10524" type: "efl" mode: "logic" }
cell { name: "LUT__10522" type: "efl" mode: "logic" }
cell { name: "LUT__10521" type: "efl" mode: "logic" }
cell { name: "LUT__10520" type: "efl" mode: "logic" }
cell { name: "LUT__10518" type: "efl" mode: "logic" }
cell { name: "LUT__10517" type: "efl" mode: "logic" }
cell { name: "LUT__10516" type: "efl" mode: "logic" }
cell { name: "LUT__10514" type: "efl" mode: "logic" }
cell { name: "LUT__10513" type: "efl" mode: "logic" }
cell { name: "LUT__10512" type: "efl" mode: "logic" }
cell { name: "LUT__10510" type: "efl" mode: "logic" }
cell { name: "LUT__10509" type: "efl" mode: "logic" }
cell { name: "LUT__10508" type: "efl" mode: "logic" }
cell { name: "LUT__10506" type: "efl" mode: "logic" }
cell { name: "LUT__10505" type: "efl" mode: "logic" }
cell { name: "LUT__10504" type: "efl" mode: "logic" }
cell { name: "LUT__10502" type: "efl" mode: "logic" }
cell { name: "LUT__10501" type: "efl" mode: "logic" }
cell { name: "LUT__10500" type: "efl" mode: "logic" }
cell { name: "LUT__10498" type: "efl" mode: "logic" }
cell { name: "LUT__10497" type: "efl" mode: "logic" }
cell { name: "LUT__10496" type: "efl" mode: "logic" }
cell { name: "LUT__10495" type: "efl" mode: "logic" }
cell { name: "LUT__10494" type: "efl" mode: "logic" }
cell { name: "LUT__10492" type: "efl" mode: "logic" }
cell { name: "LED[7]" type: "io" mode: "outpad" fixed {x: 160 y: 12 k: 0} }
cell { name: "TxMcstData[6]" type: "io" mode: "outpad" fixed {x: 48 y: 0 k: 0} }
cell { name: "LUT__10490" type: "efl" mode: "logic" }
cell { name: "LUT__10489" type: "efl" mode: "logic" }
cell { name: "LUT__10488" type: "efl" mode: "logic" }
cell { name: "LUT__10486" type: "efl" mode: "logic" }
cell { name: "LUT__10485" type: "efl" mode: "logic" }
cell { name: "LUT__10484" type: "efl" mode: "logic" }
cell { name: "LUT__10482" type: "efl" mode: "logic" }
cell { name: "LUT__10481" type: "efl" mode: "logic" }
cell { name: "LUT__10480" type: "efl" mode: "logic" }
cell { name: "LUT__10479" type: "efl" mode: "logic" }
cell { name: "LUT__10478" type: "efl" mode: "logic" }
cell { name: "LUT__10477" type: "efl" mode: "logic" }
cell { name: "LUT__10476" type: "efl" mode: "logic" }
cell { name: "LUT__10474" type: "efl" mode: "logic" }
cell { name: "LUT__10473" type: "efl" mode: "logic" }
cell { name: "LUT__10472" type: "efl" mode: "logic" }
cell { name: "LUT__10470" type: "efl" mode: "logic" }
cell { name: "LUT__10469" type: "efl" mode: "logic" }
cell { name: "LUT__10468" type: "efl" mode: "logic" }
cell { name: "LUT__10466" type: "efl" mode: "logic" }
cell { name: "LUT__10465" type: "efl" mode: "logic" }
cell { name: "LUT__10464" type: "efl" mode: "logic" }
cell { name: "LUT__10463" type: "efl" mode: "logic" }
cell { name: "LUT__10462" type: "efl" mode: "logic" }
cell { name: "LUT__10461" type: "efl" mode: "logic" }
cell { name: "LUT__10460" type: "efl" mode: "logic" }
cell { name: "LUT__10458" type: "efl" mode: "logic" }
cell { name: "LUT__10456" type: "efl" mode: "logic" }
cell { name: "LUT__10454" type: "efl" mode: "logic" }
cell { name: "LUT__10453" type: "efl" mode: "logic" }
cell { name: "LUT__10452" type: "efl" mode: "logic" }
cell { name: "LUT__10450" type: "efl" mode: "logic" }
cell { name: "LUT__10449" type: "efl" mode: "logic" }
cell { name: "LUT__10448" type: "efl" mode: "logic" }
cell { name: "LUT__10447" type: "efl" mode: "logic" }
cell { name: "LUT__10446" type: "efl" mode: "logic" }
cell { name: "LUT__10445" type: "efl" mode: "logic" }
cell { name: "LUT__10444" type: "efl" mode: "logic" }
cell { name: "LUT__10442" type: "efl" mode: "logic" }
cell { name: "LUT__10441" type: "efl" mode: "logic" }
cell { name: "LUT__10440" type: "efl" mode: "logic" }
cell { name: "LUT__10438" type: "efl" mode: "logic" }
cell { name: "LUT__10436" type: "efl" mode: "logic" }
cell { name: "LUT__10434" type: "efl" mode: "logic" }
cell { name: "LUT__10433" type: "efl" mode: "logic" }
cell { name: "LUT__10432" type: "efl" mode: "logic" }
cell { name: "LUT__10431" type: "efl" mode: "logic" }
cell { name: "LUT__10430" type: "efl" mode: "logic" }
cell { name: "LUT__10429" type: "efl" mode: "logic" }
cell { name: "LUT__10428" type: "efl" mode: "logic" }
cell { name: "LUT__10426" type: "efl" mode: "logic" }
cell { name: "LUT__10425" type: "efl" mode: "logic" }
cell { name: "LUT__10424" type: "efl" mode: "logic" }
cell { name: "LUT__10422" type: "efl" mode: "logic" }
cell { name: "LUT__10421" type: "efl" mode: "logic" }
cell { name: "LUT__10420" type: "efl" mode: "logic" }
cell { name: "LUT__10418" type: "efl" mode: "logic" }
cell { name: "LUT__10417" type: "efl" mode: "logic" }
cell { name: "LUT__10416" type: "efl" mode: "logic" }
cell { name: "LUT__10415" type: "efl" mode: "logic" }
cell { name: "LUT__10414" type: "efl" mode: "logic" }
cell { name: "LUT__10413" type: "efl" mode: "logic" }
cell { name: "LUT__10412" type: "efl" mode: "logic" }
cell { name: "LUT__10410" type: "efl" mode: "logic" }
cell { name: "LUT__10409" type: "efl" mode: "logic" }
cell { name: "LUT__10408" type: "efl" mode: "logic" }
cell { name: "LUT__10406" type: "efl" mode: "logic" }
cell { name: "LUT__10405" type: "efl" mode: "logic" }
cell { name: "LUT__10404" type: "efl" mode: "logic" }
cell { name: "LUT__10372" type: "efl" mode: "logic" }
cell { name: "LUT__10370" type: "efl" mode: "logic" }
cell { name: "LUT__10368" type: "efl" mode: "logic" }
cell { name: "LUT__10366" type: "efl" mode: "logic" }
cell { name: "LUT__10364" type: "efl" mode: "logic" }
cell { name: "LUT__10362" type: "efl" mode: "logic" }
cell { name: "LUT__10360" type: "efl" mode: "logic" }
cell { name: "LUT__10358" type: "efl" mode: "logic" }
cell { name: "LUT__10356" type: "efl" mode: "logic" }
cell { name: "LUT__10354" type: "efl" mode: "logic" }
cell { name: "RxMcstData[0]" type: "io" mode: "inpad" fixed {x: 115 y: 0 k: 1} }
cell { name: "LUT__10352" type: "efl" mode: "logic" }
cell { name: "LUT__10350" type: "efl" mode: "logic" }
cell { name: "LUT__10335" type: "efl" mode: "logic" }
cell { name: "LUT__10334" type: "efl" mode: "logic" }
cell { name: "LUT__10332" type: "efl" mode: "logic" }
cell { name: "LUT__10331" type: "efl" mode: "logic" }
cell { name: "LUT__10330" type: "efl" mode: "logic" }
cell { name: "LUT__10328" type: "efl" mode: "logic" }
cell { name: "LUT__10327" type: "efl" mode: "logic" }
cell { name: "LUT__10326" type: "efl" mode: "logic" }
cell { name: "LUT__10325" type: "efl" mode: "logic" }
cell { name: "LUT__10324" type: "efl" mode: "logic" }
cell { name: "LUT__10323" type: "efl" mode: "logic" }
cell { name: "LUT__10322" type: "efl" mode: "logic" }
cell { name: "LUT__10320" type: "efl" mode: "logic" }
cell { name: "LUT__10319" type: "efl" mode: "logic" }
cell { name: "LUT__10318" type: "efl" mode: "logic" }
cell { name: "LUT__10316" type: "efl" mode: "logic" }
cell { name: "LUT__10315" type: "efl" mode: "logic" }
cell { name: "LUT__10314" type: "efl" mode: "logic" }
cell { name: "LUT__10312" type: "efl" mode: "logic" }
cell { name: "LUT__10311" type: "efl" mode: "logic" }
cell { name: "LUT__10310" type: "efl" mode: "logic" }
cell { name: "LUT__10309" type: "efl" mode: "logic" }
cell { name: "LUT__10307" type: "efl" mode: "logic" }
cell { name: "LUT__10306" type: "efl" mode: "logic" }
cell { name: "LUT__10304" type: "efl" mode: "logic" }
cell { name: "LUT__10302" type: "efl" mode: "logic" }
cell { name: "LUT__10300" type: "efl" mode: "logic" }
cell { name: "LUT__10299" type: "efl" mode: "logic" }
cell { name: "LUT__10298" type: "efl" mode: "logic" }
cell { name: "LUT__10296" type: "efl" mode: "logic" }
cell { name: "LUT__10295" type: "efl" mode: "logic" }
cell { name: "LUT__10294" type: "efl" mode: "logic" }
cell { name: "LUT__10293" type: "efl" mode: "logic" }
cell { name: "LUT__10292" type: "efl" mode: "logic" }
cell { name: "LUT__10291" type: "efl" mode: "logic" }
cell { name: "LUT__10290" type: "efl" mode: "logic" }
cell { name: "LUT__10288" type: "efl" mode: "logic" }
cell { name: "LUT__10287" type: "efl" mode: "logic" }
cell { name: "LUT__10286" type: "efl" mode: "logic" }
cell { name: "LUT__10284" type: "efl" mode: "logic" }
cell { name: "LUT__10283" type: "efl" mode: "logic" }
cell { name: "LUT__10282" type: "efl" mode: "logic" }
cell { name: "LUT__10280" type: "efl" mode: "logic" }
cell { name: "LUT__10279" type: "efl" mode: "logic" }
cell { name: "LUT__10278" type: "efl" mode: "logic" }
cell { name: "LUT__10277" type: "efl" mode: "logic" }
cell { name: "LUT__10276" type: "efl" mode: "logic" }
cell { name: "LUT__10275" type: "efl" mode: "logic" }
cell { name: "LUT__10274" type: "efl" mode: "logic" }
cell { name: "LUT__10272" type: "efl" mode: "logic" }
cell { name: "LUT__10271" type: "efl" mode: "logic" }
cell { name: "LUT__10270" type: "efl" mode: "logic" }
cell { name: "LUT__10268" type: "efl" mode: "logic" }
cell { name: "LUT__10267" type: "efl" mode: "logic" }
cell { name: "LUT__10266" type: "efl" mode: "logic" }
cell { name: "LUT__10264" type: "efl" mode: "logic" }
cell { name: "LUT__10263" type: "efl" mode: "logic" }
cell { name: "LUT__10261" type: "efl" mode: "logic" }
cell { name: "LUT__10260" type: "efl" mode: "logic" }
cell { name: "LUT__10259" type: "efl" mode: "logic" }
cell { name: "LUT__10258" type: "efl" mode: "logic" }
cell { name: "LUT__10256" type: "efl" mode: "logic" }
cell { name: "LUT__10255" type: "efl" mode: "logic" }
cell { name: "LUT__10254" type: "efl" mode: "logic" }
cell { name: "LUT__10252" type: "efl" mode: "logic" }
cell { name: "LUT__10251" type: "efl" mode: "logic" }
cell { name: "LUT__10250" type: "efl" mode: "logic" }
cell { name: "LUT__10248" type: "efl" mode: "logic" }
cell { name: "LUT__10247" type: "efl" mode: "logic" }
cell { name: "LUT__10246" type: "efl" mode: "logic" }
cell { name: "LUT__10245" type: "efl" mode: "logic" }
cell { name: "LUT__10244" type: "efl" mode: "logic" }
cell { name: "LUT__10243" type: "efl" mode: "logic" }
cell { name: "LUT__10242" type: "efl" mode: "logic" }
cell { name: "LUT__10240" type: "efl" mode: "logic" }
cell { name: "LUT__10239" type: "efl" mode: "logic" }
cell { name: "LUT__10238" type: "efl" mode: "logic" }
cell { name: "LUT__10236" type: "efl" mode: "logic" }
cell { name: "LUT__10235" type: "efl" mode: "logic" }
cell { name: "LUT__10234" type: "efl" mode: "logic" }
cell { name: "LUT__10232" type: "efl" mode: "logic" }
cell { name: "LUT__10231" type: "efl" mode: "logic" }
cell { name: "LUT__10230" type: "efl" mode: "logic" }
cell { name: "LUT__10229" type: "efl" mode: "logic" }
cell { name: "LUT__10228" type: "efl" mode: "logic" }
cell { name: "LUT__10226" type: "efl" mode: "logic" }
cell { name: "RxMcstData[1]" type: "io" mode: "inpad" fixed {x: 115 y: 0 k: 3} }
cell { name: "TxMcstData[7]" type: "io" mode: "outpad" fixed {x: 49 y: 0 k: 0} }
cell { name: "jtag_inst1_UPDATE" type: "io" mode: "inpad" fixed {x: 0 y: 6 k: 1} }
cell { name: "LUT__10224" type: "efl" mode: "logic" }
cell { name: "LUT__10223" type: "efl" mode: "logic" }
cell { name: "LUT__10222" type: "efl" mode: "logic" }
cell { name: "LUT__10220" type: "efl" mode: "logic" }
cell { name: "LUT__10216" type: "efl" mode: "logic" }
cell { name: "LUT__10215" type: "efl" mode: "logic" }
cell { name: "LUT__10214" type: "efl" mode: "logic" }
cell { name: "LUT__10213" type: "efl" mode: "logic" }
cell { name: "LUT__10212" type: "efl" mode: "logic" }
cell { name: "LUT__10211" type: "efl" mode: "logic" }
cell { name: "LUT__10210" type: "efl" mode: "logic" }
cell { name: "LUT__10208" type: "efl" mode: "logic" }
cell { name: "LUT__10207" type: "efl" mode: "logic" }
cell { name: "LUT__10206" type: "efl" mode: "logic" }
cell { name: "LUT__10203" type: "efl" mode: "logic" }
cell { name: "LUT__10175" type: "efl" mode: "logic" }
cell { name: "LUT__10174" type: "efl" mode: "logic" }
cell { name: "LUT__10168" type: "efl" mode: "logic" }
cell { name: "LUT__10167" type: "efl" mode: "logic" }
cell { name: "LUT__10166" type: "efl" mode: "logic" }
cell { name: "LUT__10162" type: "efl" mode: "logic" }
cell { name: "LUT__10160" type: "efl" mode: "logic" }
cell { name: "LUT__10159" type: "efl" mode: "logic" }
cell { name: "LUT__10156" type: "efl" mode: "logic" }
cell { name: "LUT__10104" type: "efl" mode: "logic" }
cell { name: "LUT__10103" type: "efl" mode: "logic" }
cell { name: "LUT__10101" type: "efl" mode: "logic" }
cell { name: "LUT__10100" type: "efl" mode: "logic" }
cell { name: "LUT__10098" type: "efl" mode: "logic" }
cell { name: "LUT__10096" type: "efl" mode: "logic" }
cell { name: "LUT__10094" type: "efl" mode: "logic" }
cell { name: "LUT__10093" type: "efl" mode: "logic" }
cell { name: "LUT__10092" type: "efl" mode: "logic" }
cell { name: "LUT__10090" type: "efl" mode: "logic" }
cell { name: "LUT__10088" type: "efl" mode: "logic" }
cell { name: "LUT__10087" type: "efl" mode: "logic" }
cell { name: "LUT__10086" type: "efl" mode: "logic" }
cell { name: "LUT__10085" type: "efl" mode: "logic" }
cell { name: "LUT__10084" type: "efl" mode: "logic" }
cell { name: "LUT__10082" type: "efl" mode: "logic" }
cell { name: "LUT__10081" type: "efl" mode: "logic" }
cell { name: "LUT__10080" type: "efl" mode: "logic" }
cell { name: "LUT__10078" type: "efl" mode: "logic" }
cell { name: "LUT__10077" type: "efl" mode: "logic" }
cell { name: "LUT__10074" type: "efl" mode: "logic" }
cell { name: "LUT__10073" type: "efl" mode: "logic" }
cell { name: "LUT__10072" type: "efl" mode: "logic" }
cell { name: "LUT__10071" type: "efl" mode: "logic" }
cell { name: "LUT__10070" type: "efl" mode: "logic" }
cell { name: "LUT__10069" type: "efl" mode: "logic" }
cell { name: "LUT__10068" type: "efl" mode: "logic" }
cell { name: "RxMcstData[2]" type: "io" mode: "inpad" fixed {x: 116 y: 0 k: 1} }
cell { name: "LUT__10066" type: "efl" mode: "logic" }
cell { name: "LUT__10065" type: "efl" mode: "logic" }
cell { name: "LUT__10064" type: "efl" mode: "logic" }
cell { name: "LUT__10062" type: "efl" mode: "logic" }
cell { name: "LUT__10061" type: "efl" mode: "logic" }
cell { name: "LUT__10060" type: "efl" mode: "logic" }
cell { name: "LUT__10058" type: "efl" mode: "logic" }
cell { name: "LUT__10057" type: "efl" mode: "logic" }
cell { name: "LUT__10056" type: "efl" mode: "logic" }
cell { name: "LUT__10055" type: "efl" mode: "logic" }
cell { name: "LUT__10054" type: "efl" mode: "logic" }
cell { name: "LUT__10053" type: "efl" mode: "logic" }
cell { name: "LUT__10052" type: "efl" mode: "logic" }
cell { name: "LUT__10050" type: "efl" mode: "logic" }
cell { name: "LUT__10049" type: "efl" mode: "logic" }
cell { name: "LUT__10047" type: "efl" mode: "logic" }
cell { name: "LUT__10045" type: "efl" mode: "logic" }
cell { name: "LUT__10044" type: "efl" mode: "logic" }
cell { name: "LUT__10043" type: "efl" mode: "logic" }
cell { name: "LUT__10041" type: "efl" mode: "logic" }
cell { name: "LUT__10040" type: "efl" mode: "logic" }
cell { name: "LUT__10037" type: "efl" mode: "logic" }
cell { name: "LUT__10036" type: "efl" mode: "logic" }
cell { name: "LUT__10033" type: "efl" mode: "logic" }
cell { name: "LUT__10031" type: "efl" mode: "logic" }
cell { name: "LUT__10028" type: "efl" mode: "logic" }
cell { name: "LUT__10027" type: "efl" mode: "logic" }
cell { name: "LUT__10023" type: "efl" mode: "logic" }
cell { name: "LUT__10022" type: "efl" mode: "logic" }
cell { name: "LUT__10021" type: "efl" mode: "logic" }
cell { name: "LUT__10020" type: "efl" mode: "logic" }
cell { name: "LUT__10019" type: "efl" mode: "logic" }
cell { name: "LUT__10018" type: "efl" mode: "logic" }
cell { name: "LUT__10016" type: "efl" mode: "logic" }
cell { name: "LUT__10015" type: "efl" mode: "logic" }
cell { name: "LUT__10013" type: "efl" mode: "logic" }
cell { name: "LUT__10010" type: "efl" mode: "logic" }
cell { name: "LUT__10009" type: "efl" mode: "logic" }
cell { name: "LUT__10005" type: "efl" mode: "logic" }
cell { name: "LUT__9975" type: "efl" mode: "logic" }
cell { name: "LUT__9973" type: "efl" mode: "logic" }
cell { name: "LUT__9972" type: "efl" mode: "logic" }
cell { name: "LUT__9971" type: "efl" mode: "logic" }
cell { name: "LUT__9970" type: "efl" mode: "logic" }
cell { name: "LUT__9969" type: "efl" mode: "logic" }
cell { name: "LUT__9967" type: "efl" mode: "logic" }
cell { name: "LUT__9966" type: "efl" mode: "logic" }
cell { name: "LUT__9962" type: "efl" mode: "logic" }
cell { name: "LUT__9959" type: "efl" mode: "logic" }
cell { name: "LUT__9958" type: "efl" mode: "logic" }
cell { name: "LUT__9955" type: "efl" mode: "logic" }
cell { name: "LUT__9954" type: "efl" mode: "logic" }
cell { name: "LUT__9953" type: "efl" mode: "logic" }
cell { name: "RxMcstData[3]" type: "io" mode: "inpad" fixed {x: 117 y: 0 k: 3} }
cell { name: "PllLocked[0]" type: "io" mode: "inpad" fixed {x: 2 y: 243 k: 1} }
cell { name: "LUT__9923" type: "efl" mode: "logic" }
cell { name: "LUT__9921" type: "efl" mode: "logic" }
cell { name: "LUT__9920" type: "efl" mode: "logic" }
cell { name: "LUT__9919" type: "efl" mode: "logic" }
cell { name: "LUT__9917" type: "efl" mode: "logic" }
cell { name: "LUT__9916" type: "efl" mode: "logic" }
cell { name: "LUT__9915" type: "efl" mode: "logic" }
cell { name: "LUT__9908" type: "efl" mode: "logic" }
cell { name: "LUT__9907" type: "efl" mode: "logic" }
cell { name: "LUT__9906" type: "efl" mode: "logic" }
cell { name: "LUT__9904" type: "efl" mode: "logic" }
cell { name: "LUT__9903" type: "efl" mode: "logic" }
cell { name: "LUT__9901" type: "efl" mode: "logic" }
cell { name: "LUT__9900" type: "efl" mode: "logic" }
cell { name: "LUT__9873" type: "efl" mode: "logic" }
cell { name: "LUT__9871" type: "efl" mode: "logic" }
cell { name: "LUT__9869" type: "efl" mode: "logic" }
cell { name: "LUT__9868" type: "efl" mode: "logic" }
cell { name: "LUT__9867" type: "efl" mode: "logic" }
cell { name: "LUT__9865" type: "efl" mode: "logic" }
cell { name: "LUT__9864" type: "efl" mode: "logic" }
cell { name: "LUT__9859" type: "efl" mode: "logic" }
cell { name: "LUT__9858" type: "efl" mode: "logic" }
cell { name: "LUT__9857" type: "efl" mode: "logic" }
cell { name: "LUT__9854" type: "efl" mode: "logic" }
cell { name: "LUT__9852" type: "efl" mode: "logic" }
cell { name: "LUT__9824" type: "efl" mode: "logic" }
cell { name: "LUT__9822" type: "efl" mode: "logic" }
cell { name: "LUT__9821" type: "efl" mode: "logic" }
cell { name: "LUT__9819" type: "efl" mode: "logic" }
cell { name: "LUT__9818" type: "efl" mode: "logic" }
cell { name: "LUT__9817" type: "efl" mode: "logic" }
cell { name: "LUT__9815" type: "efl" mode: "logic" }
cell { name: "LUT__9808" type: "efl" mode: "logic" }
cell { name: "LUT__9807" type: "efl" mode: "logic" }
cell { name: "LUT__9806" type: "efl" mode: "logic" }
cell { name: "RxMcstData[4]" type: "io" mode: "inpad" fixed {x: 118 y: 0 k: 1} }
cell { name: "LUT__9802" type: "efl" mode: "logic" }
cell { name: "LUT__9801" type: "efl" mode: "logic" }
cell { name: "LUT__9788" type: "efl" mode: "logic" }
cell { name: "LUT__9787" type: "efl" mode: "logic" }
cell { name: "LUT__9780" type: "efl" mode: "logic" }
cell { name: "LUT__9779" type: "efl" mode: "logic" }
cell { name: "LUT__9774" type: "efl" mode: "logic" }
cell { name: "LUT__9773" type: "efl" mode: "logic" }
cell { name: "LUT__9769" type: "efl" mode: "logic" }
cell { name: "LUT__9768" type: "efl" mode: "logic" }
cell { name: "LUT__9767" type: "efl" mode: "logic" }
cell { name: "LUT__9749" type: "efl" mode: "logic" }
cell { name: "LUT__9748" type: "efl" mode: "logic" }
cell { name: "LUT__9747" type: "efl" mode: "logic" }
cell { name: "LUT__9746" type: "efl" mode: "logic" }
cell { name: "LUT__9745" type: "efl" mode: "logic" }
cell { name: "LUT__9744" type: "efl" mode: "logic" }
cell { name: "LUT__9743" type: "efl" mode: "logic" }
cell { name: "LUT__9742" type: "efl" mode: "logic" }
cell { name: "LUT__9741" type: "efl" mode: "logic" }
cell { name: "LUT__9740" type: "efl" mode: "logic" }
cell { name: "LUT__9738" type: "efl" mode: "logic" }
cell { name: "LUT__9736" type: "efl" mode: "logic" }
cell { name: "LUT__9735" type: "efl" mode: "logic" }
cell { name: "LUT__9734" type: "efl" mode: "logic" }
cell { name: "LUT__9731" type: "efl" mode: "logic" }
cell { name: "LUT__9778" type: "efl" mode: "logic" }
cell { name: "LUT__9730" type: "efl" mode: "logic" }
cell { name: "LUT__9729" type: "efl" mode: "logic" }
cell { name: "LUT__9728" type: "efl" mode: "logic" }
cell { name: "LUT__9727" type: "efl" mode: "logic" }
cell { name: "LUT__9786" type: "efl" mode: "logic" }
cell { name: "LUT__9726" type: "efl" mode: "logic" }
cell { name: "LUT__9725" type: "efl" mode: "logic" }
cell { name: "LUT__9724" type: "efl" mode: "logic" }
cell { name: "LUT__9723" type: "efl" mode: "logic" }
cell { name: "LUT__9722" type: "efl" mode: "logic" }
cell { name: "LUT__9721" type: "efl" mode: "logic" }
cell { name: "LUT__9720" type: "efl" mode: "logic" }
cell { name: "LUT__9719" type: "efl" mode: "logic" }
cell { name: "LUT__9718" type: "efl" mode: "logic" }
cell { name: "LUT__9717" type: "efl" mode: "logic" }
cell { name: "LUT__9716" type: "efl" mode: "logic" }
cell { name: "LUT__9715" type: "efl" mode: "logic" }
cell { name: "LUT__9803" type: "efl" mode: "logic" }
cell { name: "LUT__9714" type: "efl" mode: "logic" }
cell { name: "LUT__9713" type: "efl" mode: "logic" }
cell { name: "LUT__9712" type: "efl" mode: "logic" }
cell { name: "LUT__9711" type: "efl" mode: "logic" }
cell { name: "LUT__9710" type: "efl" mode: "logic" }
cell { name: "LUT__9709" type: "efl" mode: "logic" }
cell { name: "LUT__9708" type: "efl" mode: "logic" }
cell { name: "LUT__9707" type: "efl" mode: "logic" }
cell { name: "LUT__9706" type: "efl" mode: "logic" }
cell { name: "LUT__9705" type: "efl" mode: "logic" }
cell { name: "LUT__9704" type: "efl" mode: "logic" }
cell { name: "LUT__9703" type: "efl" mode: "logic" }
cell { name: "LUT__9816" type: "efl" mode: "logic" }
cell { name: "LUT__9702" type: "efl" mode: "logic" }
cell { name: "LUT__9701" type: "efl" mode: "logic" }
cell { name: "LUT__9700" type: "efl" mode: "logic" }
cell { name: "LUT__9699" type: "efl" mode: "logic" }
cell { name: "LUT__9820" type: "efl" mode: "logic" }
cell { name: "LUT__9698" type: "efl" mode: "logic" }
cell { name: "LUT__9697" type: "efl" mode: "logic" }
cell { name: "LUT__9696" type: "efl" mode: "logic" }
cell { name: "LUT__9695" type: "efl" mode: "logic" }
cell { name: "LUT__9694" type: "efl" mode: "logic" }
cell { name: "LUT__9693" type: "efl" mode: "logic" }
cell { name: "LUT__9692" type: "efl" mode: "logic" }
cell { name: "LUT__9691" type: "efl" mode: "logic" }
cell { name: "LUT__9690" type: "efl" mode: "logic" }
cell { name: "LUT__9689" type: "efl" mode: "logic" }
cell { name: "LUT__9688" type: "efl" mode: "logic" }
cell { name: "LUT__9687" type: "efl" mode: "logic" }
cell { name: "LUT__9686" type: "efl" mode: "logic" }
cell { name: "LUT__9685" type: "efl" mode: "logic" }
cell { name: "LUT__9684" type: "efl" mode: "logic" }
cell { name: "LUT__9683" type: "efl" mode: "logic" }
cell { name: "LUT__9682" type: "efl" mode: "logic" }
cell { name: "LUT__9681" type: "efl" mode: "logic" }
cell { name: "LUT__9680" type: "efl" mode: "logic" }
cell { name: "LUT__9679" type: "efl" mode: "logic" }
cell { name: "LUT__9678" type: "efl" mode: "logic" }
cell { name: "LUT__9677" type: "efl" mode: "logic" }
cell { name: "LUT__9676" type: "efl" mode: "logic" }
cell { name: "LUT__9675" type: "efl" mode: "logic" }
cell { name: "RxMcstData[5]" type: "io" mode: "inpad" fixed {x: 119 y: 0 k: 1} }
cell { name: "PllLocked[1]" type: "io" mode: "inpad" fixed {x: 3 y: 243 k: 3} }
cell { name: "jtag_inst1_TDI" type: "io" mode: "inpad" fixed {x: 0 y: 3 k: 1} }
cell { name: "jtag_inst1_SEL" type: "io" mode: "inpad" fixed {x: 0 y: 2 k: 1} }
cell { name: "LUT__9853" type: "efl" mode: "logic" }
cell { name: "LUT__9674" type: "efl" mode: "logic" }
cell { name: "LUT__9673" type: "efl" mode: "logic" }
cell { name: "LUT__9672" type: "efl" mode: "logic" }
cell { name: "LUT__9671" type: "efl" mode: "logic" }
cell { name: "LUT__9670" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/CLKBUF__0" type: "gbuf_block" mode: "gbuf_block" fixed {x: 159 y: 123 k: 0} }
cell { name: "U2_Mcst2MII/U1_McstTx/CLKBUF__0" type: "gbuf_block" mode: "gbuf_block" fixed {x: 159 y: 118 k: 0} }
cell { name: "U2_Mcst2MII/U1_McstTx/CLKBUF__1" type: "gbuf_block" mode: "gbuf_block" fixed {x: 1 y: 118 k: 0} }
cell { name: "LUT__9866" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/AUX_ADD_CI__U2_McstDecode/U1_McstDelimit/sub_7/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__9870" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/AUX_ADD_CI__U1_ClkSmooth/sub_9/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__9902" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "LUT__9910" type: "efl" mode: "logic" }
cell { name: "LUT__9914" type: "efl" mode: "logic" }
cell { name: "LUT__9918" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__9669" type: "efl" mode: "logic" }
cell { name: "LUT__9668" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1634" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1632" type: "efl" mode: "logic" }
cell { name: "LUT__9960" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1630" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1628" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1626" type: "efl" mode: "logic" }
cell { name: "LUT__9968" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1625" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1624" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1623" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1622" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1621" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1620" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1340" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1338" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1337" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1336" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1335" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1331" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1326" type: "efl" mode: "logic" }
cell { name: "RxMcstData[6]" type: "io" mode: "inpad" fixed {x: 117 y: 0 k: 1} }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1320" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1319" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1318" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1317" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1314" type: "efl" mode: "logic" }
cell { name: "LUT__10012" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1305" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1304" type: "efl" mode: "logic" }
cell { name: "LUT__10030" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1301" type: "efl" mode: "logic" }
cell { name: "LUT__10034" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1292" type: "efl" mode: "logic" }
cell { name: "LUT__10042" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1290" type: "efl" mode: "logic" }
cell { name: "LUT__10046" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1288" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1286" type: "efl" mode: "logic" }
cell { name: "LUT__10051" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1284" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1282" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1280" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1278" type: "efl" mode: "logic" }
cell { name: "LUT__10059" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1276" type: "efl" mode: "logic" }
cell { name: "LUT__10063" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1274" type: "efl" mode: "logic" }
cell { name: "LUT__10067" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1272" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1270" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1268" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1266" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1264" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1262" type: "efl" mode: "logic" }
cell { name: "LUT__10075" type: "efl" mode: "logic" }
cell { name: "LUT__10079" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1260" type: "efl" mode: "logic" }
cell { name: "LUT__10083" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1257" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1256" type: "efl" mode: "logic" }
cell { name: "LUT__10091" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1252" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1251" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1250" type: "efl" mode: "logic" }
cell { name: "LUT__10095" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1249" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1247" type: "efl" mode: "logic" }
cell { name: "LUT__10099" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1245" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1244" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1243" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1242" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1240" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1239" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1237" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1236" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1234" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1233" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1231" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1230" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1229" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1227" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1226" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1224" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1223" type: "efl" mode: "logic" }
cell { name: "LUT__10161" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1221" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1220" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1219" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1217" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1216" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1215" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1213" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1212" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1210" type: "efl" mode: "logic" }
cell { name: "LUT__10173" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1209" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1207" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1206" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1205" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1203" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1202" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1201" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1199" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1198" type: "efl" mode: "logic" }
cell { name: "RxMcstData[7]" type: "io" mode: "inpad" fixed {x: 119 y: 0 k: 3} }
cell { name: "RxMcstClk" type: "io" mode: "inpad" fixed {x: 160 y: 123 k: 1} }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1196" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1195" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1193" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1192" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1191" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1189" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1188" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1187" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1186" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1185" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1184" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1182" type: "efl" mode: "logic" }
cell { name: "LUT__10209" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1181" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1179" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1178" type: "efl" mode: "logic" }
cell { name: "LUT__10217" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1177" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1176" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1175" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1174" type: "efl" mode: "logic" }
cell { name: "LUT__10221" type: "efl" mode: "logic" }
cell { name: "LUT__10225" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1169" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1168" type: "efl" mode: "logic" }
cell { name: "LUT__10233" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1163" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1162" type: "efl" mode: "logic" }
cell { name: "LUT__10237" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1161" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1160" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1159" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1158" type: "efl" mode: "logic" }
cell { name: "LUT__10241" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1157" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1156" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1155" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1154" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1153" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1152" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1151" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U2_McstRx/LUT__1150" type: "efl" mode: "logic" }
cell { name: "LUT__10249" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U1_McstTx/LUT__280" type: "efl" mode: "logic" }
cell { name: "LUT__10253" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U1_McstTx/LUT__278" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U1_McstTx/LUT__276" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U1_McstTx/LUT__274" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U1_McstTx/LUT__272" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U1_McstTx/LUT__231" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U1_McstTx/LUT__224" type: "efl" mode: "logic" }
cell { name: "LUT__10265" type: "efl" mode: "logic" }
cell { name: "LUT__10269" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U1_McstTx/LUT__222" type: "efl" mode: "logic" }
cell { name: "LUT__10273" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U1_McstTx/LUT__221" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U1_McstTx/LUT__220" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U1_McstTx/LUT__219" type: "efl" mode: "logic" }
cell { name: "LUT__10281" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U1_McstTx/LUT__215" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U1_McstTx/LUT__213" type: "efl" mode: "logic" }
cell { name: "LUT__10285" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U1_McstTx/LUT__209" type: "efl" mode: "logic" }
cell { name: "add_24/i1" type: "eft" mode: "arithmetic" }
cell { name: "LUT__10289" type: "efl" mode: "logic" }
cell { name: "LUT__10297" type: "efl" mode: "logic" }
cell { name: "LUT__10301" type: "efl" mode: "logic" }
cell { name: "LUT__10305" type: "efl" mode: "logic" }
cell { name: "LUT__10313" type: "efl" mode: "logic" }
cell { name: "LUT__10317" type: "efl" mode: "logic" }
cell { name: "LUT__10321" type: "efl" mode: "logic" }
cell { name: "LUT__10329" type: "efl" mode: "logic" }
cell { name: "LUT__10333" type: "efl" mode: "logic" }
cell { name: "TxMcstData[0]" type: "io" mode: "outpad" fixed {x: 44 y: 0 k: 0} }
cell { name: "sub_6/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "sub_6/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "sub_6/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "sub_6/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "sub_6/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "sub_6/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "sub_6/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "sub_6/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "sub_6/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "sub_6/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "sub_6/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "sub_6/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "sub_6/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "sub_6/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "sub_6/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10407" type: "efl" mode: "logic" }
cell { name: "LUT__10411" type: "efl" mode: "logic" }
cell { name: "sub_8/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "sub_8/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "sub_8/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "sub_8/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "sub_8/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "sub_8/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "sub_8/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "sub_8/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10419" type: "efl" mode: "logic" }
cell { name: "sub_8/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "sub_8/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "sub_8/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "sub_8/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10423" type: "efl" mode: "logic" }
cell { name: "sub_8/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "sub_8/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "sub_8/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i3" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10427" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i4" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i5" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i6" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i7" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i8" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i9" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i10" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i11" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10435" type: "efl" mode: "logic" }
cell { name: "LUT__10439" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i12" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i13" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i14" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i15" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10443" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i16" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i17" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i18" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i19" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i20" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i21" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10451" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i22" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i23" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i24" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i25" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i26" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i27" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10455" type: "efl" mode: "logic" }
cell { name: "LUT__10459" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i3" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i4" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i5" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i6" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i7" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i8" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i9" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i10" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10467" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i11" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i12" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10471" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i13" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i14" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i15" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i16" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i17" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i18" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i19" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i20" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i21" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i22" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10483" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i23" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i24" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i25" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i26" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10487" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i27" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i3" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10491" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i4" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i5" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i6" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i7" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i8" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i9" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10499" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i10" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i11" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i12" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i13" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10503" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i14" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i15" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i16" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i17" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10507" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i18" type: "efl" mode: "arithmetic" }
cell { name: "RxMcstSClk" type: "io" mode: "inpad" fixed {x: 160 y: 121 k: 1} }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i19" type: "efl" mode: "arithmetic" }
cell { name: "LvdsTxClk" type: "io" mode: "inpad" fixed {x: 0 y: 120 k: 1} }
cell { name: "DPllRefClk" type: "io" mode: "inpad" fixed {x: 0 y: 119 k: 1} }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i20" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i21" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10515" type: "efl" mode: "logic" }
cell { name: "Clk50MIn" type: "io" mode: "inpad" fixed {x: 160 y: 124 k: 1} }
cell { name: "LUT__10519" type: "efl" mode: "logic" }
cell { name: "LUT__13591" type: "efl" mode: "logic" }
cell { name: "LUT__13590" type: "efl" mode: "logic" }
cell { name: "LUT__13588" type: "efl" mode: "logic" }
cell { name: "LUT__13586" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i22" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i23" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i24" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i25" type: "efl" mode: "arithmetic" }
cell { name: "TxMcstData[1]" type: "io" mode: "outpad" fixed {x: 45 y: 0 k: 0} }
cell { name: "TxMcstClk" type: "io" mode: "inpad" fixed {x: 160 y: 118 k: 1} }
cell { name: "jtag_inst1_TCK" type: "io" mode: "inpad" fixed {x: 0 y: 4 k: 1} }
cell { name: "LUT__10523" type: "efl" mode: "logic" }
cell { name: "LUT__10531" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i26" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10535" type: "efl" mode: "logic" }
cell { name: "LUT__13582" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i27" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13580" type: "efl" mode: "logic" }
cell { name: "LUT__10539" type: "efl" mode: "logic" }
cell { name: "LUT__13578" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i3" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i4" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i5" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13574" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i6" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13572" type: "efl" mode: "logic" }
cell { name: "LUT__13571" type: "efl" mode: "logic" }
cell { name: "LUT__13570" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i7" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i8" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10551" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i9" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13566" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i10" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10555" type: "efl" mode: "logic" }
cell { name: "LUT__13564" type: "efl" mode: "logic" }
cell { name: "LUT__13562" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i11" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i12" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13560" type: "efl" mode: "logic" }
cell { name: "LUT__13558" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i13" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10563" type: "efl" mode: "logic" }
cell { name: "LUT__13556" type: "efl" mode: "logic" }
cell { name: "LUT__13555" type: "efl" mode: "logic" }
cell { name: "LUT__13554" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i14" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i15" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i16" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10567" type: "efl" mode: "logic" }
cell { name: "LUT__10571" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i17" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13550" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i18" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13548" type: "efl" mode: "logic" }
cell { name: "LUT__13546" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i19" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i20" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10579" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i21" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13542" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i22" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13540" type: "efl" mode: "logic" }
cell { name: "LUT__13539" type: "efl" mode: "logic" }
cell { name: "LUT__13538" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i23" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i24" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10587" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i25" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13534" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i26" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13532" type: "efl" mode: "logic" }
cell { name: "LUT__10595" type: "efl" mode: "logic" }
cell { name: "LUT__13530" type: "efl" mode: "logic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i27" type: "efl" mode: "arithmetic" }
cell { name: "U4_LoopBuff/add_12/i3" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10599" type: "efl" mode: "logic" }
cell { name: "LUT__13528" type: "efl" mode: "logic" }
cell { name: "LUT__13527" type: "efl" mode: "logic" }
cell { name: "LUT__13526" type: "efl" mode: "logic" }
cell { name: "LUT__10603" type: "efl" mode: "logic" }
cell { name: "LUT__13524" type: "efl" mode: "logic" }
cell { name: "LUT__13522" type: "efl" mode: "logic" }
cell { name: "U4_LoopBuff/add_73/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i5" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10611" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10615" type: "efl" mode: "logic" }
cell { name: "LUT__13516" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13508" type: "efl" mode: "logic" }
cell { name: "LUT__13507" type: "efl" mode: "logic" }
cell { name: "LUT__13506" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10627" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10631" type: "efl" mode: "logic" }
cell { name: "LUT__13502" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13500" type: "efl" mode: "logic" }
cell { name: "LUT__10635" type: "efl" mode: "logic" }
cell { name: "LUT__13498" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13496" type: "efl" mode: "logic" }
cell { name: "LUT__13494" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13492" type: "efl" mode: "logic" }
cell { name: "LUT__10643" type: "efl" mode: "logic" }
cell { name: "LUT__13490" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10647" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_45/i2" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10651" type: "efl" mode: "logic" }
cell { name: "LUT__13486" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_45/i3" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13484" type: "efl" mode: "logic" }
cell { name: "LUT__13482" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_45/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_45/i5" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_45/i6" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10659" type: "efl" mode: "logic" }
cell { name: "AUX_ADD_CI__sub_8/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_45/i7" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__edb_top_inst/Mcst2MII/sub_59/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10663" type: "efl" mode: "logic" }
cell { name: "AUX_ADD_CI__edb_top_inst/debug_hub_inst/sub_28/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13479" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_45/i8" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_45/i9" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10667" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_45/i10" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13478" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_45/i11" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11656" type: "efl" mode: "logic" }
cell { name: "LUT__11654" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_45/i12" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i2" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10675" type: "efl" mode: "logic" }
cell { name: "LUT__11652" type: "efl" mode: "logic" }
cell { name: "LUT__10679" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i5" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i6" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10683" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i7" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10691" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i8" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10695" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i9" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i10" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i11" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11632" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i12" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11630" type: "efl" mode: "logic" }
cell { name: "LUT__11629" type: "efl" mode: "logic" }
cell { name: "LUT__11628" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i13" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i14" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10707" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i15" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11624" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i16" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10711" type: "efl" mode: "logic" }
cell { name: "LUT__11622" type: "efl" mode: "logic" }
cell { name: "LUT__11620" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i17" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i18" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10715" type: "efl" mode: "logic" }
cell { name: "LUT__11618" type: "efl" mode: "logic" }
cell { name: "LUT__11616" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i19" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11614" type: "efl" mode: "logic" }
cell { name: "LUT__11613" type: "efl" mode: "logic" }
cell { name: "LUT__11612" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i20" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i21" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i22" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10723" type: "efl" mode: "logic" }
cell { name: "LUT__10727" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i23" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i24" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10731" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i25" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i26" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i27" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_52/i3" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10739" type: "efl" mode: "logic" }
cell { name: "LUT__11598" type: "efl" mode: "logic" }
cell { name: "LUT__11597" type: "efl" mode: "logic" }
cell { name: "LUT__11596" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_52/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_52/i5" type: "efl" mode: "arithmetic" }
cell { name: "LUT__10743" type: "efl" mode: "logic" }
cell { name: "LUT__10747" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_52/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/sub_59/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/sub_59/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/sub_59/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11584" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/sub_59/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/sub_59/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/sub_59/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/sub_59/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/sub_59/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/sub_59/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11572" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/sub_59/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/sub_59/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/sub_59/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11568" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/sub_59/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11566" type: "efl" mode: "logic" }
cell { name: "LUT__11565" type: "efl" mode: "logic" }
cell { name: "LUT__11564" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/sub_59/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/sub_59/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i2" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11560" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i3" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11558" type: "efl" mode: "logic" }
cell { name: "LUT__11556" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i5" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11554" type: "efl" mode: "logic" }
cell { name: "LUT__11552" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i6" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11550" type: "efl" mode: "logic" }
cell { name: "LUT__11549" type: "efl" mode: "logic" }
cell { name: "LUT__11548" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i7" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i8" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i9" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i10" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11544" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i11" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11542" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i12" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i13" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i14" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11536" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i15" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11534" type: "efl" mode: "logic" }
cell { name: "LUT__11533" type: "efl" mode: "logic" }
cell { name: "LUT__11532" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i16" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i17" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11528" type: "efl" mode: "logic" }
cell { name: "LUT__11526" type: "efl" mode: "logic" }
cell { name: "LUT__11524" type: "efl" mode: "logic" }
cell { name: "LUT__11522" type: "efl" mode: "logic" }
cell { name: "LUT__11516" type: "efl" mode: "logic" }
cell { name: "GND" type: "efl" mode: "logic" }
cell { name: "TxMcstData[2]" type: "io" mode: "outpad" fixed {x: 45 y: 0 k: 2} }
cell { name: "LUT__11502" type: "efl" mode: "logic" }
cell { name: "LUT__11501" type: "efl" mode: "logic" }
cell { name: "LUT__11500" type: "efl" mode: "logic" }
cell { name: "LUT__11494" type: "efl" mode: "logic" }
cell { name: "LUT__11490" type: "efl" mode: "logic" }
cell { name: "LUT__11486" type: "efl" mode: "logic" }
cell { name: "LUT__11485" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i2" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i5" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11478" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i7" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i8" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i9" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i10" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i11" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i12" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11464" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/debug_hub_inst/sub_28/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11460" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/debug_hub_inst/sub_28/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/debug_hub_inst/sub_28/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11458" type: "efl" mode: "logic" }
cell { name: "LUT__11454" type: "efl" mode: "logic" }
cell { name: "LUT__11453" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/debug_hub_inst/sub_28/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/sub_59/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/Mcst2MII/add_52/i2" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11444" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/Mcst2MII/add_46/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i2" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11440" type: "eft" mode: "logic" }
cell { name: "edb_top_inst/DPLLTest/vio_core_inst/add_24/i2" type: "efl" mode: "arithmetic" }
cell { name: "U4_LoopBuff/add_73/i2" type: "efl" mode: "arithmetic" }
cell { name: "U4_LoopBuff/add_12/i2" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i2" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i2" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i2" type: "efl" mode: "arithmetic" }
cell { name: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i2" type: "efl" mode: "arithmetic" }
cell { name: "sub_8/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "sub_6/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__11410" type: "efl" mode: "logic" }
cell { name: "LUT__11409" type: "efl" mode: "logic" }
cell { name: "LUT__11404" type: "efl" mode: "logic" }
cell { name: "LUT__11401" type: "efl" mode: "logic" }
cell { name: "LUT__11398" type: "efl" mode: "logic" }
cell { name: "LUT__11396" type: "efl" mode: "logic" }
cell { name: "LUT__11394" type: "efl" mode: "logic" }
cell { name: "LUT__11392" type: "efl" mode: "logic" }
cell { name: "LUT__11391" type: "efl" mode: "logic" }
cell { name: "LUT__11390" type: "efl" mode: "logic" }
cell { name: "LUT__11389" type: "efl" mode: "logic" }
cell { name: "LUT__11388" type: "efl" mode: "logic" }
cell { name: "LED[0]" type: "io" mode: "outpad" fixed {x: 160 y: 184 k: 2} }
cell { name: "LUT__11386" type: "efl" mode: "logic" }
cell { name: "LUT__11385" type: "efl" mode: "logic" }
cell { name: "LUT__11384" type: "efl" mode: "logic" }
cell { name: "LUT__11382" type: "efl" mode: "logic" }
cell { name: "LUT__11380" type: "efl" mode: "logic" }
cell { name: "LUT__11378" type: "efl" mode: "logic" }
cell { name: "LUT__11377" type: "efl" mode: "logic" }
cell { name: "LUT__11376" type: "efl" mode: "logic" }
cell { name: "LUT__11375" type: "efl" mode: "logic" }
cell { name: "LUT__11374" type: "efl" mode: "logic" }
cell { name: "LUT__11373" type: "efl" mode: "logic" }
cell { name: "LUT__11372" type: "efl" mode: "logic" }
cell { name: "LUT__11370" type: "efl" mode: "logic" }
cell { name: "LUT__11368" type: "efl" mode: "logic" }
cell { name: "LUT__11366" type: "efl" mode: "logic" }
cell { name: "LUT__11365" type: "efl" mode: "logic" }
cell { name: "LUT__11364" type: "efl" mode: "logic" }
cell { name: "LUT__11362" type: "efl" mode: "logic" }
cell { name: "LUT__11361" type: "efl" mode: "logic" }
cell { name: "LUT__11360" type: "efl" mode: "logic" }
cell { name: "LUT__11359" type: "efl" mode: "logic" }
cell { name: "LUT__11358" type: "efl" mode: "logic" }
cell { name: "LUT__11357" type: "efl" mode: "logic" }
cell { name: "LUT__11356" type: "efl" mode: "logic" }
cell { name: "LUT__11354" type: "efl" mode: "logic" }
cell { name: "LUT__11352" type: "efl" mode: "logic" }
cell { name: "LUT__11350" type: "efl" mode: "logic" }
cell { name: "LUT__11349" type: "efl" mode: "logic" }
cell { name: "LUT__11348" type: "efl" mode: "logic" }
cell { name: "LUT__11346" type: "efl" mode: "logic" }
cell { name: "LUT__11345" type: "efl" mode: "logic" }
cell { name: "LUT__11344" type: "efl" mode: "logic" }
cell { name: "LUT__11343" type: "efl" mode: "logic" }
cell { name: "LUT__11342" type: "efl" mode: "logic" }
cell { name: "LUT__11340" type: "efl" mode: "logic" }
cell { name: "LUT__11338" type: "efl" mode: "logic" }
cell { name: "LUT__11337" type: "efl" mode: "logic" }
cell { name: "LUT__11336" type: "efl" mode: "logic" }
cell { name: "LUT__11334" type: "efl" mode: "logic" }
cell { name: "LUT__11333" type: "efl" mode: "logic" }
cell { name: "LUT__11332" type: "efl" mode: "logic" }
cell { name: "LUT__11330" type: "efl" mode: "logic" }
cell { name: "LUT__11328" type: "efl" mode: "logic" }
cell { name: "LUT__11327" type: "efl" mode: "logic" }
cell { name: "LUT__11326" type: "efl" mode: "logic" }
cell { name: "LUT__11325" type: "efl" mode: "logic" }
cell { name: "LUT__11324" type: "efl" mode: "logic" }
cell { name: "LUT__11322" type: "efl" mode: "logic" }
cell { name: "LUT__11321" type: "efl" mode: "logic" }
cell { name: "LUT__11320" type: "efl" mode: "logic" }
cell { name: "LUT__11318" type: "efl" mode: "logic" }
cell { name: "LUT__11317" type: "efl" mode: "logic" }
cell { name: "LUT__11316" type: "efl" mode: "logic" }
cell { name: "LUT__11314" type: "efl" mode: "logic" }
cell { name: "LUT__11312" type: "efl" mode: "logic" }
cell { name: "LUT__11311" type: "efl" mode: "logic" }
cell { name: "LUT__11310" type: "efl" mode: "logic" }
cell { name: "LUT__11309" type: "efl" mode: "logic" }
cell { name: "LUT__11308" type: "efl" mode: "logic" }
cell { name: "LUT__11306" type: "efl" mode: "logic" }
cell { name: "LUT__11305" type: "efl" mode: "logic" }
cell { name: "LUT__11304" type: "efl" mode: "logic" }
cell { name: "LUT__11302" type: "efl" mode: "logic" }
cell { name: "LUT__11300" type: "efl" mode: "logic" }
cell { name: "LUT__11298" type: "efl" mode: "logic" }
cell { name: "LUT__11297" type: "efl" mode: "logic" }
cell { name: "LUT__11296" type: "efl" mode: "logic" }
cell { name: "LUT__11295" type: "efl" mode: "logic" }
cell { name: "LUT__11294" type: "efl" mode: "logic" }
cell { name: "LUT__11293" type: "efl" mode: "logic" }
cell { name: "LUT__11292" type: "efl" mode: "logic" }
cell { name: "LUT__11290" type: "efl" mode: "logic" }
cell { name: "LUT__11288" type: "efl" mode: "logic" }
cell { name: "LUT__11286" type: "efl" mode: "logic" }
cell { name: "LUT__11285" type: "efl" mode: "logic" }
cell { name: "LUT__11284" type: "efl" mode: "logic" }
cell { name: "LUT__11282" type: "efl" mode: "logic" }
cell { name: "LUT__11281" type: "efl" mode: "logic" }
cell { name: "LUT__11280" type: "efl" mode: "logic" }
cell { name: "LUT__11279" type: "efl" mode: "logic" }
cell { name: "LUT__11278" type: "efl" mode: "logic" }
cell { name: "LUT__11277" type: "efl" mode: "logic" }
cell { name: "LUT__11276" type: "efl" mode: "logic" }
cell { name: "LUT__11274" type: "efl" mode: "logic" }
cell { name: "LUT__11272" type: "efl" mode: "logic" }
cell { name: "LUT__11270" type: "efl" mode: "logic" }
cell { name: "LUT__11269" type: "efl" mode: "logic" }
cell { name: "LUT__11268" type: "efl" mode: "logic" }
cell { name: "LUT__11266" type: "efl" mode: "logic" }
cell { name: "LUT__11265" type: "efl" mode: "logic" }
cell { name: "LUT__11264" type: "efl" mode: "logic" }
cell { name: "LUT__11263" type: "efl" mode: "logic" }
cell { name: "LUT__11262" type: "efl" mode: "logic" }
cell { name: "LUT__11261" type: "efl" mode: "logic" }
cell { name: "LUT__11260" type: "efl" mode: "logic" }
cell { name: "LED[1]" type: "io" mode: "outpad" fixed {x: 160 y: 182 k: 0} }
cell { name: "TxMcstData[3]" type: "io" mode: "outpad" fixed {x: 46 y: 0 k: 0} }
cell { name: "SysClk" type: "io" mode: "inpad" fixed {x: 0 y: 118 k: 1} }
cell { name: "LUT__11258" type: "efl" mode: "logic" }
cell { name: "LUT__11256" type: "efl" mode: "logic" }
cell { name: "LUT__11254" type: "efl" mode: "logic" }
cell { name: "LUT__11253" type: "efl" mode: "logic" }
cell { name: "LUT__11252" type: "efl" mode: "logic" }
cell { name: "LUT__11250" type: "efl" mode: "logic" }
cell { name: "LUT__11249" type: "efl" mode: "logic" }
cell { name: "LUT__11248" type: "efl" mode: "logic" }
cell { name: "LUT__11247" type: "efl" mode: "logic" }
cell { name: "LUT__11246" type: "efl" mode: "logic" }
cell { name: "LUT__11245" type: "efl" mode: "logic" }
cell { name: "LUT__11244" type: "efl" mode: "logic" }
cell { name: "LUT__11242" type: "efl" mode: "logic" }
cell { name: "LUT__11240" type: "efl" mode: "logic" }
cell { name: "LUT__11238" type: "efl" mode: "logic" }
cell { name: "LUT__11237" type: "efl" mode: "logic" }
cell { name: "LUT__11236" type: "efl" mode: "logic" }
cell { name: "LUT__11234" type: "efl" mode: "logic" }
cell { name: "LUT__11233" type: "efl" mode: "logic" }
cell { name: "LUT__11232" type: "efl" mode: "logic" }
cell { name: "LUT__11231" type: "efl" mode: "logic" }
cell { name: "LUT__11230" type: "efl" mode: "logic" }
cell { name: "LUT__11229" type: "efl" mode: "logic" }
cell { name: "LUT__11228" type: "efl" mode: "logic" }
cell { name: "LUT__11226" type: "efl" mode: "logic" }
cell { name: "LUT__11224" type: "efl" mode: "logic" }
cell { name: "LUT__11222" type: "efl" mode: "logic" }
cell { name: "LUT__11221" type: "efl" mode: "logic" }
cell { name: "LUT__11220" type: "efl" mode: "logic" }
cell { name: "LUT__11218" type: "efl" mode: "logic" }
cell { name: "LUT__11217" type: "efl" mode: "logic" }
cell { name: "LUT__11216" type: "efl" mode: "logic" }
cell { name: "LUT__11215" type: "efl" mode: "logic" }
cell { name: "LUT__11214" type: "efl" mode: "logic" }
cell { name: "LUT__11213" type: "efl" mode: "logic" }
cell { name: "LUT__11212" type: "efl" mode: "logic" }
cell { name: "LUT__11210" type: "efl" mode: "logic" }
cell { name: "LUT__11208" type: "efl" mode: "logic" }
cell { name: "LUT__11206" type: "efl" mode: "logic" }
cell { name: "LUT__11205" type: "efl" mode: "logic" }
cell { name: "LUT__11204" type: "efl" mode: "logic" }
cell { name: "LUT__11202" type: "efl" mode: "logic" }
cell { name: "LUT__11201" type: "efl" mode: "logic" }
cell { name: "LUT__11200" type: "efl" mode: "logic" }
cell { name: "LUT__11199" type: "efl" mode: "logic" }
cell { name: "LUT__11198" type: "efl" mode: "logic" }
cell { name: "LUT__11196" type: "efl" mode: "logic" }
cell { name: "LUT__11194" type: "efl" mode: "logic" }
cell { name: "LUT__11193" type: "efl" mode: "logic" }
cell { name: "LUT__11192" type: "efl" mode: "logic" }
cell { name: "LUT__11190" type: "efl" mode: "logic" }
cell { name: "LUT__11189" type: "efl" mode: "logic" }
cell { name: "LUT__11188" type: "efl" mode: "logic" }
cell { name: "LUT__11186" type: "efl" mode: "logic" }
cell { name: "LUT__11185" type: "efl" mode: "logic" }
cell { name: "LUT__11184" type: "efl" mode: "logic" }
cell { name: "LUT__11183" type: "efl" mode: "logic" }
cell { name: "LUT__11182" type: "efl" mode: "logic" }
cell { name: "LUT__11180" type: "efl" mode: "logic" }
cell { name: "LUT__11178" type: "efl" mode: "logic" }
cell { name: "LUT__11177" type: "efl" mode: "logic" }
cell { name: "LUT__11176" type: "efl" mode: "logic" }
cell { name: "LUT__11174" type: "efl" mode: "logic" }
cell { name: "LUT__11173" type: "efl" mode: "logic" }
cell { name: "LUT__11172" type: "efl" mode: "logic" }
cell { name: "LUT__11170" type: "efl" mode: "logic" }
cell { name: "LUT__11169" type: "efl" mode: "logic" }
cell { name: "LUT__11168" type: "efl" mode: "logic" }
cell { name: "LUT__11167" type: "efl" mode: "logic" }
cell { name: "LUT__11166" type: "efl" mode: "logic" }
cell { name: "LUT__11164" type: "efl" mode: "logic" }
cell { name: "LUT__11162" type: "efl" mode: "logic" }
cell { name: "LUT__11161" type: "efl" mode: "logic" }
cell { name: "LUT__11160" type: "efl" mode: "logic" }
cell { name: "LUT__11158" type: "efl" mode: "logic" }
cell { name: "LUT__11157" type: "efl" mode: "logic" }
cell { name: "LUT__11156" type: "efl" mode: "logic" }
cell { name: "LUT__11154" type: "efl" mode: "logic" }
cell { name: "LUT__11153" type: "efl" mode: "logic" }
cell { name: "LUT__11152" type: "efl" mode: "logic" }
cell { name: "LUT__11151" type: "efl" mode: "logic" }
cell { name: "LUT__11150" type: "efl" mode: "logic" }
cell { name: "LUT__11148" type: "efl" mode: "logic" }
cell { name: "LUT__11147" type: "efl" mode: "logic" }
cell { name: "LUT__11146" type: "efl" mode: "logic" }
cell { name: "LUT__11145" type: "efl" mode: "logic" }
cell { name: "LUT__11144" type: "efl" mode: "logic" }
cell { name: "LUT__11155" type: "efl" mode: "logic" }
cell { name: "LUT__11143" type: "efl" mode: "logic" }
cell { name: "LUT__11142" type: "efl" mode: "logic" }
cell { name: "LUT__11141" type: "efl" mode: "logic" }
cell { name: "LUT__11140" type: "efl" mode: "logic" }
cell { name: "LUT__11159" type: "efl" mode: "logic" }
cell { name: "LUT__11139" type: "efl" mode: "logic" }
cell { name: "LUT__11138" type: "efl" mode: "logic" }
cell { name: "LUT__11137" type: "efl" mode: "logic" }
cell { name: "LUT__11136" type: "efl" mode: "logic" }
cell { name: "LUT__11135" type: "efl" mode: "logic" }
cell { name: "LUT__11134" type: "efl" mode: "logic" }
cell { name: "LUT__11132" type: "efl" mode: "logic" }
cell { name: "LED[2]" type: "io" mode: "outpad" fixed {x: 160 y: 142 k: 0} }
cell { name: "LUT__11163" type: "efl" mode: "logic" }
cell { name: "LUT__11171" type: "efl" mode: "logic" }
cell { name: "LUT__11131" type: "efl" mode: "logic" }
cell { name: "LUT__11130" type: "efl" mode: "logic" }
cell { name: "LUT__11129" type: "efl" mode: "logic" }
cell { name: "LUT__11128" type: "efl" mode: "logic" }
cell { name: "LUT__11175" type: "efl" mode: "logic" }
cell { name: "LUT__11127" type: "efl" mode: "logic" }
cell { name: "LUT__11126" type: "efl" mode: "logic" }
cell { name: "LUT__11125" type: "efl" mode: "logic" }
cell { name: "LUT__11124" type: "efl" mode: "logic" }
cell { name: "LUT__11179" type: "efl" mode: "logic" }
cell { name: "LUT__11123" type: "efl" mode: "logic" }
cell { name: "LUT__11122" type: "efl" mode: "logic" }
cell { name: "LUT__11120" type: "efl" mode: "logic" }
cell { name: "LUT__11119" type: "efl" mode: "logic" }
cell { name: "LUT__11118" type: "efl" mode: "logic" }
cell { name: "LUT__11117" type: "efl" mode: "logic" }
cell { name: "LUT__11116" type: "efl" mode: "logic" }
cell { name: "LUT__11187" type: "efl" mode: "logic" }
cell { name: "LUT__11191" type: "efl" mode: "logic" }
cell { name: "LUT__11115" type: "efl" mode: "logic" }
cell { name: "LUT__11114" type: "efl" mode: "logic" }
cell { name: "LUT__11113" type: "efl" mode: "logic" }
cell { name: "LUT__11112" type: "efl" mode: "logic" }
cell { name: "LUT__11195" type: "efl" mode: "logic" }
cell { name: "LUT__11111" type: "efl" mode: "logic" }
cell { name: "LUT__11110" type: "efl" mode: "logic" }
cell { name: "LUT__11109" type: "efl" mode: "logic" }
cell { name: "LUT__11108" type: "efl" mode: "logic" }
cell { name: "LUT__11107" type: "efl" mode: "logic" }
cell { name: "LUT__11106" type: "efl" mode: "logic" }
cell { name: "LUT__11104" type: "efl" mode: "logic" }
cell { name: "LUT__11203" type: "efl" mode: "logic" }
cell { name: "LUT__11103" type: "efl" mode: "logic" }
cell { name: "LUT__11102" type: "efl" mode: "logic" }
cell { name: "LUT__11101" type: "efl" mode: "logic" }
cell { name: "LUT__11100" type: "efl" mode: "logic" }
cell { name: "LUT__11207" type: "efl" mode: "logic" }
cell { name: "LUT__11211" type: "efl" mode: "logic" }
cell { name: "LUT__11099" type: "efl" mode: "logic" }
cell { name: "LUT__11098" type: "efl" mode: "logic" }
cell { name: "LUT__11097" type: "efl" mode: "logic" }
cell { name: "LUT__11096" type: "efl" mode: "logic" }
cell { name: "LUT__11095" type: "efl" mode: "logic" }
cell { name: "LUT__11094" type: "efl" mode: "logic" }
cell { name: "LUT__11093" type: "efl" mode: "logic" }
cell { name: "LUT__11092" type: "efl" mode: "logic" }
cell { name: "LUT__11219" type: "efl" mode: "logic" }
cell { name: "LUT__11091" type: "efl" mode: "logic" }
cell { name: "LUT__11090" type: "efl" mode: "logic" }
cell { name: "LUT__11088" type: "efl" mode: "logic" }
cell { name: "LUT__11223" type: "efl" mode: "logic" }
cell { name: "LUT__11087" type: "efl" mode: "logic" }
cell { name: "LUT__11086" type: "efl" mode: "logic" }
cell { name: "LUT__11085" type: "efl" mode: "logic" }
cell { name: "LUT__11084" type: "efl" mode: "logic" }
cell { name: "LUT__11227" type: "efl" mode: "logic" }
cell { name: "LUT__11083" type: "efl" mode: "logic" }
cell { name: "LUT__11082" type: "efl" mode: "logic" }
cell { name: "LUT__11081" type: "efl" mode: "logic" }
cell { name: "LUT__11080" type: "efl" mode: "logic" }
cell { name: "LUT__11235" type: "efl" mode: "logic" }
cell { name: "LUT__11079" type: "efl" mode: "logic" }
cell { name: "LUT__11078" type: "efl" mode: "logic" }
cell { name: "LUT__11077" type: "efl" mode: "logic" }
cell { name: "LUT__11076" type: "efl" mode: "logic" }
cell { name: "LUT__11239" type: "efl" mode: "logic" }
cell { name: "LUT__11075" type: "efl" mode: "logic" }
cell { name: "LUT__11074" type: "efl" mode: "logic" }
cell { name: "LUT__11072" type: "efl" mode: "logic" }
cell { name: "LUT__11071" type: "efl" mode: "logic" }
cell { name: "LUT__11070" type: "efl" mode: "logic" }
cell { name: "LUT__11069" type: "efl" mode: "logic" }
cell { name: "LUT__11068" type: "efl" mode: "logic" }
cell { name: "LUT__11243" type: "efl" mode: "logic" }
cell { name: "LUT__11067" type: "efl" mode: "logic" }
cell { name: "LUT__11066" type: "efl" mode: "logic" }
cell { name: "LUT__11251" type: "efl" mode: "logic" }
cell { name: "LUT__11065" type: "efl" mode: "logic" }
cell { name: "LUT__11064" type: "efl" mode: "logic" }
cell { name: "LUT__11255" type: "efl" mode: "logic" }
cell { name: "LUT__11063" type: "efl" mode: "logic" }
cell { name: "LUT__11062" type: "efl" mode: "logic" }
cell { name: "LUT__11061" type: "efl" mode: "logic" }
cell { name: "LUT__11060" type: "efl" mode: "logic" }
cell { name: "LUT__11259" type: "efl" mode: "logic" }
cell { name: "LUT__11059" type: "efl" mode: "logic" }
cell { name: "LUT__11058" type: "efl" mode: "logic" }
cell { name: "LUT__11056" type: "efl" mode: "logic" }
cell { name: "LUT__11055" type: "efl" mode: "logic" }
cell { name: "LUT__11054" type: "efl" mode: "logic" }
cell { name: "LUT__11053" type: "efl" mode: "logic" }
cell { name: "LUT__11052" type: "efl" mode: "logic" }
cell { name: "LUT__11267" type: "efl" mode: "logic" }
cell { name: "LUT__11051" type: "efl" mode: "logic" }
cell { name: "LUT__11050" type: "efl" mode: "logic" }
cell { name: "LUT__11271" type: "efl" mode: "logic" }
cell { name: "LUT__11049" type: "efl" mode: "logic" }
cell { name: "LUT__11048" type: "efl" mode: "logic" }
cell { name: "LUT__11275" type: "efl" mode: "logic" }
cell { name: "LUT__11047" type: "efl" mode: "logic" }
cell { name: "LUT__11046" type: "efl" mode: "logic" }
cell { name: "LUT__11045" type: "efl" mode: "logic" }
cell { name: "LUT__11044" type: "efl" mode: "logic" }
cell { name: "LUT__11043" type: "efl" mode: "logic" }
cell { name: "LUT__11042" type: "efl" mode: "logic" }
cell { name: "LUT__11040" type: "efl" mode: "logic" }
cell { name: "LUT__11039" type: "efl" mode: "logic" }
cell { name: "LUT__11038" type: "efl" mode: "logic" }
cell { name: "LUT__11037" type: "efl" mode: "logic" }
cell { name: "LUT__11036" type: "efl" mode: "logic" }
cell { name: "LUT__11283" type: "efl" mode: "logic" }
cell { name: "LUT__11287" type: "efl" mode: "logic" }
cell { name: "LUT__11035" type: "efl" mode: "logic" }
cell { name: "LUT__11034" type: "efl" mode: "logic" }
cell { name: "LUT__11291" type: "efl" mode: "logic" }
cell { name: "LUT__11033" type: "efl" mode: "logic" }
cell { name: "LUT__11032" type: "efl" mode: "logic" }
cell { name: "LUT__11031" type: "efl" mode: "logic" }
cell { name: "LUT__11030" type: "efl" mode: "logic" }
cell { name: "LUT__11029" type: "efl" mode: "logic" }
cell { name: "LUT__11028" type: "efl" mode: "logic" }
cell { name: "LUT__11299" type: "efl" mode: "logic" }
cell { name: "LUT__11027" type: "efl" mode: "logic" }
cell { name: "LUT__11026" type: "efl" mode: "logic" }
cell { name: "LUT__11024" type: "efl" mode: "logic" }
cell { name: "LUT__11303" type: "efl" mode: "logic" }
cell { name: "LUT__11023" type: "efl" mode: "logic" }
cell { name: "LUT__11022" type: "efl" mode: "logic" }
cell { name: "LUT__11021" type: "efl" mode: "logic" }
cell { name: "LUT__11020" type: "efl" mode: "logic" }
cell { name: "LUT__11307" type: "efl" mode: "logic" }
cell { name: "LUT__11019" type: "efl" mode: "logic" }
cell { name: "LUT__11018" type: "efl" mode: "logic" }
cell { name: "LUT__11017" type: "efl" mode: "logic" }
cell { name: "LUT__11016" type: "efl" mode: "logic" }
cell { name: "LUT__11015" type: "efl" mode: "logic" }
cell { name: "LUT__11014" type: "efl" mode: "logic" }
cell { name: "LUT__11013" type: "efl" mode: "logic" }
cell { name: "LUT__11012" type: "efl" mode: "logic" }
cell { name: "LUT__11315" type: "efl" mode: "logic" }
cell { name: "LUT__11319" type: "efl" mode: "logic" }
cell { name: "LUT__11011" type: "efl" mode: "logic" }
cell { name: "LUT__11010" type: "efl" mode: "logic" }
cell { name: "LUT__11008" type: "efl" mode: "logic" }
cell { name: "LUT__11007" type: "efl" mode: "logic" }
cell { name: "LUT__11006" type: "efl" mode: "logic" }
cell { name: "LUT__11005" type: "efl" mode: "logic" }
cell { name: "LUT__11004" type: "efl" mode: "logic" }
cell { name: "LED[3]" type: "io" mode: "outpad" fixed {x: 160 y: 139 k: 2} }
cell { name: "TxMcstData[4]" type: "io" mode: "outpad" fixed {x: 47 y: 0 k: 0} }
cell { name: "LUT__11323" type: "efl" mode: "logic" }
cell { name: "LUT__11331" type: "efl" mode: "logic" }
cell { name: "LUT__11003" type: "efl" mode: "logic" }
cell { name: "LUT__11002" type: "efl" mode: "logic" }
cell { name: "LUT__11001" type: "efl" mode: "logic" }
cell { name: "LUT__11000" type: "efl" mode: "logic" }
cell { name: "LUT__11335" type: "efl" mode: "logic" }
cell { name: "LUT__10999" type: "efl" mode: "logic" }
cell { name: "LUT__10998" type: "efl" mode: "logic" }
cell { name: "LUT__10997" type: "efl" mode: "logic" }
cell { name: "LUT__10996" type: "efl" mode: "logic" }
cell { name: "LUT__11339" type: "efl" mode: "logic" }
cell { name: "LUT__10995" type: "efl" mode: "logic" }
cell { name: "LUT__10994" type: "efl" mode: "logic" }
cell { name: "LUT__10992" type: "efl" mode: "logic" }
cell { name: "LUT__10991" type: "efl" mode: "logic" }
cell { name: "LUT__10990" type: "efl" mode: "logic" }
cell { name: "LUT__10989" type: "efl" mode: "logic" }
cell { name: "LUT__10988" type: "efl" mode: "logic" }
cell { name: "LUT__11347" type: "efl" mode: "logic" }
cell { name: "LUT__11351" type: "efl" mode: "logic" }
cell { name: "LUT__10987" type: "efl" mode: "logic" }
cell { name: "LUT__10986" type: "efl" mode: "logic" }
cell { name: "LUT__10985" type: "efl" mode: "logic" }
cell { name: "LUT__10984" type: "efl" mode: "logic" }
cell { name: "LUT__11355" type: "efl" mode: "logic" }
cell { name: "LUT__10983" type: "efl" mode: "logic" }
cell { name: "LUT__10982" type: "efl" mode: "logic" }
cell { name: "LUT__10981" type: "efl" mode: "logic" }
cell { name: "LUT__10980" type: "efl" mode: "logic" }
cell { name: "LUT__10979" type: "efl" mode: "logic" }
cell { name: "LUT__10978" type: "efl" mode: "logic" }
cell { name: "LUT__10976" type: "efl" mode: "logic" }
cell { name: "LUT__11363" type: "efl" mode: "logic" }
cell { name: "LUT__10975" type: "efl" mode: "logic" }
cell { name: "LUT__10974" type: "efl" mode: "logic" }
cell { name: "LUT__10973" type: "efl" mode: "logic" }
cell { name: "LUT__10972" type: "efl" mode: "logic" }
cell { name: "LUT__11367" type: "efl" mode: "logic" }
cell { name: "LUT__11371" type: "efl" mode: "logic" }
cell { name: "LUT__10971" type: "efl" mode: "logic" }
cell { name: "LUT__10970" type: "efl" mode: "logic" }
cell { name: "LUT__10969" type: "efl" mode: "logic" }
cell { name: "LUT__10968" type: "efl" mode: "logic" }
cell { name: "LUT__10967" type: "efl" mode: "logic" }
cell { name: "LUT__10966" type: "efl" mode: "logic" }
cell { name: "LUT__10965" type: "efl" mode: "logic" }
cell { name: "LUT__10964" type: "efl" mode: "logic" }
cell { name: "LUT__11379" type: "efl" mode: "logic" }
cell { name: "LUT__10963" type: "efl" mode: "logic" }
cell { name: "LUT__10962" type: "efl" mode: "logic" }
cell { name: "LUT__10960" type: "efl" mode: "logic" }
cell { name: "LUT__11383" type: "efl" mode: "logic" }
cell { name: "LUT__10959" type: "efl" mode: "logic" }
cell { name: "LUT__10958" type: "efl" mode: "logic" }
cell { name: "LUT__10957" type: "efl" mode: "logic" }
cell { name: "LUT__10956" type: "efl" mode: "logic" }
cell { name: "LUT__11387" type: "efl" mode: "logic" }
cell { name: "LUT__10955" type: "efl" mode: "logic" }
cell { name: "LUT__10954" type: "efl" mode: "logic" }
cell { name: "LUT__10953" type: "efl" mode: "logic" }
cell { name: "LUT__10952" type: "efl" mode: "logic" }
cell { name: "LUT__11395" type: "efl" mode: "logic" }
cell { name: "LUT__10951" type: "efl" mode: "logic" }
cell { name: "LUT__10950" type: "efl" mode: "logic" }
cell { name: "LUT__10949" type: "efl" mode: "logic" }
cell { name: "LUT__10948" type: "efl" mode: "logic" }
cell { name: "LUT__11399" type: "efl" mode: "logic" }
cell { name: "LUT__10947" type: "efl" mode: "logic" }
cell { name: "LUT__10946" type: "efl" mode: "logic" }
cell { name: "LUT__10944" type: "efl" mode: "logic" }
cell { name: "LUT__10943" type: "efl" mode: "logic" }
cell { name: "LUT__10942" type: "efl" mode: "logic" }
cell { name: "LUT__10941" type: "efl" mode: "logic" }
cell { name: "LUT__10940" type: "efl" mode: "logic" }
cell { name: "LUT__10939" type: "efl" mode: "logic" }
cell { name: "LUT__10938" type: "efl" mode: "logic" }
cell { name: "LUT__10937" type: "efl" mode: "logic" }
cell { name: "LUT__10935" type: "efl" mode: "logic" }
cell { name: "LUT__10934" type: "efl" mode: "logic" }
cell { name: "LUT__10933" type: "efl" mode: "logic" }
cell { name: "LUT__10932" type: "efl" mode: "logic" }
cell { name: "LUT__10931" type: "efl" mode: "logic" }
cell { name: "LUT__10930" type: "efl" mode: "logic" }
cell { name: "LUT__10929" type: "efl" mode: "logic" }
cell { name: "LUT__10928" type: "efl" mode: "logic" }
cell { name: "LUT__10927" type: "efl" mode: "logic" }
cell { name: "LUT__10926" type: "efl" mode: "logic" }
cell { name: "LUT__10925" type: "efl" mode: "logic" }
cell { name: "LUT__10923" type: "efl" mode: "logic" }
cell { name: "LUT__10922" type: "efl" mode: "logic" }
cell { name: "LUT__10921" type: "efl" mode: "logic" }
cell { name: "LUT__10920" type: "efl" mode: "logic" }
cell { name: "LUT__11442" type: "efl" mode: "logic" }
cell { name: "LUT__11443" type: "efl" mode: "logic" }
cell { name: "LUT__11445" type: "efl" mode: "logic" }
cell { name: "LUT__10919" type: "efl" mode: "logic" }
cell { name: "LUT__10918" type: "efl" mode: "logic" }
cell { name: "LUT__10917" type: "efl" mode: "logic" }
cell { name: "LUT__10916" type: "efl" mode: "logic" }
cell { name: "LUT__10915" type: "efl" mode: "logic" }
cell { name: "LUT__10914" type: "efl" mode: "logic" }
cell { name: "LUT__11455" type: "efl" mode: "logic" }
cell { name: "LUT__10913" type: "efl" mode: "logic" }
cell { name: "LUT__10912" type: "efl" mode: "logic" }
cell { name: "LUT__10911" type: "efl" mode: "logic" }
cell { name: "LUT__10910" type: "efl" mode: "logic" }
cell { name: "LUT__10909" type: "efl" mode: "logic" }
cell { name: "LUT__11463" type: "efl" mode: "logic" }
cell { name: "LUT__11465" type: "efl" mode: "logic" }
cell { name: "LUT__11466" type: "efl" mode: "logic" }
cell { name: "LUT__11467" type: "efl" mode: "logic" }
cell { name: "LUT__10907" type: "efl" mode: "logic" }
cell { name: "LUT__10906" type: "efl" mode: "logic" }
cell { name: "LUT__10905" type: "efl" mode: "logic" }
cell { name: "LUT__10904" type: "efl" mode: "logic" }
cell { name: "LUT__11477" type: "efl" mode: "logic" }
cell { name: "LUT__10903" type: "efl" mode: "logic" }
cell { name: "LUT__10902" type: "efl" mode: "logic" }
cell { name: "LUT__10901" type: "efl" mode: "logic" }
cell { name: "LUT__10900" type: "efl" mode: "logic" }
cell { name: "LUT__11479" type: "efl" mode: "logic" }
cell { name: "LUT__10899" type: "efl" mode: "logic" }
cell { name: "LUT__10898" type: "efl" mode: "logic" }
cell { name: "LUT__11487" type: "efl" mode: "logic" }
cell { name: "LUT__10897" type: "efl" mode: "logic" }
cell { name: "LUT__11491" type: "efl" mode: "logic" }
cell { name: "LUT__10895" type: "efl" mode: "logic" }
cell { name: "LUT__10894" type: "efl" mode: "logic" }
cell { name: "LUT__10893" type: "efl" mode: "logic" }
cell { name: "LUT__10892" type: "efl" mode: "logic" }
cell { name: "LUT__11493" type: "efl" mode: "logic" }
cell { name: "LUT__11497" type: "efl" mode: "logic" }
cell { name: "LUT__11498" type: "efl" mode: "logic" }
cell { name: "LUT__11499" type: "efl" mode: "logic" }
cell { name: "LUT__10891" type: "efl" mode: "logic" }
cell { name: "LUT__10890" type: "efl" mode: "logic" }
cell { name: "LUT__10889" type: "efl" mode: "logic" }
cell { name: "LUT__10888" type: "efl" mode: "logic" }
cell { name: "LUT__10887" type: "efl" mode: "logic" }
cell { name: "LUT__10886" type: "efl" mode: "logic" }
cell { name: "LUT__10885" type: "efl" mode: "logic" }
cell { name: "LUT__10884" type: "efl" mode: "logic" }
cell { name: "LUT__11514" type: "efl" mode: "logic" }
cell { name: "LUT__11515" type: "efl" mode: "logic" }
cell { name: "LUT__10883" type: "efl" mode: "logic" }
cell { name: "LUT__10882" type: "efl" mode: "logic" }
cell { name: "LUT__10881" type: "efl" mode: "logic" }
cell { name: "LUT__10879" type: "efl" mode: "logic" }
cell { name: "LUT__10878" type: "efl" mode: "logic" }
cell { name: "LUT__10877" type: "efl" mode: "logic" }
cell { name: "LUT__10876" type: "efl" mode: "logic" }
cell { name: "LED[4]" type: "io" mode: "outpad" fixed {x: 160 y: 19 k: 2} }
cell { name: "LUT__11523" type: "efl" mode: "logic" }
cell { name: "LUT__11527" type: "efl" mode: "logic" }
cell { name: "LUT__11529" type: "efl" mode: "logic" }
cell { name: "LUT__11530" type: "efl" mode: "logic" }
cell { name: "LUT__11531" type: "efl" mode: "logic" }
cell { name: "LUT__11535" type: "efl" mode: "logic" }
cell { name: "LUT__10875" type: "efl" mode: "logic" }
cell { name: "LUT__10874" type: "efl" mode: "logic" }
cell { name: "LUT__11537" type: "efl" mode: "logic" }
cell { name: "LUT__11538" type: "efl" mode: "logic" }
cell { name: "LUT__10873" type: "efl" mode: "logic" }
cell { name: "LUT__10872" type: "efl" mode: "logic" }
cell { name: "LUT__11541" type: "efl" mode: "logic" }
cell { name: "LUT__11543" type: "efl" mode: "logic" }
cell { name: "LUT__11545" type: "efl" mode: "logic" }
cell { name: "LUT__11546" type: "efl" mode: "logic" }
cell { name: "LUT__11547" type: "efl" mode: "logic" }
cell { name: "LUT__10871" type: "efl" mode: "logic" }
cell { name: "LUT__10870" type: "efl" mode: "logic" }
cell { name: "LUT__10869" type: "efl" mode: "logic" }
cell { name: "LUT__10868" type: "efl" mode: "logic" }
cell { name: "LUT__11551" type: "efl" mode: "logic" }
cell { name: "LUT__11553" type: "efl" mode: "logic" }
cell { name: "LUT__10867" type: "efl" mode: "logic" }
cell { name: "LUT__10866" type: "efl" mode: "logic" }
cell { name: "LUT__11555" type: "efl" mode: "logic" }
cell { name: "LUT__10865" type: "efl" mode: "logic" }
cell { name: "LUT__10864" type: "efl" mode: "logic" }
cell { name: "LUT__11557" type: "efl" mode: "logic" }
cell { name: "LUT__11559" type: "efl" mode: "logic" }
cell { name: "LUT__10863" type: "efl" mode: "logic" }
cell { name: "LUT__10862" type: "efl" mode: "logic" }
cell { name: "LUT__10861" type: "efl" mode: "logic" }
cell { name: "LUT__10860" type: "efl" mode: "logic" }
cell { name: "LUT__11561" type: "efl" mode: "logic" }
cell { name: "LUT__11562" type: "efl" mode: "logic" }
cell { name: "LUT__11563" type: "efl" mode: "logic" }
cell { name: "LUT__11567" type: "efl" mode: "logic" }
cell { name: "LUT__11569" type: "efl" mode: "logic" }
cell { name: "LUT__11570" type: "efl" mode: "logic" }
cell { name: "LUT__11571" type: "efl" mode: "logic" }
cell { name: "LUT__10859" type: "efl" mode: "logic" }
cell { name: "LUT__10858" type: "efl" mode: "logic" }
cell { name: "LUT__11573" type: "efl" mode: "logic" }
cell { name: "LUT__10857" type: "efl" mode: "logic" }
cell { name: "LUT__10856" type: "efl" mode: "logic" }
cell { name: "LUT__11579" type: "efl" mode: "logic" }
cell { name: "LUT__10855" type: "efl" mode: "logic" }
cell { name: "LUT__10854" type: "efl" mode: "logic" }
cell { name: "LUT__10852" type: "efl" mode: "logic" }
cell { name: "LUT__10851" type: "efl" mode: "logic" }
cell { name: "LUT__10850" type: "efl" mode: "logic" }
cell { name: "LUT__10849" type: "efl" mode: "logic" }
cell { name: "LUT__10848" type: "efl" mode: "logic" }
cell { name: "LUT__10847" type: "efl" mode: "logic" }
cell { name: "LUT__10846" type: "efl" mode: "logic" }
cell { name: "LUT__10845" type: "efl" mode: "logic" }
cell { name: "LUT__10844" type: "efl" mode: "logic" }
cell { name: "LUT__11594" type: "efl" mode: "logic" }
cell { name: "LUT__11599" type: "efl" mode: "logic" }
cell { name: "LUT__11601" type: "efl" mode: "logic" }
cell { name: "LUT__11602" type: "efl" mode: "logic" }
cell { name: "LUT__10843" type: "efl" mode: "logic" }
cell { name: "LUT__10842" type: "efl" mode: "logic" }
cell { name: "LUT__10841" type: "efl" mode: "logic" }
cell { name: "LUT__10840" type: "efl" mode: "logic" }
cell { name: "LUT__10839" type: "efl" mode: "logic" }
cell { name: "LUT__10838" type: "efl" mode: "logic" }
cell { name: "LUT__10836" type: "efl" mode: "logic" }
cell { name: "LUT__11615" type: "efl" mode: "logic" }
cell { name: "LUT__11617" type: "efl" mode: "logic" }
cell { name: "LUT__11619" type: "efl" mode: "logic" }
cell { name: "LUT__10835" type: "efl" mode: "logic" }
cell { name: "LUT__10834" type: "efl" mode: "logic" }
cell { name: "LUT__11621" type: "efl" mode: "logic" }
cell { name: "LUT__10833" type: "efl" mode: "logic" }
cell { name: "LUT__10832" type: "efl" mode: "logic" }
cell { name: "LUT__11623" type: "efl" mode: "logic" }
cell { name: "LUT__11625" type: "efl" mode: "logic" }
cell { name: "LUT__11626" type: "efl" mode: "logic" }
cell { name: "LUT__11627" type: "efl" mode: "logic" }
cell { name: "LUT__10831" type: "efl" mode: "logic" }
cell { name: "LUT__10830" type: "efl" mode: "logic" }
cell { name: "LUT__10829" type: "efl" mode: "logic" }
cell { name: "LUT__10828" type: "efl" mode: "logic" }
cell { name: "LUT__11631" type: "efl" mode: "logic" }
cell { name: "LUT__11633" type: "efl" mode: "logic" }
cell { name: "LUT__11634" type: "efl" mode: "logic" }
cell { name: "LUT__10827" type: "efl" mode: "logic" }
cell { name: "LUT__10826" type: "efl" mode: "logic" }
cell { name: "LUT__10825" type: "efl" mode: "logic" }
cell { name: "LUT__10824" type: "efl" mode: "logic" }
cell { name: "LUT__10823" type: "efl" mode: "logic" }
cell { name: "LUT__10822" type: "efl" mode: "logic" }
cell { name: "LUT__10821" type: "efl" mode: "logic" }
cell { name: "LUT__11653" type: "efl" mode: "logic" }
cell { name: "LUT__10819" type: "efl" mode: "logic" }
cell { name: "LUT__10818" type: "efl" mode: "logic" }
cell { name: "LUT__11655" type: "efl" mode: "logic" }
cell { name: "LUT__10817" type: "efl" mode: "logic" }
cell { name: "LUT__10816" type: "efl" mode: "logic" }
cell { name: "LUT__10815" type: "efl" mode: "logic" }
cell { name: "LUT__10814" type: "efl" mode: "logic" }
cell { name: "LUT__10813" type: "efl" mode: "logic" }
cell { name: "LUT__10812" type: "efl" mode: "logic" }
cell { name: "LUT__11657" type: "efl" mode: "logic" }
cell { name: "U2_Mcst2MII/U1_McstTx/LUT__207" type: "efl" mode: "logic" }
cell { name: "CLKBUF__3" type: "gbuf_block" mode: "gbuf_block" fixed {x: 1 y: 121 k: 0} }
cell { name: "AUX_ADD_CI__edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__sub_6/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__13480" type: "efl" mode: "logic" }
cell { name: "LUT__13481" type: "efl" mode: "logic" }
cell { name: "LUT__13483" type: "efl" mode: "logic" }
cell { name: "LUT__10811" type: "efl" mode: "logic" }
cell { name: "LUT__10810" type: "efl" mode: "logic" }
cell { name: "LUT__13485" type: "efl" mode: "logic" }
cell { name: "LUT__10809" type: "efl" mode: "logic" }
cell { name: "LUT__10808" type: "efl" mode: "logic" }
cell { name: "LUT__13487" type: "efl" mode: "logic" }
cell { name: "LUT__13488" type: "efl" mode: "logic" }
cell { name: "LUT__13489" type: "efl" mode: "logic" }
cell { name: "LUT__10807" type: "efl" mode: "logic" }
cell { name: "LUT__10806" type: "efl" mode: "logic" }
cell { name: "LUT__10805" type: "efl" mode: "logic" }
cell { name: "LUT__10804" type: "efl" mode: "logic" }
cell { name: "LUT__13493" type: "efl" mode: "logic" }
cell { name: "LUT__13495" type: "efl" mode: "logic" }
cell { name: "LUT__13497" type: "efl" mode: "logic" }
cell { name: "LUT__13499" type: "efl" mode: "logic" }
cell { name: "LUT__10803" type: "efl" mode: "logic" }
cell { name: "LUT__13501" type: "efl" mode: "logic" }
cell { name: "LUT__10801" type: "efl" mode: "logic" }
cell { name: "LUT__10800" type: "efl" mode: "logic" }
cell { name: "LUT__13503" type: "efl" mode: "logic" }
cell { name: "LUT__13504" type: "efl" mode: "logic" }
cell { name: "LUT__13505" type: "efl" mode: "logic" }
cell { name: "LUT__10799" type: "efl" mode: "logic" }
cell { name: "LUT__10798" type: "efl" mode: "logic" }
cell { name: "LUT__10797" type: "efl" mode: "logic" }
cell { name: "LUT__10796" type: "efl" mode: "logic" }
cell { name: "LUT__13509" type: "efl" mode: "logic" }
cell { name: "LUT__13511" type: "efl" mode: "logic" }
cell { name: "LUT__13512" type: "efl" mode: "logic" }
cell { name: "LUT__13513" type: "efl" mode: "logic" }
cell { name: "LUT__13515" type: "efl" mode: "logic" }
cell { name: "LUT__13517" type: "efl" mode: "logic" }
cell { name: "LUT__10795" type: "efl" mode: "logic" }
cell { name: "LUT__10794" type: "efl" mode: "logic" }
cell { name: "LUT__13519" type: "efl" mode: "logic" }
cell { name: "LUT__13520" type: "efl" mode: "logic" }
cell { name: "LUT__13521" type: "efl" mode: "logic" }
cell { name: "LUT__10793" type: "efl" mode: "logic" }
cell { name: "LUT__10792" type: "efl" mode: "logic" }
cell { name: "LUT__13525" type: "efl" mode: "logic" }
cell { name: "LUT__10791" type: "efl" mode: "logic" }
cell { name: "LUT__10790" type: "efl" mode: "logic" }
cell { name: "LUT__10789" type: "efl" mode: "logic" }
cell { name: "LUT__10788" type: "efl" mode: "logic" }
cell { name: "LUT__13529" type: "efl" mode: "logic" }
cell { name: "LUT__13531" type: "efl" mode: "logic" }
cell { name: "LUT__10787" type: "efl" mode: "logic" }
cell { name: "LUT__10786" type: "efl" mode: "logic" }
cell { name: "LUT__13533" type: "efl" mode: "logic" }
cell { name: "LUT__10785" type: "efl" mode: "logic" }
cell { name: "LUT__13535" type: "efl" mode: "logic" }
cell { name: "LUT__13536" type: "efl" mode: "logic" }
cell { name: "LUT__13537" type: "efl" mode: "logic" }
cell { name: "LUT__10783" type: "efl" mode: "logic" }
cell { name: "LUT__10782" type: "efl" mode: "logic" }
cell { name: "LUT__10781" type: "efl" mode: "logic" }
cell { name: "LUT__10780" type: "efl" mode: "logic" }
cell { name: "LUT__13541" type: "efl" mode: "logic" }
cell { name: "LUT__13543" type: "efl" mode: "logic" }
cell { name: "LUT__13544" type: "efl" mode: "logic" }
cell { name: "LUT__13545" type: "efl" mode: "logic" }
cell { name: "LUT__13547" type: "efl" mode: "logic" }
cell { name: "LUT__13549" type: "efl" mode: "logic" }
cell { name: "LUT__10779" type: "efl" mode: "logic" }
cell { name: "LUT__10778" type: "efl" mode: "logic" }
cell { name: "LUT__13551" type: "efl" mode: "logic" }
cell { name: "LUT__13552" type: "efl" mode: "logic" }
cell { name: "LUT__13553" type: "efl" mode: "logic" }
cell { name: "LUT__10777" type: "efl" mode: "logic" }
cell { name: "LUT__10776" type: "efl" mode: "logic" }
cell { name: "LUT__13557" type: "efl" mode: "logic" }
cell { name: "LUT__10775" type: "efl" mode: "logic" }
cell { name: "LUT__10774" type: "efl" mode: "logic" }
cell { name: "LUT__10773" type: "efl" mode: "logic" }
cell { name: "LUT__10772" type: "efl" mode: "logic" }
cell { name: "LUT__13559" type: "efl" mode: "logic" }
cell { name: "LUT__13561" type: "efl" mode: "logic" }
cell { name: "LUT__13563" type: "efl" mode: "logic" }
cell { name: "LUT__13565" type: "efl" mode: "logic" }
cell { name: "LUT__10771" type: "efl" mode: "logic" }
cell { name: "LUT__10770" type: "efl" mode: "logic" }
cell { name: "LUT__13567" type: "efl" mode: "logic" }
cell { name: "LUT__13568" type: "efl" mode: "logic" }
cell { name: "LUT__13569" type: "efl" mode: "logic" }
cell { name: "LUT__10769" type: "efl" mode: "logic" }
cell { name: "LUT__10768" type: "efl" mode: "logic" }
cell { name: "LUT__10767" type: "efl" mode: "logic" }
cell { name: "LUT__10765" type: "efl" mode: "logic" }
cell { name: "LUT__10764" type: "efl" mode: "logic" }
cell { name: "LUT__13573" type: "efl" mode: "logic" }
cell { name: "LUT__13575" type: "efl" mode: "logic" }
cell { name: "LUT__13576" type: "efl" mode: "logic" }
cell { name: "LUT__13577" type: "efl" mode: "logic" }
cell { name: "LUT__13579" type: "efl" mode: "logic" }
cell { name: "LUT__13581" type: "efl" mode: "logic" }
cell { name: "LUT__13583" type: "efl" mode: "logic" }
cell { name: "LUT__13584" type: "efl" mode: "logic" }
cell { name: "LUT__13585" type: "efl" mode: "logic" }
cell { name: "LUT__10763" type: "efl" mode: "logic" }
cell { name: "LUT__10762" type: "efl" mode: "logic" }
cell { name: "LUT__10761" type: "efl" mode: "logic" }
cell { name: "LUT__10760" type: "efl" mode: "logic" }
cell { name: "LUT__13589" type: "efl" mode: "logic" }
cell { name: "LUT__10759" type: "efl" mode: "logic" }
cell { name: "LUT__10758" type: "efl" mode: "logic" }
cell { name: "LUT__10757" type: "efl" mode: "logic" }
cell { name: "LUT__10756" type: "efl" mode: "logic" }
cell { name: "Clk50MIn~CLKBUF" type: "gbuf_block" mode: "gbuf_block" fixed {x: 159 y: 124 k: 0} }
cell { name: "DPllRefClk~CLKBUF" type: "gbuf_block" mode: "gbuf_block" fixed {x: 1 y: 119 k: 0} }
cell { name: "LvdsTxClk~CLKBUF" type: "gbuf_block" mode: "gbuf_block" fixed {x: 1 y: 120 k: 0} }
cell { name: "LUT__10755" type: "efl" mode: "logic" }
cell { name: "LUT__10754" type: "efl" mode: "logic" }
cell { name: "RxMcstSClk~CLKBUF" type: "gbuf_block" mode: "gbuf_block" fixed {x: 159 y: 121 k: 0} }
cell { name: "TxMcstSClk" type: "io" mode: "inpad" fixed {x: 160 y: 119 k: 1} }
cell { name: "TxMcstSClk~CLKBUF" type: "gbuf_block" mode: "gbuf_block" fixed {x: 159 y: 119 k: 0} }
cell { name: "LUT__10753" type: "efl" mode: "logic" }
cell { name: "LUT__10752" type: "efl" mode: "logic" }
cell { name: "LUT__10751" type: "efl" mode: "logic" }
cell { name: "LUT__10750" type: "efl" mode: "logic" }
cell { name: "LUT__10749" type: "efl" mode: "logic" }
cell { name: "LED[5]" type: "io" mode: "outpad" fixed {x: 160 y: 17 k: 0} }
cell { name: "TxMcstData[5]" type: "io" mode: "outpad" fixed {x: 47 y: 0 k: 2} }
cell { name: "jtag_inst1_TDO" type: "io" mode: "outpad" fixed {x: 0 y: 2 k: 0} }
cell { name: "jtag_inst1_SHIFT" type: "io" mode: "inpad" fixed {x: 0 y: 5 k: 3} }
cell { name: "jtag_inst1_RESET" type: "io" mode: "inpad" fixed {x: 0 y: 4 k: 3} }
cell { name: "jtag_inst1_CAPTURE" type: "io" mode: "inpad" fixed {x: 0 y: 6 k: 3} }
net {
	name: "DegTxClkCnt[1]"
	terminal	{ cell: "DegTxClkCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "TxClkEnReg[0]~FF" port: "I[1]" }
	terminal	{ cell: "DegTxClkCnt[0]~FF" port: "CE" }
	terminal	{ cell: "DegTxClkCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "DegTxClkCnt[1]~FF" port: "CE" }
 }
net {
	name: "vcc"
	type: CONSTANT
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_resetn_p1~FF" port: "O" }
	terminal	{ cell: "TxClkEnReg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff2~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp1~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[24]~FF" port: "CE" }
	terminal	{ cell: "PrbsRightReg~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/WrAddrSync~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[0]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[0]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[8]~FF" port: "CE" }
	terminal	{ cell: "Mcst2MII_TxMcstData[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkReg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[2]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[18]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[22]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/InMiiDataEnReg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[3]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[4]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[12]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[16]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_resetn_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[4]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[8]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[10]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[16]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[20]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[24]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoWrSftReg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp4~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/InMiiDataEnReg[1]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[2]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[11]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[10]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[14]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_FrontMcstDecRom/U2_McstDecode" port: "RCLKE" }
	terminal	{ cell: "LedFlashCntA[18]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[22]~FF" port: "CE" }
	terminal	{ cell: "TxClkEnReg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/commit_sync2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/DPLLTest/vio_core_inst/probe_in_mux_out[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[9]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[5]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[1]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[8]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[15]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_imdt_p1~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[19]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[5]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp4~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[25]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoWrEn~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[2]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[1]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[0]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[5]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[7]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[9]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[11]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[4]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[15]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[17]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[19]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[21]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[23]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCntA[25]~FF" port: "CE" }
	terminal	{ cell: "Mcst2MII_TxMcstData[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/commit_sync1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p2~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/DPLLTest/vio_core_inst/probe_in_mux_out[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_resetn~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[17]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzDataInReg~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[17]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[10]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[13]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[4]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[23]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[19]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[4]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[8]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkReg[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[3]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[14]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp4~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p1~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[11]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[5]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[20]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrSftReg[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/WrAddrSync~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/InMiiDataEnReg[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzDataEnReg[0]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzDAvaReg[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/MiiRxCEn~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[5]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[7]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[11]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[13]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[15]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosAdj[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/RxNrzDAva[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosAdj[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[7]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[9]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[11]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[15]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[17]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[6]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[5]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[7]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[22]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[17]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[13]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[12]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[6]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzDAvaReg[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[2]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrEn~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[2]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[17]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[21]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp5~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[6]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxError[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff2q~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp5[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp6[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_RearMcstDecRom/U2_McstDecode" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" port: "RCLKE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxError[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/TxClkEn~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/TxByteClkReg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/TxByteClkReg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/data_in_p1~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp3~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[2]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/PrbsRight~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/PrbsError~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_imdt_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[5]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxError[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/trigger_unit_inst/edb_top_inst/Mcst2MII/tu_trigger~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[2]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxError[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/enable~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/enable~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp2~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[22]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[21]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[19]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[16]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[22]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[14]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[9]~FF" port: "CE" }
	terminal	{ cell: "LedFlashCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[20]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/NrzDataIn~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[0]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[18]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrEn~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[16]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[24]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[15]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp6[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp4[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/InMiiDataEnReg[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzTxState[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNibbEn~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkEn~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[0]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[4]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/WrAddrSync~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[6]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[8]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[4]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[12]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[14]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[7]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[16]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkOutEn~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltError~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[9]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/RxNrzDAva[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[5]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[4]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[8]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[10]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[15]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[12]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[14]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[20]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[16]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[7]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[6]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[5]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[3]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[24]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[21]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[11]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[16]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[18]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[14]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[6]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[7]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[2]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/SmthClk~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[5]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[10]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrSftReg[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/InMiiDataEnReg[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[18]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/InMiiDataEnReg[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp3[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[8]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp5[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff2q~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/CLKBUF__0" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/CLKBUF__0" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/CLKBUF__1" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/AUX_ADD_CI__U2_McstDecode/U1_McstDelimit/sub_7/add_2/i1" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/AUX_ADD_CI__U2_McstDecode/U1_McstDelimit/sub_7/add_2/i1" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/AUX_ADD_CI__U1_ClkSmooth/sub_9/add_2/i1" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/AUX_ADD_CI__U1_ClkSmooth/sub_9/add_2/i1" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i2" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i3" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i4" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i1" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i2" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i3" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i4" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i5" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i6" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i7" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i8" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i9" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i10" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i11" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i12" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i13" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i14" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i15" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i16" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i2" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i3" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i4" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i5" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i6" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i7" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i8" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i9" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i10" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i11" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i12" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i13" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i14" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i15" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i16" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i2" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i5" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i6" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i7" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i8" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i9" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i10" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i11" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i12" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i13" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i14" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i15" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i16" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__sub_8/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__sub_8/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/Mcst2MII/sub_59/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/Mcst2MII/sub_59/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/debug_hub_inst/sub_28/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/debug_hub_inst/sub_28/add_2/i1" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i2" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i5" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i6" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i7" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i8" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i9" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i10" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i11" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i12" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i13" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i14" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i15" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i16" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i2" port: "I[1]" }
	terminal	{ cell: "CLKBUF__3" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__sub_6/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__sub_6/add_2/i1" port: "I[1]" }
	terminal	{ cell: "Clk50MIn~CLKBUF" port: "I[0]" }
	terminal	{ cell: "DPllRefClk~CLKBUF" port: "I[0]" }
	terminal	{ cell: "LvdsTxClk~CLKBUF" port: "I[0]" }
	terminal	{ cell: "RxMcstSClk~CLKBUF" port: "I[0]" }
	terminal	{ cell: "TxMcstSClk~CLKBUF" port: "I[0]" }
 }
net {
	name: "gnd"
	type: CONSTANT
	terminal	{ cell: "GND" port: "O" }
	terminal	{ cell: "TxClkEnReg[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp1~FF" port: "RE" }
	terminal	{ cell: "PrbsErrCnt[0]~FF" port: "RE" }
	terminal	{ cell: "DbgTxData[0]~FF" port: "RE" }
	terminal	{ cell: "DbgMiiTxData[0]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[24]~FF" port: "I[1]" }
	terminal	{ cell: "PrbsRightReg~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/WrAddrSync~FF" port: "RE" }
	terminal	{ cell: "DbgMiiTxEn~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[8]~FF" port: "I[1]" }
	terminal	{ cell: "Mcst2MII_TxMcstData[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_from_biu[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkReg[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[18]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[22]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/InMiiDataEnReg[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[3]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxEn~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[4]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[4]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[12]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[16]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[20]~FF" port: "I[1]" }
	terminal	{ cell: "DbgTxData[4]~FF" port: "RE" }
	terminal	{ cell: "DbgMiiTxData[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_from_biu[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[4]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[16]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[20]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[24]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoWrSftReg[0]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp4~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/InMiiDataEnReg[1]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[2]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[2]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[2]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[11]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[10]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[14]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[18]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[22]~FF" port: "I[1]" }
	terminal	{ cell: "DbgTxData[1]~FF" port: "RE" }
	terminal	{ cell: "TxClkEnReg[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/commit_sync2~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/DPLLTest/vio_core_inst/probe_in_mux_out[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[9]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[5]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[4]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[8]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[15]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[17]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[19]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[5]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp4~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[25]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoWrEn~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[2]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[1]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[3]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[1]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[3]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[0]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[5]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[7]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[9]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[11]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[4]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[15]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[17]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[19]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[21]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[23]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[25]~FF" port: "I[1]" }
	terminal	{ cell: "DbgTxData[2]~FF" port: "RE" }
	terminal	{ cell: "DbgMiiTxData[1]~FF" port: "RE" }
	terminal	{ cell: "Mcst2MII_TxMcstData[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/commit_sync1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp3~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/DPLLTest/vio_core_inst/probe_in_mux_out[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[17]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[4]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzDataInReg~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[17]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[10]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[13]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[4]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[23]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[19]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[4]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[8]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[3]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkReg[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "DataContCnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "DataContCnt[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp4~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp2~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp6~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp2~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp6~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp5~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp4~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp2~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp5~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "DataContCnt[20]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataAva~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrSftReg[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/WrAddrSync~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/InMiiDataEnReg[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxDataEn~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzDataEnReg[0]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzDAvaReg[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxByteGen~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/MiiRxCEn~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[3]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[5]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[7]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[11]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[13]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[15]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[3]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosAdj[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/RxNrzDAva[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosAdj[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[3]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[3]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[7]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[9]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[11]~FF" port: "RE" }
	terminal	{ cell: "PrbsErrCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[15]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[17]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[6]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[5]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[7]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[22]~FF" port: "RE" }
	terminal	{ cell: "PrbsErrCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[17]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[13]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[12]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[6]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzDAvaReg[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[3]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[2]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrEn~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[3]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[2]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[17]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp6~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp5~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp3~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp4~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp5~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp6~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp3~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp5[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp6[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[5]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/TxClkEn~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/TxByteClkReg[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/TxByteClkReg[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp5~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp3~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp3~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp6~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/trigger_unit_inst/edb_top_inst/Mcst2MII/tu_trigger~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp2~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[22]~FF" port: "I[1]" }
	terminal	{ cell: "DataContCnt[21]~FF" port: "I[1]" }
	terminal	{ cell: "DataContCnt[19]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[16]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[22]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[2]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[20]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/NrzDataIn~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[18]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrEn~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[16]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[3]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[15]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[24]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[15]~FF" port: "I[1]" }
	terminal	{ cell: "DataContCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp6[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp4[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/InMiiDataEnReg[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrData[3]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzTxState[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[3]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNibbEn~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkEn~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[0]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[4]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/WrAddrSync~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[6]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[8]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[4]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[12]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[14]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[7]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[16]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkOutEn~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltError~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[9]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[3]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[3]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/RxNrzDAva[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[5]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[4]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[8]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[10]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[15]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[12]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[14]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[20]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[16]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[3]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[7]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[6]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[1]~FF" port: "RE" }
	terminal	{ cell: "PrbsErrCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[3]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[5]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[24]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[21]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[11]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[16]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[18]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[14]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[6]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[7]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[2]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/SmthClk~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[5]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[10]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrSftReg[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/InMiiDataEnReg[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAva~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[18]~FF" port: "I[1]" }
	terminal	{ cell: "DataContCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/InMiiDataEnReg[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[3]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxDV~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp3[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "DataContCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp5[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i5" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i6" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i7" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i8" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i2" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i3" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i4" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i5" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i6" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i7" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i8" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i3" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i4" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i5" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i6" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i7" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i8" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i9" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i10" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i11" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i12" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i13" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i14" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i15" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i16" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i17" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i18" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i19" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i20" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i21" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i22" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i23" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i24" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i25" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i26" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i27" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i3" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i4" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i5" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i6" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i7" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i8" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i9" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i10" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i11" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i12" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i13" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i14" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i15" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i16" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i17" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i18" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i19" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i20" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i21" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i22" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i23" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i24" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i25" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i26" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i27" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i3" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i4" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i5" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i6" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i7" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i8" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i9" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i10" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i11" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i12" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i13" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i14" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i15" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i16" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i17" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i18" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i19" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i20" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i21" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i22" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i23" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i24" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i25" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i26" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i27" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i3" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i4" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i5" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i6" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i7" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i8" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i9" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i10" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i11" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i12" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i13" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i14" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i15" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i16" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i17" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i18" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i19" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i20" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i21" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i22" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i23" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i24" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i25" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i26" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i27" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/add_12/i3" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/add_73/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i5" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i6" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i5" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i6" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i7" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i8" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i9" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i10" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i11" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i12" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i2" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i5" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i6" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i7" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i8" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i9" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i10" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i11" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i12" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i13" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i14" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i15" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i16" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i17" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i18" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i19" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i20" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i21" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i22" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i23" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i24" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i25" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i26" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i27" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i5" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i6" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i5" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i6" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i7" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i8" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i9" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i10" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i11" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i12" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i13" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i14" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i15" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i16" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i17" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i1" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i1" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i1" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i1" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i1" port: "I[1]" }
 }
net {
	name: "TxClkEnReg[0]"
	terminal	{ cell: "TxClkEnReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "TxClkEnReg[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9738" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxMcstClk_2~O"
	type: GLOBAL_CLOCK
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/CLKBUF__0" port: "clkout" }
	terminal	{ cell: "TxClkEnReg[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[14]~FF" port: "clk" }
	terminal	{ cell: "DbgMiiTxData[0]~FF" port: "clk" }
	terminal	{ cell: "DbgMiiTxEn~FF" port: "clk" }
	terminal	{ cell: "Mcst2MII_TxMcstData[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[3]~FF" port: "clk" }
	terminal	{ cell: "DbgMiiTxData[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_resetn_p1~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[4]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp4~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[11]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_FrontMcstDecRom/U2_McstDecode" port: "RCLK" }
	terminal	{ cell: "TxClkEnReg[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[11]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[8]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[9]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[5]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[4]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_imdt_p1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp4~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[4]~FF" port: "clk" }
	terminal	{ cell: "DbgMiiTxData[1]~FF" port: "clk" }
	terminal	{ cell: "Mcst2MII_TxMcstData[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/data_in_p1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p2~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp3~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_resetn~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[4]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[17]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[10]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[13]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[4]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[23]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[19]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[4]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[8]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/data_in_p1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp4~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp2~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp6~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/data_in_p1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp2~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp6~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/data_in_p1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp5~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp4~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp2~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp5~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzDAvaReg[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxByteGen~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[5]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[7]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[11]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[13]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[15]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosAdj[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/RxNrzDAva[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosAdj[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[7]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[9]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[11]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[15]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[17]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[6]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[5]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[7]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[22]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[17]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[13]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[12]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[6]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzDAvaReg[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrEn~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[10]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp6~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp5~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_p1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff2q~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p3~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_p2~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp3~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp4~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp5~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp6~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp3~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp5[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp6[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_RearMcstDecRom/U2_McstDecode" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WCLK" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp5~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/data_in_p1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp3~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_imdt_p2~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp3~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp6~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/trigger_unit_inst/edb_top_inst/Mcst2MII/tu_trigger~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff2~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/enable~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp2~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp6[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp4[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNibbEn~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[16]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[11]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[6]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[4]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/WrAddrSync~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[6]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[8]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[4]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[12]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[14]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[7]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[16]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkOutEn~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltError~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[9]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/RxNrzDAva[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[5]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[4]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[8]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[10]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[15]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[12]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[14]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[20]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[16]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[7]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[6]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[5]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[24]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[21]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[11]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[16]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[18]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[14]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[6]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[7]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/PosAdjDir~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/SmthClk~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[8]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[5]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[10]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrSftReg[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[5]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[7]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[12]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[9]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[14]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAva~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[19]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp3[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp5[0]~FF" port: "clk" }
 }
net {
	name: "TxDataEn"
	terminal	{ cell: "TxDataEn~FF" port: "O_seq" }
	terminal	{ cell: "TxItvlLenCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "TxItvlLenCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "TxDataLenCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "TxItvlLenCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "TxItvlLenCnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "TxItvlLenCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "TxItvlLenCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "TxItvlLenCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "TxItvlLenCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "TxDataEn~FF" port: "I[3]" }
	terminal	{ cell: "TxItvlLenCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "TxItvlLenCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "TxItvlLenCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "TxItvlLenCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "TxItvlLenCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "TxItvlLenCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "TxItvlLenCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "DbgTxData[4]~FF" port: "I[0]" }
	terminal	{ cell: "TxDataLenCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "TxDataLenCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "TxDataLenCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "TxDataLenCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "TxDataLenCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "TxDataLenCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "TxDataLenCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "TxDataLenCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "TxDataLenCnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "TxDataLenCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "TxDataLenCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "TxDataLenCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "TxDataLenCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "TxDataLenCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "TxDataLenCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "TxItvlLenCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__9767" port: "I[0]" }
	terminal	{ cell: "LUT__9740" port: "I[1]" }
 }
net {
	name: "n47"
	terminal	{ cell: "sub_8/add_2/i1" port: "O" }
	terminal	{ cell: "TxItvlLenCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "TxClkEn_2"
	terminal	{ cell: "U2_Mcst2MII/TxClkEn~FF" port: "O_seq" }
	terminal	{ cell: "TxItvlLenCnt[0]~FF" port: "CE" }
	terminal	{ cell: "TxItvlLenCnt[3]~FF" port: "CE" }
	terminal	{ cell: "TxDataLenCnt[0]~FF" port: "CE" }
	terminal	{ cell: "TxItvlLenCnt[7]~FF" port: "CE" }
	terminal	{ cell: "TxItvlLenCnt[15]~FF" port: "CE" }
	terminal	{ cell: "DbgTxData[0]~FF" port: "CE" }
	terminal	{ cell: "TxItvlLenCnt[1]~FF" port: "CE" }
	terminal	{ cell: "TxItvlLenCnt[5]~FF" port: "CE" }
	terminal	{ cell: "TxItvlLenCnt[9]~FF" port: "CE" }
	terminal	{ cell: "TxItvlLenCnt[13]~FF" port: "CE" }
	terminal	{ cell: "DegTxClkCnt[0]~FF" port: "RE" }
	terminal	{ cell: "TxDataEn~FF" port: "CE" }
	terminal	{ cell: "TxItvlLenCnt[2]~FF" port: "CE" }
	terminal	{ cell: "TxItvlLenCnt[4]~FF" port: "CE" }
	terminal	{ cell: "TxItvlLenCnt[6]~FF" port: "CE" }
	terminal	{ cell: "TxItvlLenCnt[8]~FF" port: "CE" }
	terminal	{ cell: "TxItvlLenCnt[10]~FF" port: "CE" }
	terminal	{ cell: "TxItvlLenCnt[12]~FF" port: "CE" }
	terminal	{ cell: "TxItvlLenCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxEn~FF" port: "CE" }
	terminal	{ cell: "DbgTxData[4]~FF" port: "CE" }
	terminal	{ cell: "TxDataLenCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[0]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[2]~FF" port: "CE" }
	terminal	{ cell: "DbgTxData[1]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[1]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[3]~FF" port: "CE" }
	terminal	{ cell: "DbgTxData[2]~FF" port: "CE" }
	terminal	{ cell: "DegTxClkCnt[1]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[6]~FF" port: "CE" }
	terminal	{ cell: "TxDataLenCnt[13]~FF" port: "CE" }
	terminal	{ cell: "TxDataLenCnt[1]~FF" port: "CE" }
	terminal	{ cell: "TxDataLenCnt[3]~FF" port: "CE" }
	terminal	{ cell: "TxDataLenCnt[7]~FF" port: "CE" }
	terminal	{ cell: "TxDataLenCnt[9]~FF" port: "CE" }
	terminal	{ cell: "TxDataLenCnt[11]~FF" port: "CE" }
	terminal	{ cell: "TxDataLenCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrSftReg[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/WrAddrSync~FF" port: "I[2]" }
	terminal	{ cell: "TxDataLenCnt[2]~FF" port: "CE" }
	terminal	{ cell: "TxDataLenCnt[4]~FF" port: "CE" }
	terminal	{ cell: "TxDataLenCnt[8]~FF" port: "CE" }
	terminal	{ cell: "TxDataLenCnt[10]~FF" port: "CE" }
	terminal	{ cell: "TxDataLenCnt[12]~FF" port: "CE" }
	terminal	{ cell: "TxDataLenCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrData[3]~FF" port: "CE" }
	terminal	{ cell: "TxItvlLenCnt[11]~FF" port: "CE" }
	terminal	{ cell: "LUT__9767" port: "I[1]" }
	terminal	{ cell: "LUT__10012" port: "I[2]" }
 }
net {
	name: "PllLocked[1]"
	terminal	{ cell: "PllLocked[1]" port: "inpad" }
	terminal	{ cell: "TxItvlLenCnt[0]~FF" port: "RE" }
	terminal	{ cell: "TxItvlLenCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[3]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[0]~FF" port: "RE" }
	terminal	{ cell: "TxItvlLenCnt[7]~FF" port: "RE" }
	terminal	{ cell: "TxItvlLenCnt[15]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[24]~FF" port: "RE" }
	terminal	{ cell: "TxItvlLenCnt[1]~FF" port: "RE" }
	terminal	{ cell: "TxItvlLenCnt[5]~FF" port: "RE" }
	terminal	{ cell: "TxItvlLenCnt[9]~FF" port: "RE" }
	terminal	{ cell: "TxItvlLenCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[1]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[0]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[8]~FF" port: "RE" }
	terminal	{ cell: "TxDataEn~FF" port: "RE" }
	terminal	{ cell: "TxItvlLenCnt[2]~FF" port: "RE" }
	terminal	{ cell: "TxItvlLenCnt[4]~FF" port: "RE" }
	terminal	{ cell: "TxItvlLenCnt[6]~FF" port: "RE" }
	terminal	{ cell: "TxItvlLenCnt[8]~FF" port: "RE" }
	terminal	{ cell: "TxItvlLenCnt[10]~FF" port: "RE" }
	terminal	{ cell: "TxItvlLenCnt[12]~FF" port: "RE" }
	terminal	{ cell: "TxItvlLenCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[0]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[2]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[4]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[4]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[12]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[16]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[20]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[5]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[2]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[6]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[10]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[14]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[18]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[22]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[1]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[3]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[5]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[7]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[9]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[11]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[13]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[15]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[17]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[19]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[21]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[23]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCntA[25]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[6]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[1]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[1]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[6]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[7]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[9]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[11]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[0]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[3]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[4]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[5]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[6]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[7]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PrbsDataOut[1]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[0]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[1]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[2]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[3]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[4]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[5]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[6]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[7]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PrbsDataOut[2]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[0]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[1]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[2]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[3]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[4]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[5]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[6]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[7]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PrbsDataOut[3]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PrbsDataOut[0]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[5]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[2]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[4]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[8]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[10]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[12]~FF" port: "RE" }
	terminal	{ cell: "TxDataLenCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[7]~FF" port: "RE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[2]~FF" port: "RE" }
	terminal	{ cell: "TxItvlLenCnt[11]~FF" port: "RE" }
 }
net {
	name: "TxItvlLenCnt[0]"
	terminal	{ cell: "TxItvlLenCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9740" port: "I[0]" }
	terminal	{ cell: "sub_8/add_2/i1" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/SysClk~O"
	type: GLOBAL_CLOCK
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/CLKBUF__1" port: "clkout" }
	terminal	{ cell: "TxItvlLenCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[2]~FF" port: "clk" }
	terminal	{ cell: "TxItvlLenCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[3]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[0]~FF" port: "clk" }
	terminal	{ cell: "TxDataLenCnt[0]~FF" port: "clk" }
	terminal	{ cell: "TxItvlLenCnt[7]~FF" port: "clk" }
	terminal	{ cell: "TxItvlLenCnt[15]~FF" port: "clk" }
	terminal	{ cell: "PrbsErrCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[6]~FF" port: "clk" }
	terminal	{ cell: "DbgTxData[0]~FF" port: "clk" }
	terminal	{ cell: "TxItvlLenCnt[1]~FF" port: "clk" }
	terminal	{ cell: "TxItvlLenCnt[5]~FF" port: "clk" }
	terminal	{ cell: "TxItvlLenCnt[9]~FF" port: "clk" }
	terminal	{ cell: "TxItvlLenCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[0]~FF" port: "clk" }
	terminal	{ cell: "PrbsRightReg~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/WrAddrSync~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[22]~FF" port: "clk" }
	terminal	{ cell: "DegTxClkCnt[0]~FF" port: "clk" }
	terminal	{ cell: "TxDataEn~FF" port: "clk" }
	terminal	{ cell: "TxItvlLenCnt[2]~FF" port: "clk" }
	terminal	{ cell: "TxItvlLenCnt[4]~FF" port: "clk" }
	terminal	{ cell: "TxItvlLenCnt[6]~FF" port: "clk" }
	terminal	{ cell: "TxItvlLenCnt[8]~FF" port: "clk" }
	terminal	{ cell: "TxItvlLenCnt[10]~FF" port: "clk" }
	terminal	{ cell: "TxItvlLenCnt[12]~FF" port: "clk" }
	terminal	{ cell: "TxItvlLenCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkReg[0]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[0]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[2]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[24]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[4]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[10]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[18]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[22]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[2]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[36]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/InMiiDataEnReg[0]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[2]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[10]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[14]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[18]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[26]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[30]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[34]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxEn~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[4]~FF" port: "clk" }
	terminal	{ cell: "DbgTxData[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/LedCntRst~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/CtrlMiiLoop~FF" port: "clk" }
	terminal	{ cell: "TxDataLenCnt[5]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[8]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[10]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[16]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[20]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[24]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoWrSftReg[0]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[0]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[38]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[0]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[4]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[8]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[12]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[16]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[20]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[24]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[28]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[32]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/InMiiDataEnReg[1]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[2]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[2]~FF" port: "clk" }
	terminal	{ cell: "DbgTxData[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/commit_sync2~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/DPLLTest/vio_core_inst/probe_in_mux_out[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[14]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[3]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[15]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[17]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[19]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[21]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[23]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[25]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[1]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[23]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoWrEn~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[35]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[37]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[39]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[0]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[1]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[3]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[5]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[7]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[9]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[11]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[13]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[15]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[17]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[19]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[21]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[23]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[25]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[27]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[29]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[31]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[33]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[0]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[1]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[1]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[3]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[1]~FF" port: "clk" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[3]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[5]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[2]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[3]~FF" port: "clk" }
	terminal	{ cell: "DbgTxData[2]~FF" port: "clk" }
	terminal	{ cell: "DegTxClkCnt[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/commit_sync1~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[4]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/DPLLTest/vio_core_inst/probe_in_mux_out[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "TxDataLenCnt[6]~FF" port: "clk" }
	terminal	{ cell: "TxDataLenCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[6]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[17]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkReg[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[19]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[16]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[14]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[23]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[2]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[3]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxRight[2]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[25]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[23]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[20]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[17]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[19]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[2]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[8]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[7]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[5]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[3]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[4]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[25]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[20]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[23]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[2]~FF" port: "clk" }
	terminal	{ cell: "TxDataLenCnt[1]~FF" port: "clk" }
	terminal	{ cell: "TxDataLenCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[6]~FF" port: "clk" }
	terminal	{ cell: "TxDataLenCnt[7]~FF" port: "clk" }
	terminal	{ cell: "TxDataLenCnt[9]~FF" port: "clk" }
	terminal	{ cell: "TxDataLenCnt[11]~FF" port: "clk" }
	terminal	{ cell: "TxDataLenCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrSftReg[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/WrAddrSync~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[8]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[10]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[12]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[16]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[18]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[4]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/MiiRxCEn~FF" port: "clk" }
	terminal	{ cell: "PrbsErrCnt[3]~FF" port: "clk" }
	terminal	{ cell: "PrbsErrCnt[2]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[23]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[22]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[21]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[1]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[18]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[23]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[17]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[17]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[21]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[26]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[4]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxError[3]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[8]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[3]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[0]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[3]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[4]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[5]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[5]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[26]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[25]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[6]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[24]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[7]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[21]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[20]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PrbsDataOut[1]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[16]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[2]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[3]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[4]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[5]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[6]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[7]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PrbsDataOut[2]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[4]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[0]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[2]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[6]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[3]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[7]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[8]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[4]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[1]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[5]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[26]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[3]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[6]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[24]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[7]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[8]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[22]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxError[2]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PrbsDataOut[3]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[21]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[18]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/TxClkEn~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[19]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[17]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/TxByteClkReg[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[16]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/TxByteClkReg[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[8]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/PrbsRight~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[18]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[7]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/PrbsError~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[22]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[4]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxError[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[3]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxRight[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[2]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[5]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[6]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[6]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[6]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[4]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[2]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[5]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxRight[3]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxRight[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PrbsDataOut[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxError[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[7]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[13]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[22]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[21]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[19]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[16]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[1]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[22]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[5]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[15]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[3]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[14]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[5]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[8]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[8]~FF" port: "clk" }
	terminal	{ cell: "TxDataLenCnt[2]~FF" port: "clk" }
	terminal	{ cell: "TxDataLenCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[20]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[7]~FF" port: "clk" }
	terminal	{ cell: "TxDataLenCnt[8]~FF" port: "clk" }
	terminal	{ cell: "TxDataLenCnt[10]~FF" port: "clk" }
	terminal	{ cell: "TxDataLenCnt[12]~FF" port: "clk" }
	terminal	{ cell: "TxDataLenCnt[14]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[18]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[24]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrEn~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[16]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[5]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[7]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[9]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[11]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[24]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[13]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[17]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[19]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrData[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[0]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkEn~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[0]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[13]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[15]~FF" port: "clk" }
	terminal	{ cell: "PrbsErrCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[8]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[16]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[7]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[17]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[4]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[3]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[18]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[26]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[25]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[19]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[20]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/InMiiDataEnReg[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[18]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[21]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/InMiiDataEnReg[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxDV~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[20]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[19]~FF" port: "clk" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[22]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[8]~FF" port: "clk" }
	terminal	{ cell: "DataContCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[7]~FF" port: "clk" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[2]~FF" port: "clk" }
	terminal	{ cell: "TxItvlLenCnt[11]~FF" port: "clk" }
 }
net {
	name: "U4_LoopBuff/InMiiDataEnReg[1]"
	terminal	{ cell: "U4_LoopBuff/InMiiDataEnReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[2]~FF" port: "I[0]" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[0]~FF" port: "I[0]" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10012" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/InMiiDataEnReg[0]"
	terminal	{ cell: "U4_LoopBuff/InMiiDataEnReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[2]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/InMiiDataEnReg[1]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[0]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__10012" port: "I[0]" }
 }
net {
	name: "n3099"
	terminal	{ cell: "U4_LoopBuff/add_73/i3" port: "O" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[2]~FF" port: "I[2]" }
 }
net {
	name: "n4644"
	terminal	{ cell: "LUT__10012" port: "O" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[2]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[0]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[1]~FF" port: "CE" }
 }
net {
	name: "PllLocked[0]"
	terminal	{ cell: "PllLocked[0]" port: "inpad" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[2]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[6]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[0]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[22]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[24]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[10]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[18]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[22]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[2]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[36]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[2]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[10]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[14]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[18]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[26]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[30]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[34]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[13]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[18]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[8]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[10]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[16]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[20]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[24]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[0]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[38]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[4]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[8]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[12]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[16]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[20]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[24]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[28]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[32]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[14]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[8]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[4]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[1]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[3]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[15]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[17]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[19]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[21]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[23]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[25]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[1]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[23]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[35]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[37]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[39]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[0]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[1]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[3]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[5]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[7]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[9]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[11]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[13]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[15]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[17]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[19]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[21]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[23]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[25]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[27]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[29]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[31]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[33]~FF" port: "RE" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[1]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[5]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[2]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[3]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[4]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[6]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[15]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[19]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[16]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[14]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[2]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[3]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxRight[2]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[25]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[23]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[20]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[17]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[19]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[2]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[8]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[7]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[5]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[3]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[4]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[25]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[23]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[8]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[10]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[12]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[16]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[18]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[4]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[23]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[10]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[22]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[3]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[21]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[18]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[17]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[26]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[17]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[4]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxError[3]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[8]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[3]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[1]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[5]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[26]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[25]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[24]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[21]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[20]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[16]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[4]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[6]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[7]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[8]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[1]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[26]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[3]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[24]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[8]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[22]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxError[2]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[21]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[18]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[19]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[17]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[16]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[8]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/PrbsRight~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[18]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[7]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/PrbsError~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[22]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[4]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxError[1]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[3]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxRight[1]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[2]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[5]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[1]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[6]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[6]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[6]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[4]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[2]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[5]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxRight[3]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxRight[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxError[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[7]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[1]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[15]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[3]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[14]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[5]~FF" port: "RE" }
	terminal	{ cell: "LedFlashCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[8]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[8]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[24]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[5]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[7]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[9]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[11]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[13]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[17]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[19]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[3]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[16]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[11]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[6]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[1]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[8]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[16]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[7]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[17]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[4]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[3]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[18]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[26]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[25]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[19]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[5]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[2]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[20]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[7]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[12]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[9]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[14]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[21]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[19]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[20]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[22]~FF" port: "RE" }
 }
net {
	name: "U4_LoopBuff/FifoRdAddr[2]"
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[2]~FF" port: "O_seq" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxEn~FF" port: "I[3]" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[0]~FF" port: "I[3]" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[2]~FF" port: "I[3]" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[1]~FF" port: "I[3]" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[3]~FF" port: "I[3]" }
	terminal	{ cell: "U4_LoopBuff/add_73/i3" port: "I[0]" }
 }
net {
	name: "n3323"
	terminal	{ cell: "sub_8/add_2/i4" port: "O" }
	terminal	{ cell: "TxItvlLenCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "TxItvlLenCnt[3]"
	terminal	{ cell: "TxItvlLenCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9742" port: "I[0]" }
	terminal	{ cell: "sub_8/add_2/i4" port: "I[0]" }
 }
net {
	name: "U1_PRBSGen/U0_PRBSGen/PRBSSft[2]"
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[2]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9769" port: "I[2]" }
 }
net {
	name: "n3671"
	terminal	{ cell: "LUT__9767" port: "O" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[3]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[1]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[0]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[2]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[4]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[1]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[6]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[0]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[3]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[4]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[5]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[6]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[7]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PrbsDataOut[1]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[0]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[1]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[2]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[3]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[4]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[5]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[6]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[7]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PrbsDataOut[2]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[0]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[1]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[2]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[3]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[4]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[5]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[6]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[7]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PrbsDataOut[3]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PrbsDataOut[0]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[5]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[7]~FF" port: "CE" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[2]~FF" port: "CE" }
 }
net {
	name: "U1_PRBSGen/U0_PRBSGen/PRBSSft[3]"
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[3]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[4]~FF" port: "I[2]" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PrbsDataOut[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff1"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff2~FF" port: "I[1]" }
 }
net {
	name: "jtag_inst1_RESET"
	terminal	{ cell: "jtag_inst1_RESET" port: "inpad" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff2~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[512][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/col_addr[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_resetn_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[256][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pattern[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/internal_reg_r0[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pattern[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[64][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[70]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[128][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[384][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[192][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[512][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/hold_probe_in~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/clear_int~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/address_counter[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_run_trig~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_run_trig_imdt~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_resetn~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[78]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[192][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[320][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[448][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[320][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[384][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/biu_ready~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[256][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[256][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[64]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[66]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[68]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[72]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[74]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[76]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[80]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[71]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[320][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[384][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[64][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[64][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[448][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[448][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[512][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[128][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[128][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[192][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[65]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[67]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[69]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[73]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[75]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[77]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[79]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[81]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff2q~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_stop_trig~FF" port: "RE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff2q~FF" port: "I[1]" }
	terminal	{ cell: "LUT__11596" port: "I[2]" }
 }
net {
	name: "jtag_inst1_TCK~O"
	type: GLOBAL_CLOCK
	terminal	{ cell: "CLKBUF__3" port: "clkout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff2~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[512][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_from_biu[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/col_addr[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_from_biu[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[256][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pattern[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/internal_reg_r0[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/dffrs_160/edb_top_inst/DPLLTest/vio_core_inst/probe_out_sync[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pattern[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[64][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[70]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[128][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[384][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[192][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[512][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/hold_probe_in~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/clear_int~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/address_counter[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/dffrs_160/edb_top_inst/DPLLTest/vio_core_inst/probe_out_sync[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_run_trig~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_run_trig_imdt~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[78]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[192][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[320][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[448][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[320][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[384][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/biu_ready~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[256][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[256][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[64]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[66]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[68]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[72]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[74]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[76]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[80]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[71]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[320][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[384][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[64][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[64][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[448][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[448][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[512][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[128][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[128][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[192][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[65]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[67]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[69]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[73]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[75]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[77]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[79]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[81]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff2q~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_stop_trig~FF" port: "clk" }
 }
net {
	name: "LedFlashCnt[0]"
	terminal	{ cell: "LedFlashCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[11]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][11]~FF" port: "I[1]" }
 }
net {
	name: "n4868"
	terminal	{ cell: "LUT__10328" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][28]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10592" port: "I[1]" }
 }
net {
	name: "n38"
	terminal	{ cell: "sub_6/add_2/i1" port: "O" }
	terminal	{ cell: "TxDataLenCnt[0]~FF" port: "I[0]" }
 }
net {
	name: "TxDataLenCnt[0]"
	terminal	{ cell: "TxDataLenCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9748" port: "I[0]" }
	terminal	{ cell: "sub_6/add_2/i1" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[46]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][46]~FF" port: "I[1]" }
 }
net {
	name: "n3030"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10054" port: "I[3]" }
 }
net {
	name: "n6221"
	terminal	{ cell: "LUT__10041" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[5]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[9]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[13]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[3]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[7]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[11]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[15]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/address_counter[1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[4]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[6]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[8]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[10]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[12]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[14]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__10072" port: "I[1]" }
	terminal	{ cell: "LUT__10044" port: "I[3]" }
 }
net {
	name: "n4709"
	terminal	{ cell: "LUT__10091" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[14]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[1]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10049" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i2" port: "I[0]" }
 }
net {
	name: "n3315"
	terminal	{ cell: "sub_8/add_2/i8" port: "O" }
	terminal	{ cell: "TxItvlLenCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "TxItvlLenCnt[7]"
	terminal	{ cell: "TxItvlLenCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9741" port: "I[2]" }
	terminal	{ cell: "sub_8/add_2/i8" port: "I[0]" }
 }
net {
	name: "n3300"
	terminal	{ cell: "sub_8/add_2/i16" port: "O" }
	terminal	{ cell: "TxItvlLenCnt[15]~FF" port: "I[1]" }
 }
net {
	name: "TxItvlLenCnt[15]"
	terminal	{ cell: "TxItvlLenCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9744" port: "I[2]" }
	terminal	{ cell: "sub_8/add_2/i16" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[24]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][24]~FF" port: "I[1]" }
 }
net {
	name: "n4833"
	terminal	{ cell: "LUT__10221" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[46]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10805" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp3~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/data_in_p1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp4~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp6~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp2~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp1"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp1~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11455" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p3~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[16]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[8]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11541" port: "I[3]" }
	terminal	{ cell: "LUT__11602" port: "I[0]" }
 }
net {
	name: "n2847"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i15" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[14]~FF" port: "I[1]" }
 }
net {
	name: "n5200"
	terminal	{ cell: "LUT__11541" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[8]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_resetn"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_resetn~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_imdt_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/data_in_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p2~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/data_in_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/data_in_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/data_in_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff2q~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p3~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_p2~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/data_in_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_imdt_p2~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff2~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/enable~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[8]~FF" port: "RE" }
	terminal	{ cell: "LUT__11614" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11552" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i15" port: "I[0]" }
 }
net {
	name: "PrbsRight"
	terminal	{ cell: "U0_PRBS9Chk/PrbsRight~FF" port: "O_seq" }
	terminal	{ cell: "PrbsErrCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "PrbsRightReg~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9734" port: "I[1]" }
	terminal	{ cell: "LUT__9731" port: "I[3]" }
 }
net {
	name: "n3507"
	terminal	{ cell: "add_24/i1" port: "O" }
	terminal	{ cell: "PrbsErrCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "LedCntRst"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/LedCntRst~FF" port: "O_seq" }
	terminal	{ cell: "PrbsErrCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "PrbsErrCnt[3]~FF" port: "RE" }
	terminal	{ cell: "PrbsErrCnt[2]~FF" port: "RE" }
	terminal	{ cell: "PrbsErrCnt[1]~FF" port: "RE" }
	terminal	{ cell: "LUT__9735" port: "I[1]" }
 }
net {
	name: "n3630"
	terminal	{ cell: "LUT__9735" port: "O" }
	terminal	{ cell: "PrbsErrCnt[0]~FF" port: "CE" }
 }
net {
	name: "PrbsErrCnt[0]"
	terminal	{ cell: "PrbsErrCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "add_24/i1" port: "I[0]" }
	terminal	{ cell: "LUT__11634" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoWrData[1]"
	terminal	{ cell: "U4_LoopBuff/FifoWrData[1]~FF" port: "O_seq" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[6]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[36]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[26]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[16]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[1]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[11]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[21]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[31]~FF" port: "I[1]" }
 }
net {
	name: "n4650"
	terminal	{ cell: "LUT__10018" port: "O" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[6]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[8]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[5]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[7]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[9]~FF" port: "CE" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[6]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13481" port: "I[0]" }
 }
net {
	name: "PrbsDataOut[0]"
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PrbsDataOut[0]~FF" port: "O_seq" }
	terminal	{ cell: "DbgTxData[0]~FF" port: "I[0]" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9768" port: "I[3]" }
 }
net {
	name: "LpMiiTxData[0]"
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[0]~FF" port: "O_seq" }
	terminal	{ cell: "DbgTxData[0]~FF" port: "I[1]" }
 }
net {
	name: "CtrlMiiLoop"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/CtrlMiiLoop~FF" port: "O_seq" }
	terminal	{ cell: "DbgTxData[0]~FF" port: "I[2]" }
	terminal	{ cell: "DbgTxData[4]~FF" port: "I[2]" }
	terminal	{ cell: "DbgTxData[1]~FF" port: "I[2]" }
	terminal	{ cell: "DbgTxData[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrData[3]~FF" port: "I[2]" }
 }
net {
	name: "DbgTxData[0]"
	terminal	{ cell: "DbgTxData[0]~FF" port: "O_seq" }
	terminal	{ cell: "DbgMiiTxData[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[10]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[15]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[14]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][14]~FF" port: "I[1]" }
 }
net {
	name: "n4870"
	terminal	{ cell: "LUT__10330" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][17]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10647" port: "I[0]" }
 }
net {
	name: "n3647"
	terminal	{ cell: "LUT__9738" port: "O" }
	terminal	{ cell: "DbgMiiTxData[0]~FF" port: "CE" }
	terminal	{ cell: "DbgMiiTxEn~FF" port: "CE" }
	terminal	{ cell: "DbgMiiTxData[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[2]~FF" port: "I[1]" }
	terminal	{ cell: "DbgMiiTxData[1]~FF" port: "CE" }
 }
net {
	name: "DbgMiiTxData[0]"
	terminal	{ cell: "DbgMiiTxData[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[3]~FF" port: "I[1]" }
 }
net {
	name: "LedFlashCntA[24]"
	terminal	{ cell: "LedFlashCntA[24]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[24]~FF" port: "I[0]" }
 }
net {
	name: "n3362"
	terminal	{ cell: "LedFlashCntA[23]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[24]~FF" port: "cin" }
 }
net {
	name: "n3360"
	terminal	{ cell: "LedFlashCntA[24]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[25]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/TxMcstClk~O"
	type: GLOBAL_CLOCK
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/CLKBUF__0" port: "clkout" }
	terminal	{ cell: "LedFlashCntA[24]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[0]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[8]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[4]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[12]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[16]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[20]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[2]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[6]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[10]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[14]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[18]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[22]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[3]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[2]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[1]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[3]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[5]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[7]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[9]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[11]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[13]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[15]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[17]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[19]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[21]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[23]~FF" port: "clk" }
	terminal	{ cell: "LedFlashCntA[25]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzDataInReg~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataAva~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/InMiiDataEnReg[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxDataEn~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzDataEnReg[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/NrzDataIn~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/InMiiDataEnReg[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzTxState[2]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[3]~FF" port: "clk" }
 }
net {
	name: "n3327"
	terminal	{ cell: "sub_8/add_2/i2" port: "O" }
	terminal	{ cell: "TxItvlLenCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "TxItvlLenCnt[1]"
	terminal	{ cell: "TxItvlLenCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9740" port: "I[2]" }
	terminal	{ cell: "sub_8/add_2/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[55]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[10]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9713" port: "I[1]" }
	terminal	{ cell: "LUT__9680" port: "I[3]" }
 }
net {
	name: "n4873"
	terminal	{ cell: "LUT__10334" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][32]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11274" port: "I[0]" }
 }
net {
	name: "n3319"
	terminal	{ cell: "sub_8/add_2/i6" port: "O" }
	terminal	{ cell: "TxItvlLenCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "TxItvlLenCnt[5]"
	terminal	{ cell: "TxItvlLenCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9741" port: "I[0]" }
	terminal	{ cell: "sub_8/add_2/i6" port: "I[0]" }
 }
net {
	name: "n4704"
	terminal	{ cell: "LUT__10072" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[28]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[16]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[20]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[24]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[18]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[22]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[26]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[30]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[17]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[19]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[21]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[23]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[25]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[27]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[29]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[31]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__10168" port: "I[2]" }
	terminal	{ cell: "LUT__10073" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[13]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9712" port: "I[0]" }
 }
net {
	name: "n4784"
	terminal	{ cell: "LUT__10168" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[31]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[12]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9711" port: "I[2]" }
 }
net {
	name: "n3311"
	terminal	{ cell: "sub_8/add_2/i10" port: "O" }
	terminal	{ cell: "TxItvlLenCnt[9]~FF" port: "I[1]" }
 }
net {
	name: "TxItvlLenCnt[9]"
	terminal	{ cell: "TxItvlLenCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9743" port: "I[0]" }
	terminal	{ cell: "sub_8/add_2/i10" port: "I[0]" }
 }
net {
	name: "n3303"
	terminal	{ cell: "sub_8/add_2/i14" port: "O" }
	terminal	{ cell: "TxItvlLenCnt[13]~FF" port: "I[1]" }
 }
net {
	name: "TxItvlLenCnt[13]"
	terminal	{ cell: "TxItvlLenCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9744" port: "I[0]" }
	terminal	{ cell: "sub_8/add_2/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[0]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[512][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[256][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[64][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[128][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[384][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[192][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[320][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[448][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][0]~FF" port: "I[1]" }
 }
net {
	name: "n4872"
	terminal	{ cell: "LUT__10333" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[512][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[512][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[512][2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[512][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[512][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10300" port: "I[0]" }
	terminal	{ cell: "LUT__11524" port: "I[3]" }
	terminal	{ cell: "LUT__11522" port: "I[2]" }
	terminal	{ cell: "LUT__11523" port: "I[3]" }
 }
net {
	name: "U1_PRBSGen/U0_PRBSGen/PRBSSft[0]"
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[0]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9769" port: "I[0]" }
 }
net {
	name: "U1_PRBSGen/U0_PRBSGen/PRBSSft[1]"
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[1]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9769" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[41]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][41]~FF" port: "I[1]" }
 }
net {
	name: "n4859"
	terminal	{ cell: "LUT__10318" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][53]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11060" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[40]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][40]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11048" port: "I[3]" }
 }
net {
	name: "Mcst2MII_MiiRxData[1]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[1]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[0]~FF" port: "I[0]" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[9]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[0]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[8]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[8]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[0]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxError[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__9857" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[3]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[3]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9858" port: "I[1]" }
	terminal	{ cell: "LUT__9852" port: "I[1]" }
 }
net {
	name: "n4439"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxError[1]~FF" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[0]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__9859" port: "I[0]" }
 }
net {
	name: "n3632"
	terminal	{ cell: "LUT__9736" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[0]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/WrAddrSync~FF" port: "I[1]" }
	terminal	{ cell: "DataContCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[1]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[5]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[2]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[3]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[14]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[23]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[2]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[3]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxRight[2]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[0]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[2]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[8]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[7]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[5]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[3]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[4]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[20]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[10]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[6]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[11]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[17]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[4]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[8]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[3]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[1]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[0]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[5]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[4]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[0]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[6]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[7]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[8]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[1]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[3]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[8]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[8]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[7]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[0]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[4]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[3]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxRight[1]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[2]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[0]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[5]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[1]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[6]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[6]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[6]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[4]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[2]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[5]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[0]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxRight[3]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[0]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxRight[0]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[7]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[22]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[21]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[19]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[8]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[8]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[18]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[16]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[15]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[13]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[8]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[7]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[8]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[7]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[4]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[3]~FF" port: "CE" }
	terminal	{ cell: "DataContCnt[5]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[4]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[9]~FF" port: "RE" }
	terminal	{ cell: "DataContCnt[12]~FF" port: "RE" }
	terminal	{ cell: "LUT__9975" port: "I[2]" }
	terminal	{ cell: "LUT__9923" port: "I[2]" }
	terminal	{ cell: "LUT__9873" port: "I[2]" }
	terminal	{ cell: "LUT__9824" port: "I[2]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[0]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9857" port: "I[2]" }
	terminal	{ cell: "LUT__9853" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[30]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][30]~FF" port: "I[1]" }
 }
net {
	name: "n4856"
	terminal	{ cell: "LUT__10315" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][60]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10899" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[49]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[4]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][49]~FF" port: "I[1]" }
 }
net {
	name: "n4855"
	terminal	{ cell: "LUT__10314" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][54]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11185" port: "I[0]" }
 }
net {
	name: "PrbsRightReg"
	terminal	{ cell: "PrbsRightReg~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9734" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoWrData[4]"
	terminal	{ cell: "U4_LoopBuff/FifoWrData[4]~FF" port: "O_seq" }
	terminal	{ cell: "U4_LoopBuff/WrAddrSync~FF" port: "I[0]" }
	terminal	{ cell: "U4_LoopBuff/InMiiDataEnReg[0]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[14]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[34]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[4]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[24]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[39]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[9]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[19]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[29]~FF" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/WrAddrSync"
	terminal	{ cell: "U4_LoopBuff/WrAddrSync~FF" port: "O_seq" }
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[2]~FF" port: "I[0]" }
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[1]~FF" port: "I[0]" }
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__10005" port: "I[0]" }
 }
net {
	name: "DataContCnt[0]"
	terminal	{ cell: "DataContCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[0]~FF" port: "I[0]" }
 }
net {
	name: "DataContCnt[23]"
	terminal	{ cell: "DataContCnt[23]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "DataContCnt[23]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__9731" port: "I[2]" }
 }
net {
	name: "n28"
	terminal	{ cell: "DataContCnt[0]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[1]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/edb_user_dr[19]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][19]~FF" port: "I[1]" }
 }
net {
	name: "n4865"
	terminal	{ cell: "LUT__10325" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][20]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10723" port: "I[1]" }
 }
net {
	name: "LedFlashCntA[0]"
	terminal	{ cell: "LedFlashCntA[0]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[0]~FF" port: "I[1]" }
	terminal	{ cell: "LedFlashCntA[1]~FF" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoWrData[2]"
	terminal	{ cell: "U4_LoopBuff/FifoWrData[2]~FF" port: "O_seq" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[22]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[2]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[12]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[32]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[37]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[7]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[17]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[27]~FF" port: "I[1]" }
 }
net {
	name: "n4653"
	terminal	{ cell: "LUT__10021" port: "O" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[22]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[20]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[24]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[21]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[23]~FF" port: "CE" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[22]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10030" port: "I[0]" }
 }
net {
	name: "DegTxClkCnt[0]"
	terminal	{ cell: "DegTxClkCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "DegTxClkCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "DegTxClkCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[8]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10537" port: "I[0]" }
 }
net {
	name: "DbgTxData[4]"
	terminal	{ cell: "DbgTxData[4]~FF" port: "O_seq" }
	terminal	{ cell: "DbgMiiTxEn~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[14]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/WrAddrSync~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/InMiiDataEnReg[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[4]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[19]~FF" port: "I[1]" }
 }
net {
	name: "DbgMiiTxEn"
	terminal	{ cell: "DbgMiiTxEn~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[6]~FF" port: "I[1]" }
 }
net {
	name: "LedFlashCntA[8]"
	terminal	{ cell: "LedFlashCntA[8]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[8]~FF" port: "I[0]" }
 }
net {
	name: "n3396"
	terminal	{ cell: "LedFlashCntA[7]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[8]~FF" port: "cin" }
 }
net {
	name: "n3394"
	terminal	{ cell: "LedFlashCntA[8]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[9]~FF" port: "cin" }
 }
net {
	name: "TxMcstData[0]"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[0]~FF" port: "O_seq" }
	terminal	{ cell: "Mcst2MII_TxMcstData[0]~FF" port: "I[1]" }
	terminal	{ cell: "TxMcstData[0]" port: "outpad" }
	terminal	{ cell: "TxMcstData[1]" port: "outpad" }
	terminal	{ cell: "TxMcstData[2]" port: "outpad" }
	terminal	{ cell: "TxMcstData[3]" port: "outpad" }
 }
net {
	name: "Mcst2MII_TxMcstData[0]"
	terminal	{ cell: "Mcst2MII_TxMcstData[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[59]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[14]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][59]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9717" port: "I[1]" }
	terminal	{ cell: "LUT__9685" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11336" port: "I[0]" }
 }
net {
	name: "n6126"
	terminal	{ cell: "LUT__9742" port: "O" }
	terminal	{ cell: "TxDataEn~FF" port: "I[0]" }
 }
net {
	name: "n6128"
	terminal	{ cell: "LUT__9744" port: "O" }
	terminal	{ cell: "TxDataEn~FF" port: "I[1]" }
 }
net {
	name: "n6133"
	terminal	{ cell: "LUT__9749" port: "O" }
	terminal	{ cell: "TxDataEn~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/probe_in_mux_out[0]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/DPLLTest/vio_core_inst/probe_in_mux_out[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_from_biu[0]~FF" port: "I[1]" }
 }
net {
	name: "n4714"
	terminal	{ cell: "LUT__10103" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_from_biu[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_from_biu[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/data_from_biu[0]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_from_biu[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10096" port: "I[1]" }
 }
net {
	name: "n3325"
	terminal	{ cell: "sub_8/add_2/i3" port: "O" }
	terminal	{ cell: "TxItvlLenCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "TxItvlLenCnt[2]"
	terminal	{ cell: "TxItvlLenCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9740" port: "I[3]" }
	terminal	{ cell: "sub_8/add_2/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[61]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][61]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9711" port: "I[1]" }
	terminal	{ cell: "LUT__9683" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11354" port: "I[0]" }
 }
net {
	name: "n3321"
	terminal	{ cell: "sub_8/add_2/i5" port: "O" }
	terminal	{ cell: "TxItvlLenCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "TxItvlLenCnt[4]"
	terminal	{ cell: "TxItvlLenCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9742" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i5" port: "I[0]" }
 }
net {
	name: "n6267"
	terminal	{ cell: "LUT__10095" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[1]~FF" port: "I[2]" }
 }
net {
	name: "n6238"
	terminal	{ cell: "LUT__10060" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10156" port: "I[2]" }
	terminal	{ cell: "LUT__10096" port: "I[2]" }
	terminal	{ cell: "LUT__10085" port: "I[0]" }
	terminal	{ cell: "LUT__10074" port: "I[2]" }
	terminal	{ cell: "LUT__10061" port: "I[2]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/hold_probe_in"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/hold_probe_in~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" port: "CE" }
 }
net {
	name: "n4711"
	terminal	{ cell: "LUT__10099" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[2]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[1]~FF" port: "I[1]" }
 }
net {
	name: "n3317"
	terminal	{ cell: "sub_8/add_2/i7" port: "O" }
	terminal	{ cell: "TxItvlLenCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "TxItvlLenCnt[6]"
	terminal	{ cell: "TxItvlLenCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9741" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i7" port: "I[0]" }
 }
net {
	name: "n2845"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i16" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[15]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i16" port: "I[0]" }
	terminal	{ cell: "LUT__11559" port: "I[0]" }
 }
net {
	name: "n3313"
	terminal	{ cell: "sub_8/add_2/i9" port: "O" }
	terminal	{ cell: "TxItvlLenCnt[8]~FF" port: "I[1]" }
 }
net {
	name: "TxItvlLenCnt[8]"
	terminal	{ cell: "TxItvlLenCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9741" port: "I[3]" }
	terminal	{ cell: "sub_8/add_2/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[29]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[29]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[28]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9726" port: "I[2]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[28]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[28]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[27]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9721" port: "I[2]" }
 }
net {
	name: "n3309"
	terminal	{ cell: "sub_8/add_2/i11" port: "O" }
	terminal	{ cell: "TxItvlLenCnt[10]~FF" port: "I[1]" }
 }
net {
	name: "TxItvlLenCnt[10]"
	terminal	{ cell: "TxItvlLenCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9743" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i11" port: "I[0]" }
 }
net {
	name: "n3305"
	terminal	{ cell: "sub_8/add_2/i13" port: "O" }
	terminal	{ cell: "TxItvlLenCnt[12]~FF" port: "I[1]" }
 }
net {
	name: "TxItvlLenCnt[12]"
	terminal	{ cell: "TxItvlLenCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9743" port: "I[3]" }
	terminal	{ cell: "sub_8/add_2/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13494" port: "I[0]" }
 }
net {
	name: "n3301"
	terminal	{ cell: "sub_8/add_2/i15" port: "O" }
	terminal	{ cell: "TxItvlLenCnt[14]~FF" port: "I[1]" }
 }
net {
	name: "TxItvlLenCnt[14]"
	terminal	{ cell: "TxItvlLenCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9744" port: "I[1]" }
	terminal	{ cell: "sub_8/add_2/i15" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxRstClk_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/SmthClk~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkReg[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkOutEn~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxClkReg[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkReg[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkEn~FF" port: "I[0]" }
 }
net {
	name: "U1_PRBSGen/U0_PRBSGen/PRBSSft[4]"
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[4]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[0]~FF" port: "I[0]" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9768" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10532" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/RxError[3]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxError[3]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[24]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[19]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[16]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[23]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[22]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[21]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[18]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[17]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/PrbsError~FF" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[26]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[25]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[20]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__9975" port: "I[1]" }
 }
net {
	name: "n3107"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i25" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[24]~FF" port: "I[1]" }
 }
net {
	name: "n4532"
	terminal	{ cell: "LUT__9975" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[24]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[19]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[16]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[23]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[22]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[21]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[18]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[17]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[26]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[25]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[20]~FF" port: "CE" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[24]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9971" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i25" port: "I[0]" }
 }
net {
	name: "U1_PRBSGen/U0_PRBSGen/PRBSSft[7]"
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[7]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[4]~FF" port: "I[0]" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PrbsDataOut[0]~FF" port: "I[2]" }
 }
net {
	name: "n6135"
	terminal	{ cell: "LUT__9769" port: "O" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[4]~FF" port: "I[1]" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PrbsDataOut[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp4[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp3[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__10430" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10429" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11463" port: "I[2]" }
 }
net {
	name: "n4861"
	terminal	{ cell: "LUT__10321" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][23]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10814" port: "I[0]" }
 }
net {
	name: "n3135"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i11" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[10]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[10]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9968" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i11" port: "I[0]" }
 }
net {
	name: "n6382"
	terminal	{ cell: "LUT__10370" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[25]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[70]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[69]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10332" port: "I[0]" }
	terminal	{ cell: "LUT__10331" port: "I[2]" }
	terminal	{ cell: "LUT__10330" port: "I[2]" }
	terminal	{ cell: "LUT__10328" port: "I[0]" }
	terminal	{ cell: "LUT__10327" port: "I[0]" }
	terminal	{ cell: "LUT__10326" port: "I[0]" }
	terminal	{ cell: "LUT__10325" port: "I[2]" }
	terminal	{ cell: "LUT__10324" port: "I[2]" }
	terminal	{ cell: "LUT__10323" port: "I[2]" }
	terminal	{ cell: "LUT__10322" port: "I[0]" }
	terminal	{ cell: "LUT__10320" port: "I[0]" }
	terminal	{ cell: "LUT__10318" port: "I[2]" }
	terminal	{ cell: "LUT__10316" port: "I[2]" }
	terminal	{ cell: "LUT__10315" port: "I[0]" }
	terminal	{ cell: "LUT__10314" port: "I[0]" }
	terminal	{ cell: "LUT__10312" port: "I[2]" }
	terminal	{ cell: "LUT__10310" port: "I[2]" }
	terminal	{ cell: "LUT__10309" port: "I[2]" }
	terminal	{ cell: "LUT__10215" port: "I[0]" }
	terminal	{ cell: "LUT__9716" port: "I[1]" }
	terminal	{ cell: "LUT__9691" port: "I[3]" }
	terminal	{ cell: "LUT__10313" port: "I[0]" }
	terminal	{ cell: "LUT__10317" port: "I[2]" }
	terminal	{ cell: "LUT__10321" port: "I[0]" }
	terminal	{ cell: "LUT__10329" port: "I[2]" }
 }
net {
	name: "n6284"
	terminal	{ cell: "LUT__10207" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[25]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[7]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[22]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[0]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[17]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[15]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[21]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[9]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[1]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[8]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[13]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[11]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[3]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[6]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[19]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[26]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[15]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[14]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[12]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[10]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[9]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[6]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[5]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[4]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[24]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[20]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[16]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[11]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[3]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[5]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[7]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[18]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[13]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[14]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[12]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[2]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[8]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[4]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[10]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[23]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__10415" port: "I[2]" }
	terminal	{ cell: "LUT__10299" port: "I[1]" }
	terminal	{ cell: "LUT__10282" port: "I[2]" }
	terminal	{ cell: "LUT__10252" port: "I[2]" }
	terminal	{ cell: "LUT__10208" port: "I[3]" }
 }
net {
	name: "n4835"
	terminal	{ cell: "LUT__10253" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[23]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i11" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i26" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[53]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[8]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][53]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9718" port: "I[1]" }
	terminal	{ cell: "LUT__9678" port: "I[3]" }
 }
net {
	name: "n4829"
	terminal	{ cell: "LUT__10217" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pattern[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pattern[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[12]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10642" port: "I[1]" }
	terminal	{ cell: "LUT__11544" port: "I[2]" }
	terminal	{ cell: "LUT__11553" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11568" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i8" port: "I[0]" }
	terminal	{ cell: "LUT__11623" port: "I[1]" }
 }
net {
	name: "n2814"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "cin" }
 }
net {
	name: "n5256"
	terminal	{ cell: "LUT__11613" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "LUT__11615" port: "I[0]" }
 }
net {
	name: "n5257"
	terminal	{ cell: "LUT__11614" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "RE" }
 }
net {
	name: "n2812"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/col_addr[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10224" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i1" port: "I[0]" }
 }
net {
	name: "n5206"
	terminal	{ cell: "LUT__11579" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/col_addr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/biu_ready~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[6]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/col_addr[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/col_addr[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[3]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[4]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[5]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[7]~FF" port: "I[0]" }
 }
net {
	name: "LedFlashCnt[18]"
	terminal	{ cell: "LedFlashCnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[18]~FF" port: "I[0]" }
 }
net {
	name: "n3423"
	terminal	{ cell: "LedFlashCnt[17]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[18]~FF" port: "cin" }
 }
net {
	name: "n3421"
	terminal	{ cell: "LedFlashCnt[18]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[19]~FF" port: "cin" }
 }
net {
	name: "LedFlashCnt[22]"
	terminal	{ cell: "LedFlashCnt[22]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[22]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__9731" port: "I[0]" }
 }
net {
	name: "n3415"
	terminal	{ cell: "LedFlashCnt[21]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[22]~FF" port: "cin" }
 }
net {
	name: "n3413"
	terminal	{ cell: "LedFlashCnt[22]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[23]~FF" port: "cin" }
 }
net {
	name: "n3102"
	terminal	{ cell: "U4_LoopBuff/add_12/i3" port: "O" }
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[2]~FF" port: "I[1]" }
 }
net {
	name: "n4628"
	terminal	{ cell: "LUT__10005" port: "O" }
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[2]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[1]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[0]~FF" port: "CE" }
 }
net {
	name: "U4_LoopBuff/FifoWrAddr[2]"
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10023" port: "I[2]" }
	terminal	{ cell: "LUT__10022" port: "I[1]" }
	terminal	{ cell: "LUT__10021" port: "I[2]" }
	terminal	{ cell: "LUT__10020" port: "I[0]" }
	terminal	{ cell: "LUT__10019" port: "I[0]" }
	terminal	{ cell: "LUT__10018" port: "I[0]" }
	terminal	{ cell: "LUT__10010" port: "I[0]" }
	terminal	{ cell: "LUT__10009" port: "I[0]" }
	terminal	{ cell: "U4_LoopBuff/add_12/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[18]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][18]~FF" port: "I[1]" }
 }
net {
	name: "n4864"
	terminal	{ cell: "LUT__10324" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][3]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10711" port: "I[0]" }
 }
net {
	name: "n4638"
	terminal	{ cell: "LUT__10010" port: "O" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[36]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[38]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[35]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[37]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[39]~FF" port: "CE" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[36]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10028" port: "I[0]" }
 }
net {
	name: "n4637"
	terminal	{ cell: "LUT__10009" port: "O" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[2]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[0]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[4]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[1]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[3]~FF" port: "CE" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[2]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13484" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[28]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][28]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10865" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoWrData[0]"
	terminal	{ cell: "U4_LoopBuff/FifoWrData[0]~FF" port: "O_seq" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[10]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[30]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[0]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[20]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[35]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[5]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[15]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[25]~FF" port: "I[1]" }
 }
net {
	name: "n4651"
	terminal	{ cell: "LUT__10019" port: "O" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[10]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[14]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[12]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[11]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[13]~FF" port: "CE" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[10]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13480" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[14]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13488" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoWrData[3]"
	terminal	{ cell: "U4_LoopBuff/FifoWrData[3]~FF" port: "O_seq" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[18]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[38]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[8]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[28]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[3]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[13]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[23]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[33]~FF" port: "I[1]" }
 }
net {
	name: "n4652"
	terminal	{ cell: "LUT__10020" port: "O" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[18]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[16]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[15]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[17]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[19]~FF" port: "CE" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[18]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13485" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[10]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][10]~FF" port: "I[1]" }
 }
net {
	name: "n4867"
	terminal	{ cell: "LUT__10327" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][43]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10574" port: "I[0]" }
 }
net {
	name: "n4654"
	terminal	{ cell: "LUT__10022" port: "O" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[26]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[28]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[25]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[27]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[29]~FF" port: "CE" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[26]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10028" port: "I[1]" }
 }
net {
	name: "n4655"
	terminal	{ cell: "LUT__10023" port: "O" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[30]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[34]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[32]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[31]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[33]~FF" port: "CE" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[30]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10015" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[34]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10036" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din[11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10448" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11497" port: "I[3]" }
 }
net {
	name: "n6219"
	terminal	{ cell: "LUT__10037" port: "O" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxEn~FF" port: "I[0]" }
 }
net {
	name: "n6218"
	terminal	{ cell: "LUT__10036" port: "O" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxEn~FF" port: "I[1]" }
 }
net {
	name: "n7429"
	terminal	{ cell: "LUT__13488" port: "O" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxEn~FF" port: "I[2]" }
 }
net {
	name: "LpMiiTxEn"
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxEn~FF" port: "O_seq" }
	terminal	{ cell: "DbgTxData[4]~FF" port: "I[1]" }
 }
net {
	name: "MiiRxDV"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxDV~FF" port: "O_seq" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9736" port: "I[1]" }
 }
net {
	name: "MiiRxCEn"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/MiiRxCEn~FF" port: "O_seq" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[4]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoWrSftReg[0]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[2]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[0]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[1]~FF" port: "CE" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9736" port: "I[0]" }
 }
net {
	name: "LedFlashCntA[4]"
	terminal	{ cell: "LedFlashCntA[4]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[4]~FF" port: "I[0]" }
 }
net {
	name: "n3404"
	terminal	{ cell: "LedFlashCntA[3]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[4]~FF" port: "cin" }
 }
net {
	name: "n3402"
	terminal	{ cell: "LedFlashCntA[4]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[5]~FF" port: "cin" }
 }
net {
	name: "n4852"
	terminal	{ cell: "LUT__10310" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][33]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10803" port: "I[0]" }
 }
net {
	name: "LedFlashCntA[12]"
	terminal	{ cell: "LedFlashCntA[12]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[12]~FF" port: "I[0]" }
 }
net {
	name: "n3388"
	terminal	{ cell: "LedFlashCntA[11]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[12]~FF" port: "cin" }
 }
net {
	name: "n3386"
	terminal	{ cell: "LedFlashCntA[12]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[13]~FF" port: "cin" }
 }
net {
	name: "LedFlashCntA[16]"
	terminal	{ cell: "LedFlashCntA[16]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[16]~FF" port: "I[0]" }
 }
net {
	name: "n3378"
	terminal	{ cell: "LedFlashCntA[15]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[16]~FF" port: "cin" }
 }
net {
	name: "n3376"
	terminal	{ cell: "LedFlashCntA[16]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[17]~FF" port: "cin" }
 }
net {
	name: "LedFlashCntA[20]"
	terminal	{ cell: "LedFlashCntA[20]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[20]~FF" port: "I[0]" }
 }
net {
	name: "n3370"
	terminal	{ cell: "LedFlashCntA[19]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[20]~FF" port: "cin" }
 }
net {
	name: "n3368"
	terminal	{ cell: "LedFlashCntA[20]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[21]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/edb_user_dr[1]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[192][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[512][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[256][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[320][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[384][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[64][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[448][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[128][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][1]~FF" port: "I[1]" }
 }
net {
	name: "n4871"
	terminal	{ cell: "LUT__10331" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][61]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10408" port: "I[1]" }
 }
net {
	name: "MiiTxEn"
	terminal	{ cell: "DbgTxData[4]~FF" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/WrAddrSync~FF" port: "I[1]" }
 }
net {
	name: "DbgTxData[2]"
	terminal	{ cell: "DbgTxData[2]~FF" port: "O_seq" }
	terminal	{ cell: "DbgMiiTxData[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[12]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[17]~FF" port: "I[1]" }
 }
net {
	name: "DbgMiiTxData[2]"
	terminal	{ cell: "DbgMiiTxData[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[0]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__9704" port: "I[0]" }
	terminal	{ cell: "LUT__10063" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i2" port: "I[1]" }
 }
net {
	name: "n6251"
	terminal	{ cell: "LUT__10075" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[5]~FF" port: "I[0]" }
 }
net {
	name: "n4706"
	terminal	{ cell: "LUT__10088" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[5]~FF" port: "CE" }
 }
net {
	name: "n7261"
	terminal	{ cell: "LUT__11328" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[58]~FF" port: "I[0]" }
 }
net {
	name: "n7254"
	terminal	{ cell: "LUT__11321" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[58]~FF" port: "I[1]" }
 }
net {
	name: "n6345"
	terminal	{ cell: "LUT__10282" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[58]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[26]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[29]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[61]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[46]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[54]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[51]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[49]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[41]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[38]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[36]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[28]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[53]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[55]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[52]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[48]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[47]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[44]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[40]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[43]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[42]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[39]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[37]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[35]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[34]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[31]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[27]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[25]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[18]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[14]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__10745" port: "I[3]" }
	terminal	{ cell: "LUT__10696" port: "I[3]" }
	terminal	{ cell: "LUT__10678" port: "I[3]" }
	terminal	{ cell: "LUT__10634" port: "I[3]" }
	terminal	{ cell: "LUT__10616" port: "I[3]" }
	terminal	{ cell: "LUT__10598" port: "I[3]" }
	terminal	{ cell: "LUT__10580" port: "I[3]" }
	terminal	{ cell: "LUT__10562" port: "I[3]" }
	terminal	{ cell: "LUT__10544" port: "I[3]" }
	terminal	{ cell: "LUT__10292" port: "I[3]" }
	terminal	{ cell: "LUT__13586" port: "I[3]" }
	terminal	{ cell: "LUT__10727" port: "I[3]" }
	terminal	{ cell: "LUT__10817" port: "I[3]" }
	terminal	{ cell: "LUT__10799" port: "I[3]" }
	terminal	{ cell: "LUT__10781" port: "I[3]" }
	terminal	{ cell: "LUT__13575" port: "I[3]" }
	terminal	{ cell: "LUT__10763" port: "I[3]" }
 }
net {
	name: "n7248"
	terminal	{ cell: "LUT__11315" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[58]~FF" port: "I[3]" }
 }
net {
	name: "n4847"
	terminal	{ cell: "LUT__10305" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11302" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/probe_out_sync[0]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/dffrs_160/edb_top_inst/DPLLTest/vio_core_inst/probe_out_sync[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/LedCntRst~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/commit_sync2"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/commit_sync2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/LedCntRst~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/CtrlMiiLoop~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/clear_int"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/clear_int~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/LedCntRst~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/CtrlMiiLoop~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/dffrs_160/edb_top_inst/DPLLTest/vio_core_inst/probe_out_sync[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/dffrs_160/edb_top_inst/DPLLTest/vio_core_inst/probe_out_sync[1]~FF" port: "RE" }
	terminal	{ cell: "LUT__10156" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[78]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[77]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10251" port: "I[1]" }
	terminal	{ cell: "LUT__10069" port: "I[2]" }
	terminal	{ cell: "LUT__10045" port: "I[0]" }
	terminal	{ cell: "LUT__9721" port: "I[3]" }
	terminal	{ cell: "LUT__9695" port: "I[3]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/opcode[1]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10013" port: "I[2]" }
 }
net {
	name: "n3037"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[2]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9704" port: "I[2]" }
	terminal	{ cell: "LUT__10063" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i3" port: "I[0]" }
 }
net {
	name: "n6816"
	terminal	{ cell: "LUT__10852" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[26]~FF" port: "I[0]" }
 }
net {
	name: "n6809"
	terminal	{ cell: "LUT__10845" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[26]~FF" port: "I[1]" }
 }
net {
	name: "n6803"
	terminal	{ cell: "LUT__10839" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[26]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10822" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[50]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[5]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][50]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9681" port: "I[1]" }
	terminal	{ cell: "LUT__13576" port: "I[1]" }
 }
net {
	name: "n3022"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10055" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[5]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10051" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[54]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[9]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[54]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9727" port: "I[1]" }
	terminal	{ cell: "LUT__9680" port: "I[1]" }
 }
net {
	name: "n3014"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10056" port: "I[3]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[9]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10052" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[58]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[13]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][58]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9719" port: "I[1]" }
	terminal	{ cell: "LUT__9685" port: "I[1]" }
 }
net {
	name: "n3006"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10057" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[13]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10050" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i14" port: "I[0]" }
 }
net {
	name: "n6439"
	terminal	{ cell: "LUT__10455" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[45]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[59]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[32]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[62]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[60]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[57]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[56]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[50]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[33]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[30]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[3]~FF" port: "I[0]" }
 }
net {
	name: "n6474"
	terminal	{ cell: "LUT__10492" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[5]~FF" port: "I[1]" }
 }
net {
	name: "n6473"
	terminal	{ cell: "LUT__10491" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[5]~FF" port: "I[2]" }
 }
net {
	name: "n6458"
	terminal	{ cell: "LUT__10476" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[5]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10458" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[1]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9725" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[0]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10174" port: "I[1]" }
	terminal	{ cell: "LUT__13576" port: "I[3]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[5]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9713" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[4]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9727" port: "I[0]" }
 }
net {
	name: "n6281"
	terminal	{ cell: "LUT__10175" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[31]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[9]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[8]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9717" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[8]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9719" port: "I[0]" }
 }
net {
	name: "n2855"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i11" port: "I[0]" }
	terminal	{ cell: "LUT__11559" port: "I[3]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[17]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[16]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9727" port: "I[2]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[16]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[15]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9720" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[21]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[20]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9722" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[20]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[19]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9716" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[25]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[24]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9716" port: "I[2]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[24]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[23]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9712" port: "I[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[48]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[3]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[48]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11169" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/probe_in_mux_out[1]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/DPLLTest/vio_core_inst/probe_in_mux_out[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_from_biu[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/data_from_biu[1]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_from_biu[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10156" port: "I[1]" }
 }
net {
	name: "PrbsError"
	terminal	{ cell: "U0_PRBS9Chk/PrbsError~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__11653" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/probe_out_sync[1]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/dffrs_160/edb_top_inst/DPLLTest/vio_core_inst/probe_out_sync[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/CtrlMiiLoop~FF" port: "I[1]" }
 }
net {
	name: "n7433"
	terminal	{ cell: "LUT__13493" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__10261" port: "I[2]" }
	terminal	{ cell: "LUT__10269" port: "I[2]" }
 }
net {
	name: "n6323"
	terminal	{ cell: "LUT__10256" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10269" port: "I[1]" }
	terminal	{ cell: "LUT__11398" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/bit_count[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__10244" port: "I[0]" }
	terminal	{ cell: "LUT__9670" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i2" port: "I[1]" }
 }
net {
	name: "n4842"
	terminal	{ cell: "LUT__10261" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_resetn_p1"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_resetn_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_resetn~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__10276" port: "I[0]" }
	terminal	{ cell: "LUT__11440" port: "I[2]" }
 }
net {
	name: "n3348"
	terminal	{ cell: "sub_6/add_2/i6" port: "O" }
	terminal	{ cell: "TxDataLenCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "TxDataLenCnt[5]"
	terminal	{ cell: "TxDataLenCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9747" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i6" port: "I[0]" }
 }
net {
	name: "n4860"
	terminal	{ cell: "LUT__10320" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[256][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[256][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[256][2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[256][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[256][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10287" port: "I[0]" }
	terminal	{ cell: "LUT__11478" port: "I[3]" }
	terminal	{ cell: "LUT__11477" port: "I[2]" }
	terminal	{ cell: "LUT__11479" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10289" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10284" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[3]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[13]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[18]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[8]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n628"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1337" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[13]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[10]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[11]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[12]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[14]~FF" port: "CE" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[13]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[63]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pattern[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][63]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9712" port: "I[1]" }
	terminal	{ cell: "LUT__9686" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pattern[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pattern[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11536" port: "I[3]" }
	terminal	{ cell: "LUT__10805" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[4]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10461" port: "I[1]" }
	terminal	{ cell: "LUT__11527" port: "I[0]" }
	terminal	{ cell: "LUT__11531" port: "I[3]" }
	terminal	{ cell: "LUT__11537" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[5]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[4]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1272" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1268" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n837_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1270" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[4]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/RdAdjustEn"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" port: "RDATA[11]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosAdj[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[6]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[5]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[7]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[7]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[6]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[5]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/PosAdjDir~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1304" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1256" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/FPrimitData[4]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_FrontMcstDecRom/U2_McstDecode" port: "RADDR[4]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[12]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10604" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[16]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][16]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10666" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[20]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][20]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10733" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[42]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_run_trig~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][42]~FF" port: "I[1]" }
 }
net {
	name: "n4858"
	terminal	{ cell: "LUT__10317" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][28]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11076" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10868" port: "I[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[32]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][32]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10930" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[36]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][36]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10981" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n630"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1338" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[18]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[15]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[17]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[16]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[19]~FF" port: "CE" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[18]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[18]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1632" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[7]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10524" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11248" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11086" port: "I[0]" }
 }
net {
	name: "LedFlashCnt[8]"
	terminal	{ cell: "LedFlashCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[8]~FF" port: "I[0]" }
 }
net {
	name: "n3443"
	terminal	{ cell: "LedFlashCnt[7]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[8]~FF" port: "cin" }
 }
net {
	name: "n3441"
	terminal	{ cell: "LedFlashCnt[8]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[9]~FF" port: "cin" }
 }
net {
	name: "LedFlashCnt[10]"
	terminal	{ cell: "LedFlashCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[10]~FF" port: "I[0]" }
 }
net {
	name: "n3439"
	terminal	{ cell: "LedFlashCnt[9]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[10]~FF" port: "cin" }
 }
net {
	name: "n3437"
	terminal	{ cell: "LedFlashCnt[10]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[11]~FF" port: "cin" }
 }
net {
	name: "n4862"
	terminal	{ cell: "LUT__10322" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][15]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10814" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11045" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10870" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[66]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[65]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10210" port: "I[0]" }
	terminal	{ cell: "LUT__9720" port: "I[1]" }
	terminal	{ cell: "LUT__9689" port: "I[1]" }
 }
net {
	name: "n4879"
	terminal	{ cell: "LUT__10208" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[4]~FF" port: "CE" }
	terminal	{ cell: "LUT__10210" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/internal_register_select[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10270" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10570" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10406" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11061" port: "I[0]" }
 }
net {
	name: "LedFlashCnt[16]"
	terminal	{ cell: "LedFlashCnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[16]~FF" port: "I[0]" }
 }
net {
	name: "n3427"
	terminal	{ cell: "LedFlashCnt[15]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[16]~FF" port: "cin" }
 }
net {
	name: "n3425"
	terminal	{ cell: "LedFlashCnt[16]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[17]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/edb_user_dr[43]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_run_trig_imdt~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][43]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11102" port: "I[1]" }
 }
net {
	name: "LedFlashCnt[20]"
	terminal	{ cell: "LedFlashCnt[20]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[20]~FF" port: "I[0]" }
 }
net {
	name: "n3419"
	terminal	{ cell: "LedFlashCnt[19]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[20]~FF" port: "cin" }
 }
net {
	name: "n3417"
	terminal	{ cell: "LedFlashCnt[20]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[21]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11339" port: "I[1]" }
 }
net {
	name: "LedFlashCnt[24]"
	terminal	{ cell: "LedFlashCnt[24]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[24]~FF" port: "I[0]" }
 }
net {
	name: "n3411"
	terminal	{ cell: "LedFlashCnt[23]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[24]~FF" port: "cin" }
 }
net {
	name: "n3409"
	terminal	{ cell: "LedFlashCnt[24]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[25]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/edb_user_dr[2]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[320][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[384][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[256][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[64][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[448][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[512][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[128][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[192][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10420" port: "I[2]" }
 }
net {
	name: "U4_LoopBuff/FifoWrSftReg[0]"
	terminal	{ cell: "U4_LoopBuff/FifoWrSftReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U4_LoopBuff/FifoWrEn~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[45]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][45]~FF" port: "I[1]" }
 }
net {
	name: "n4874"
	terminal	{ cell: "LUT__10335" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][50]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11132" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[0]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13480" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[34]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][34]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10957" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[38]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10034" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11206" port: "I[0]" }
 }
net {
	name: "n6211"
	terminal	{ cell: "LUT__10016" port: "O" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[0]~FF" port: "I[0]" }
 }
net {
	name: "n6210"
	terminal	{ cell: "LUT__10015" port: "O" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[0]~FF" port: "I[1]" }
 }
net {
	name: "n7421"
	terminal	{ cell: "LUT__13480" port: "O" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[0]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[3]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10450" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[4]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13488" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/RxError[2]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxError[2]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[23]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[17]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[19]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[26]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[25]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[24]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[21]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[20]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[16]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[18]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/PrbsError~FF" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[22]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__9923" port: "I[1]" }
 }
net {
	name: "n3178"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i14" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[13]~FF" port: "I[1]" }
 }
net {
	name: "n4482"
	terminal	{ cell: "LUT__9923" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[23]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[17]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[19]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[26]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[25]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[24]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[21]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[20]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[16]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[18]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[22]~FF" port: "CE" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[13]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9920" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i14" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[8]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13485" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[35]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][35]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10973" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[12]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13484" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[51]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[6]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][51]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9725" port: "I[1]" }
	terminal	{ cell: "LUT__9681" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11221" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[16]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13481" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din[7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp4~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp2~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp6~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/data_in_p1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp3~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/enable"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/enable~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp4~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp4~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp3~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp4~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp6~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp6~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp4~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp6~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp3~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp4~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp6~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp3~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp3~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp3~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp6~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/data_in_p1"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/data_in_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp4~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp6~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp3~FF" port: "I[0]" }
 }
net {
	name: "n5129"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp4~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp5~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp4"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp4~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11486" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[20]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10015" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[22]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][22]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10774" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[24]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10036" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[26]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][26]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10847" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[28]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10034" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11083" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[32]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10030" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11323" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[13]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10620" port: "I[0]" }
 }
net {
	name: "n6215"
	terminal	{ cell: "LUT__10031" port: "O" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[2]~FF" port: "I[0]" }
 }
net {
	name: "n6214"
	terminal	{ cell: "LUT__10030" port: "O" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[2]~FF" port: "I[1]" }
 }
net {
	name: "n7425"
	terminal	{ cell: "LUT__13484" port: "O" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[2]~FF" port: "I[2]" }
 }
net {
	name: "LpMiiTxData[2]"
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[2]~FF" port: "O_seq" }
	terminal	{ cell: "DbgTxData[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[27]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][27]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10861" port: "I[1]" }
 }
net {
	name: "Mcst2MII_MiiRxData[2]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[2]~FF" port: "O_seq" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[2]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[0]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11099" port: "I[1]" }
 }
net {
	name: "LedFlashCntA[2]"
	terminal	{ cell: "LedFlashCntA[2]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[2]~FF" port: "I[0]" }
 }
net {
	name: "n36"
	terminal	{ cell: "LedFlashCntA[1]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[2]~FF" port: "cin" }
 }
net {
	name: "n3406"
	terminal	{ cell: "LedFlashCntA[2]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[3]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10664" port: "I[0]" }
 }
net {
	name: "LedFlashCntA[6]"
	terminal	{ cell: "LedFlashCntA[6]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[6]~FF" port: "I[0]" }
 }
net {
	name: "n3400"
	terminal	{ cell: "LedFlashCntA[5]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[6]~FF" port: "cin" }
 }
net {
	name: "n3398"
	terminal	{ cell: "LedFlashCntA[6]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[7]~FF" port: "cin" }
 }
net {
	name: "Mcst2MII_MiiRxData[3]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[11]~FF" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[3]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[0]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[0]~FF" port: "I[1]" }
 }
net {
	name: "LedFlashCntA[10]"
	terminal	{ cell: "LedFlashCntA[10]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[10]~FF" port: "I[0]" }
 }
net {
	name: "n3392"
	terminal	{ cell: "LedFlashCntA[9]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[10]~FF" port: "cin" }
 }
net {
	name: "n3390"
	terminal	{ cell: "LedFlashCntA[10]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[11]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/edb_user_dr[15]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][15]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10660" port: "I[0]" }
 }
net {
	name: "LedFlashCntA[14]"
	terminal	{ cell: "LedFlashCntA[14]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[14]~FF" port: "I[0]" }
 }
net {
	name: "n3384"
	terminal	{ cell: "LedFlashCntA[13]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[14]~FF" port: "cin" }
 }
net {
	name: "n3381"
	terminal	{ cell: "LedFlashCntA[14]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[15]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/FPrimitData[0]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_FrontMcstDecRom/U2_McstDecode" port: "RADDR[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/FPrimitData[1]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_FrontMcstDecRom/U2_McstDecode" port: "RADDR[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/FPrimitData[2]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_FrontMcstDecRom/U2_McstDecode" port: "RADDR[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/FPrimitData[3]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_FrontMcstDecRom/U2_McstDecode" port: "RADDR[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/FPrimitData[5]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_FrontMcstDecRom/U2_McstDecode" port: "RADDR[5]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/FPrimitData[6]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_FrontMcstDecRom/U2_McstDecode" port: "RADDR[6]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/FPrimitData[7]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_FrontMcstDecRom/U2_McstDecode" port: "RADDR[7]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PosAdjDir_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/PosAdjDir~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_FrontMcstDecRom/U2_McstDecode" port: "RADDR[11]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_RearMcstDecRom/U2_McstDecode" port: "RADDR[11]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxNrzData[1]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_FrontMcstDecRom/U2_McstDecode" port: "RDATA[11]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[4]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/FDecFlagEnd"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_FrontMcstDecRom/U2_McstDecode" port: "RDATA[12]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/FDecFlagStr"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_FrontMcstDecRom/U2_McstDecode" port: "RDATA[13]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[3]~FF" port: "I[1]" }
 }
net {
	name: "LedFlashCntA[18]"
	terminal	{ cell: "LedFlashCntA[18]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[18]~FF" port: "I[0]" }
 }
net {
	name: "n3374"
	terminal	{ cell: "LedFlashCntA[17]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[18]~FF" port: "cin" }
 }
net {
	name: "n3372"
	terminal	{ cell: "LedFlashCntA[18]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[19]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/edb_user_dr[39]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[10]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11034" port: "I[0]" }
 }
net {
	name: "LedFlashCntA[22]"
	terminal	{ cell: "LedFlashCntA[22]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[22]~FF" port: "I[0]" }
 }
net {
	name: "n3366"
	terminal	{ cell: "LedFlashCntA[21]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[22]~FF" port: "cin" }
 }
net {
	name: "n3364"
	terminal	{ cell: "LedFlashCntA[22]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCntA[23]~FF" port: "cin" }
 }
net {
	name: "n4840"
	terminal	{ cell: "LUT__10252" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[29]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[22]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[30]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[27]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[25]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[21]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[18]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[28]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[26]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[19]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[24]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[23]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[20]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[17]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[16]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[2]~FF" port: "CE" }
	terminal	{ cell: "LUT__10253" port: "I[0]" }
	terminal	{ cell: "LUT__13492" port: "I[0]" }
	terminal	{ cell: "LUT__11404" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9686" port: "I[2]" }
 }
net {
	name: "n5060"
	terminal	{ cell: "LUT__11404" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[0]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9686" port: "I[0]" }
 }
net {
	name: "PrbsDataOut[1]"
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PrbsDataOut[1]~FF" port: "O_seq" }
	terminal	{ cell: "DbgTxData[1]~FF" port: "I[0]" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9773" port: "I[3]" }
 }
net {
	name: "LpMiiTxData[1]"
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[1]~FF" port: "O_seq" }
	terminal	{ cell: "DbgTxData[1]~FF" port: "I[1]" }
 }
net {
	name: "DbgTxData[1]"
	terminal	{ cell: "DbgTxData[1]~FF" port: "O_seq" }
	terminal	{ cell: "DbgMiiTxData[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[16]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[1]~FF" port: "I[1]" }
 }
net {
	name: "n3200"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i3" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[2]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9914" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i3" port: "I[0]" }
 }
net {
	name: "TxClkEnReg[1]"
	terminal	{ cell: "TxClkEnReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9738" port: "I[0]" }
 }
net {
	name: "n4853"
	terminal	{ cell: "LUT__10312" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][56]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10513" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[72]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/internal_reg_r0[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[71]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10319" port: "I[3]" }
	terminal	{ cell: "LUT__10213" port: "I[0]" }
	terminal	{ cell: "LUT__9722" port: "I[3]" }
	terminal	{ cell: "LUT__9690" port: "I[3]" }
 }
net {
	name: "n4697"
	terminal	{ cell: "LUT__10047" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/internal_reg_r0[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/hold_probe_in~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/clear_int~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/internal_reg_r0[0]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/internal_reg_r0[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/commit_sync1~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10096" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[37]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][37]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11002" port: "I[1]" }
 }
net {
	name: "n6268"
	terminal	{ cell: "LUT__10096" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[1]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[0]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9709" port: "I[2]" }
	terminal	{ cell: "LUT__10173" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[52]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[7]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[52]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9714" port: "I[1]" }
	terminal	{ cell: "LUT__9678" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11237" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[67]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/dffrs_160/edb_top_inst/DPLLTest/vio_core_inst/probe_out_sync[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[66]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9727" port: "I[3]" }
	terminal	{ cell: "LUT__9688" port: "I[1]" }
	terminal	{ cell: "LUT__10209" port: "I[0]" }
 }
net {
	name: "n4717"
	terminal	{ cell: "LUT__10104" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/dffrs_160/edb_top_inst/DPLLTest/vio_core_inst/probe_out_sync[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/dffrs_160/edb_top_inst/DPLLTest/vio_core_inst/probe_out_sync[1]~FF" port: "CE" }
 }
net {
	name: "U0_PRBS9Chk/RxError[1]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxError[1]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[25]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[23]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[20]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[26]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[24]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[22]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[21]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[18]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[19]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[17]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[16]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/PrbsError~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9873" port: "I[1]" }
 }
net {
	name: "n3227"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i14" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[13]~FF" port: "I[1]" }
 }
net {
	name: "n4433"
	terminal	{ cell: "LUT__9873" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[25]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[23]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[20]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[26]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[24]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[22]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[21]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[18]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[19]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[17]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[16]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[0]~FF" port: "CE" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[13]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9870" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/commit_sync1"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/commit_sync1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/commit_sync2~FF" port: "I[1]" }
 }
net {
	name: "n7078"
	terminal	{ cell: "LUT__11132" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[45]~FF" port: "I[1]" }
 }
net {
	name: "n7478"
	terminal	{ cell: "LUT__13542" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[45]~FF" port: "I[2]" }
 }
net {
	name: "n7068"
	terminal	{ cell: "LUT__11122" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[45]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11107" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[80]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[79]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10251" port: "I[3]" }
	terminal	{ cell: "LUT__10069" port: "I[1]" }
	terminal	{ cell: "LUT__10045" port: "I[2]" }
	terminal	{ cell: "LUT__9724" port: "I[3]" }
	terminal	{ cell: "LUT__9693" port: "I[3]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/opcode[3]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10013" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10978" port: "I[0]" }
 }
net {
	name: "n3033"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[4]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10062" port: "I[0]" }
	terminal	{ cell: "LUT__9705" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10782" port: "I[1]" }
 }
net {
	name: "n3026"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10055" port: "I[2]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[3]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10051" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11356" port: "I[1]" }
 }
net {
	name: "n3018"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10054" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[7]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10049" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10818" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[56]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[11]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][56]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9713" port: "I[3]" }
	terminal	{ cell: "LUT__9679" port: "I[1]" }
 }
net {
	name: "n3010"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10057" port: "I[2]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[11]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10050" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10978" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[60]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][60]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9726" port: "I[1]" }
	terminal	{ cell: "LUT__9683" port: "I[1]" }
 }
net {
	name: "n3003"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i16" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[15]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10056" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[15]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10052" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i16" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[62]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pattern[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/address_counter[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[61]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9711" port: "I[3]" }
	terminal	{ cell: "LUT__9686" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11380" port: "I[1]" }
 }
net {
	name: "n6224"
	terminal	{ cell: "LUT__10044" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__10047" port: "I[0]" }
 }
net {
	name: "n6247"
	terminal	{ cell: "LUT__10069" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10070" port: "I[1]" }
 }
net {
	name: "n6264"
	terminal	{ cell: "LUT__10092" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[2]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__10093" port: "I[2]" }
 }
net {
	name: "n6276"
	terminal	{ cell: "LUT__10162" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[2]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[3]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/module_state[2]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10166" port: "I[2]" }
	terminal	{ cell: "LUT__10098" port: "I[2]" }
	terminal	{ cell: "LUT__10094" port: "I[3]" }
	terminal	{ cell: "LUT__10092" port: "I[1]" }
	terminal	{ cell: "LUT__10087" port: "I[3]" }
	terminal	{ cell: "LUT__10086" port: "I[0]" }
	terminal	{ cell: "LUT__10081" port: "I[2]" }
	terminal	{ cell: "LUT__10071" port: "I[2]" }
	terminal	{ cell: "LUT__10066" port: "I[2]" }
	terminal	{ cell: "LUT__10060" port: "I[2]" }
	terminal	{ cell: "LUT__10041" port: "I[0]" }
	terminal	{ cell: "LUT__9709" port: "I[1]" }
	terminal	{ cell: "LUT__9702" port: "I[0]" }
	terminal	{ cell: "LUT__10059" port: "I[3]" }
	terminal	{ cell: "LUT__10079" port: "I[1]" }
	terminal	{ cell: "LUT__10161" port: "I[3]" }
	terminal	{ cell: "LUT__11630" port: "I[1]" }
	terminal	{ cell: "LUT__13489" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din[13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/data_in_p1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp4~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp3~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp6~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__11524" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[3]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9718" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[2]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9714" port: "I[0]" }
 }
net {
	name: "n2890"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10228" port: "I[1]" }
 }
net {
	name: "n4845"
	terminal	{ cell: "LUT__10269" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/word_count[7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10236" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[7]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9718" port: "I[2]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[6]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[5]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9713" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[11]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[11]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9711" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[10]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[9]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9726" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i2" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i17" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i2" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[15]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9714" port: "I[2]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[14]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9725" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i5" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i20" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i5" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[19]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[18]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9717" port: "I[2]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[18]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[17]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9724" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[17]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][17]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10686" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[23]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[22]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9720" port: "I[2]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[22]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[21]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9722" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10655" port: "I[1]" }
	terminal	{ cell: "LUT__11558" port: "I[2]" }
	terminal	{ cell: "LUT__11543" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[27]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[27]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[26]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9721" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[26]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[26]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[25]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__13577" port: "I[0]" }
 }
net {
	name: "n6379"
	terminal	{ cell: "LUT__10364" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[22]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i8" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i23" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[31]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[31]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[30]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9719" port: "I[2]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[30]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[30]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/axi_crc_i/edb_top_inst/DPLLTest/vio_core_inst/crc_data_out[29]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9724" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11317" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/DPLLTest/vio_core_inst/probe_in_mux_out[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11038" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/DPLLTest/vio_core_inst/probe_in_mux_out[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10533" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pattern[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pattern[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11536" port: "I[2]" }
	terminal	{ cell: "LUT__10787" port: "I[0]" }
 }
net {
	name: "n6297"
	terminal	{ cell: "LUT__10226" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[10]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__10372" port: "I[2]" }
	terminal	{ cell: "LUT__10370" port: "I[2]" }
	terminal	{ cell: "LUT__10368" port: "I[2]" }
	terminal	{ cell: "LUT__10366" port: "I[2]" }
	terminal	{ cell: "LUT__10364" port: "I[2]" }
	terminal	{ cell: "LUT__10362" port: "I[2]" }
	terminal	{ cell: "LUT__10360" port: "I[2]" }
	terminal	{ cell: "LUT__10358" port: "I[2]" }
	terminal	{ cell: "LUT__10356" port: "I[2]" }
	terminal	{ cell: "LUT__10354" port: "I[2]" }
	terminal	{ cell: "LUT__10352" port: "I[2]" }
	terminal	{ cell: "LUT__10350" port: "I[2]" }
 }
net {
	name: "n1236"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i1" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[0]~FF" port: "I[1]" }
 }
net {
	name: "n5918"
	terminal	{ cell: "LUT__11633" port: "O" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[70]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[78]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[64]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[66]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[68]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[72]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[74]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[76]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[80]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[71]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[65]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[67]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[69]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[73]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[75]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[77]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[79]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[81]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[22]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[38]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][38]~FF" port: "I[1]" }
 }
net {
	name: "n6359"
	terminal	{ cell: "LUT__10296" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[16]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[23]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[24]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[21]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[19]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[22]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[20]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[17]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[2]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__10701" port: "I[0]" }
	terminal	{ cell: "LUT__10652" port: "I[0]" }
	terminal	{ cell: "LUT__10639" port: "I[0]" }
	terminal	{ cell: "LUT__10512" port: "I[0]" }
	terminal	{ cell: "LUT__10494" port: "I[0]" }
	terminal	{ cell: "LUT__10476" port: "I[0]" }
	terminal	{ cell: "LUT__10458" port: "I[0]" }
	terminal	{ cell: "LUT__10438" port: "I[0]" }
	terminal	{ cell: "LUT__10404" port: "I[0]" }
	terminal	{ cell: "LUT__10305" port: "I[3]" }
	terminal	{ cell: "LUT__10455" port: "I[0]" }
	terminal	{ cell: "LUT__11370" port: "I[0]" }
	terminal	{ cell: "LUT__11342" port: "I[0]" }
	terminal	{ cell: "LUT__11330" port: "I[0]" }
	terminal	{ cell: "LUT__11302" port: "I[0]" }
	terminal	{ cell: "LUT__11290" port: "I[0]" }
	terminal	{ cell: "LUT__11198" port: "I[0]" }
	terminal	{ cell: "LUT__11183" port: "I[0]" }
	terminal	{ cell: "LUT__11167" port: "I[0]" }
	terminal	{ cell: "LUT__11151" port: "I[0]" }
	terminal	{ cell: "LUT__11135" port: "I[0]" }
	terminal	{ cell: "LUT__11122" port: "I[0]" }
	terminal	{ cell: "LUT__11107" port: "I[0]" }
	terminal	{ cell: "LUT__11211" port: "I[0]" }
	terminal	{ cell: "LUT__11091" port: "I[0]" }
	terminal	{ cell: "LUT__11227" port: "I[0]" }
	terminal	{ cell: "LUT__11075" port: "I[0]" }
	terminal	{ cell: "LUT__11243" port: "I[0]" }
	terminal	{ cell: "LUT__11259" port: "I[0]" }
	terminal	{ cell: "LUT__11059" port: "I[0]" }
	terminal	{ cell: "LUT__11275" port: "I[0]" }
	terminal	{ cell: "LUT__11043" port: "I[0]" }
	terminal	{ cell: "LUT__11027" port: "I[0]" }
	terminal	{ cell: "LUT__11315" port: "I[0]" }
	terminal	{ cell: "LUT__11011" port: "I[0]" }
	terminal	{ cell: "LUT__10995" port: "I[0]" }
	terminal	{ cell: "LUT__11355" port: "I[0]" }
	terminal	{ cell: "LUT__10979" port: "I[0]" }
	terminal	{ cell: "LUT__10963" port: "I[0]" }
	terminal	{ cell: "LUT__10947" port: "I[0]" }
	terminal	{ cell: "LUT__10937" port: "I[0]" }
	terminal	{ cell: "LUT__10925" port: "I[0]" }
	terminal	{ cell: "LUT__10910" port: "I[0]" }
	terminal	{ cell: "LUT__10897" port: "I[0]" }
	terminal	{ cell: "LUT__10882" port: "I[0]" }
	terminal	{ cell: "LUT__10866" port: "I[0]" }
	terminal	{ cell: "LUT__10855" port: "I[0]" }
	terminal	{ cell: "LUT__10839" port: "I[0]" }
	terminal	{ cell: "LUT__10822" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[0]~FF" port: "I[1]" }
 }
net {
	name: "n6355"
	terminal	{ cell: "LUT__10292" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[0]~FF" port: "I[2]" }
 }
net {
	name: "n6365"
	terminal	{ cell: "LUT__10302" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[0]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9677" port: "I[1]" }
	terminal	{ cell: "LUT__11409" port: "I[1]" }
 }
net {
	name: "n4850"
	terminal	{ cell: "LUT__10309" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[64][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[64][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[64][2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[64][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[64][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10275" port: "I[0]" }
	terminal	{ cell: "LUT__11443" port: "I[2]" }
	terminal	{ cell: "LUT__11445" port: "I[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[71]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[70]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10332" port: "I[1]" }
	terminal	{ cell: "LUT__10331" port: "I[3]" }
	terminal	{ cell: "LUT__10330" port: "I[3]" }
	terminal	{ cell: "LUT__10328" port: "I[3]" }
	terminal	{ cell: "LUT__10327" port: "I[3]" }
	terminal	{ cell: "LUT__10326" port: "I[3]" }
	terminal	{ cell: "LUT__10325" port: "I[0]" }
	terminal	{ cell: "LUT__10324" port: "I[0]" }
	terminal	{ cell: "LUT__10323" port: "I[0]" }
	terminal	{ cell: "LUT__10322" port: "I[1]" }
	terminal	{ cell: "LUT__10320" port: "I[1]" }
	terminal	{ cell: "LUT__10318" port: "I[3]" }
	terminal	{ cell: "LUT__10316" port: "I[3]" }
	terminal	{ cell: "LUT__10315" port: "I[3]" }
	terminal	{ cell: "LUT__10314" port: "I[3]" }
	terminal	{ cell: "LUT__10312" port: "I[0]" }
	terminal	{ cell: "LUT__10310" port: "I[0]" }
	terminal	{ cell: "LUT__10309" port: "I[0]" }
	terminal	{ cell: "LUT__10215" port: "I[1]" }
	terminal	{ cell: "LUT__9722" port: "I[1]" }
	terminal	{ cell: "LUT__9690" port: "I[1]" }
	terminal	{ cell: "LUT__10313" port: "I[3]" }
	terminal	{ cell: "LUT__10317" port: "I[3]" }
	terminal	{ cell: "LUT__10321" port: "I[1]" }
	terminal	{ cell: "LUT__10329" port: "I[3]" }
 }
net {
	name: "n4854"
	terminal	{ cell: "LUT__10313" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[128][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[128][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[128][2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[128][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[128][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11454" port: "I[3]" }
	terminal	{ cell: "LUT__11453" port: "I[2]" }
	terminal	{ cell: "LUT__11455" port: "I[3]" }
	terminal	{ cell: "LUT__13495" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[25]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][25]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10834" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__10273" port: "I[1]" }
	terminal	{ cell: "LUT__11460" port: "I[2]" }
	terminal	{ cell: "LUT__11458" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/TxData[3]"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/n88"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__213" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[3]~FF" port: "RE" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/TxDataSft[3]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[2]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10288" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/n104"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__221" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[14]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[10]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[12]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[11]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[13]~FF" port: "CE" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[14]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxDataEn~FF" port: "I[1]" }
 }
net {
	name: "n4866"
	terminal	{ cell: "LUT__10326" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[384][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[384][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[384][1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[384][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[384][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10283" port: "I[0]" }
	terminal	{ cell: "LUT__11502" port: "I[3]" }
	terminal	{ cell: "LUT__11500" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[2]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[2]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[12]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxDataEn~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__280" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__278" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__276" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__274" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__272" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/n140_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__276" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[2]~FF" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/n82_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__207" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataAva~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[1]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxDataEn~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/NrzDataIn~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[2]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__224" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__213" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/TxData[2]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[2]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10285" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n623"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1336" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[8]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[6]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[5]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[7]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[9]~FF" port: "CE" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[8]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1632" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10300" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n806_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1213" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[9]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[13]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n796_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1199" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[5]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/DelimitPos[2]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[9]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[1]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[17]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[3]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[5]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[7]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[11]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[13]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[15]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[8]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[12]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[16]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1231" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1201" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1189" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1187" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1184" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1179" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[9]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" port: "RADDR[4]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[64]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[63]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10220" port: "I[1]" }
	terminal	{ cell: "LUT__10211" port: "I[0]" }
	terminal	{ cell: "LUT__9725" port: "I[3]" }
	terminal	{ cell: "LUT__9684" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/internal_register_select[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10746" port: "I[3]" }
	terminal	{ cell: "LUT__10742" port: "I[3]" }
	terminal	{ cell: "LUT__10741" port: "I[3]" }
	terminal	{ cell: "LUT__10738" port: "I[3]" }
	terminal	{ cell: "LUT__10735" port: "I[3]" }
	terminal	{ cell: "LUT__10734" port: "I[3]" }
	terminal	{ cell: "LUT__10733" port: "I[2]" }
	terminal	{ cell: "LUT__10728" port: "I[3]" }
	terminal	{ cell: "LUT__10724" port: "I[3]" }
	terminal	{ cell: "LUT__10721" port: "I[3]" }
	terminal	{ cell: "LUT__10720" port: "I[3]" }
	terminal	{ cell: "LUT__10717" port: "I[3]" }
	terminal	{ cell: "LUT__10716" port: "I[3]" }
	terminal	{ cell: "LUT__10713" port: "I[3]" }
	terminal	{ cell: "LUT__10712" port: "I[3]" }
	terminal	{ cell: "LUT__10710" port: "I[3]" }
	terminal	{ cell: "LUT__10709" port: "I[3]" }
	terminal	{ cell: "LUT__10706" port: "I[3]" }
	terminal	{ cell: "LUT__10705" port: "I[3]" }
	terminal	{ cell: "LUT__10704" port: "I[2]" }
	terminal	{ cell: "LUT__10702" port: "I[3]" }
	terminal	{ cell: "LUT__10700" port: "I[3]" }
	terminal	{ cell: "LUT__10697" port: "I[3]" }
	terminal	{ cell: "LUT__10693" port: "I[3]" }
	terminal	{ cell: "LUT__10692" port: "I[3]" }
	terminal	{ cell: "LUT__10690" port: "I[3]" }
	terminal	{ cell: "LUT__10689" port: "I[3]" }
	terminal	{ cell: "LUT__10686" port: "I[3]" }
	terminal	{ cell: "LUT__10685" port: "I[3]" }
	terminal	{ cell: "LUT__10684" port: "I[2]" }
	terminal	{ cell: "LUT__10682" port: "I[3]" }
	terminal	{ cell: "LUT__10674" port: "I[3]" }
	terminal	{ cell: "LUT__10672" port: "I[3]" }
	terminal	{ cell: "LUT__10671" port: "I[3]" }
	terminal	{ cell: "LUT__10668" port: "I[3]" }
	terminal	{ cell: "LUT__10666" port: "I[2]" }
	terminal	{ cell: "LUT__10664" port: "I[3]" }
	terminal	{ cell: "LUT__10662" port: "I[3]" }
	terminal	{ cell: "LUT__10661" port: "I[3]" }
	terminal	{ cell: "LUT__10660" port: "I[3]" }
	terminal	{ cell: "LUT__10657" port: "I[3]" }
	terminal	{ cell: "LUT__10656" port: "I[3]" }
	terminal	{ cell: "LUT__10655" port: "I[2]" }
	terminal	{ cell: "LUT__10653" port: "I[3]" }
	terminal	{ cell: "LUT__10650" port: "I[3]" }
	terminal	{ cell: "LUT__10649" port: "I[3]" }
	terminal	{ cell: "LUT__10648" port: "I[3]" }
	terminal	{ cell: "LUT__10644" port: "I[3]" }
	terminal	{ cell: "LUT__10642" port: "I[2]" }
	terminal	{ cell: "LUT__10640" port: "I[3]" }
	terminal	{ cell: "LUT__10638" port: "I[3]" }
	terminal	{ cell: "LUT__10630" port: "I[3]" }
	terminal	{ cell: "LUT__10628" port: "I[3]" }
	terminal	{ cell: "LUT__10624" port: "I[3]" }
	terminal	{ cell: "LUT__10623" port: "I[3]" }
	terminal	{ cell: "LUT__10622" port: "I[2]" }
	terminal	{ cell: "LUT__10620" port: "I[3]" }
	terminal	{ cell: "LUT__10617" port: "I[3]" }
	terminal	{ cell: "LUT__10613" port: "I[3]" }
	terminal	{ cell: "LUT__10612" port: "I[3]" }
	terminal	{ cell: "LUT__10610" port: "I[3]" }
	terminal	{ cell: "LUT__10609" port: "I[3]" }
	terminal	{ cell: "LUT__10606" port: "I[3]" }
	terminal	{ cell: "LUT__10605" port: "I[3]" }
	terminal	{ cell: "LUT__10604" port: "I[2]" }
	terminal	{ cell: "LUT__10602" port: "I[3]" }
	terminal	{ cell: "LUT__10594" port: "I[3]" }
	terminal	{ cell: "LUT__10592" port: "I[3]" }
	terminal	{ cell: "LUT__10591" port: "I[3]" }
	terminal	{ cell: "LUT__10588" port: "I[3]" }
	terminal	{ cell: "LUT__10586" port: "I[2]" }
	terminal	{ cell: "LUT__10584" port: "I[3]" }
	terminal	{ cell: "LUT__10581" port: "I[3]" }
	terminal	{ cell: "LUT__10577" port: "I[3]" }
	terminal	{ cell: "LUT__10576" port: "I[3]" }
	terminal	{ cell: "LUT__10574" port: "I[3]" }
	terminal	{ cell: "LUT__10573" port: "I[3]" }
	terminal	{ cell: "LUT__10570" port: "I[3]" }
	terminal	{ cell: "LUT__10569" port: "I[3]" }
	terminal	{ cell: "LUT__10568" port: "I[2]" }
	terminal	{ cell: "LUT__10566" port: "I[3]" }
	terminal	{ cell: "LUT__10559" port: "I[3]" }
	terminal	{ cell: "LUT__10558" port: "I[3]" }
	terminal	{ cell: "LUT__10556" port: "I[3]" }
	terminal	{ cell: "LUT__10552" port: "I[3]" }
	terminal	{ cell: "LUT__10550" port: "I[2]" }
	terminal	{ cell: "LUT__10548" port: "I[3]" }
	terminal	{ cell: "LUT__10545" port: "I[3]" }
	terminal	{ cell: "LUT__10541" port: "I[3]" }
	terminal	{ cell: "LUT__10540" port: "I[3]" }
	terminal	{ cell: "LUT__10538" port: "I[3]" }
	terminal	{ cell: "LUT__10537" port: "I[3]" }
	terminal	{ cell: "LUT__10534" port: "I[3]" }
	terminal	{ cell: "LUT__10533" port: "I[3]" }
	terminal	{ cell: "LUT__10532" port: "I[2]" }
	terminal	{ cell: "LUT__10530" port: "I[3]" }
	terminal	{ cell: "LUT__10528" port: "I[3]" }
	terminal	{ cell: "LUT__10524" port: "I[3]" }
	terminal	{ cell: "LUT__10521" port: "I[3]" }
	terminal	{ cell: "LUT__10520" port: "I[3]" }
	terminal	{ cell: "LUT__10517" port: "I[3]" }
	terminal	{ cell: "LUT__10516" port: "I[3]" }
	terminal	{ cell: "LUT__10513" port: "I[3]" }
	terminal	{ cell: "LUT__10510" port: "I[3]" }
	terminal	{ cell: "LUT__10506" port: "I[3]" }
	terminal	{ cell: "LUT__10505" port: "I[3]" }
	terminal	{ cell: "LUT__10502" port: "I[3]" }
	terminal	{ cell: "LUT__10498" port: "I[3]" }
	terminal	{ cell: "LUT__10497" port: "I[2]" }
	terminal	{ cell: "LUT__10495" port: "I[3]" }
	terminal	{ cell: "LUT__10492" port: "I[3]" }
	terminal	{ cell: "LUT__10488" port: "I[3]" }
	terminal	{ cell: "LUT__10485" port: "I[3]" }
	terminal	{ cell: "LUT__10484" port: "I[3]" }
	terminal	{ cell: "LUT__10481" port: "I[3]" }
	terminal	{ cell: "LUT__10480" port: "I[3]" }
	terminal	{ cell: "LUT__10479" port: "I[2]" }
	terminal	{ cell: "LUT__10477" port: "I[3]" }
	terminal	{ cell: "LUT__10474" port: "I[3]" }
	terminal	{ cell: "LUT__10470" port: "I[3]" }
	terminal	{ cell: "LUT__10469" port: "I[3]" }
	terminal	{ cell: "LUT__10466" port: "I[3]" }
	terminal	{ cell: "LUT__10463" port: "I[3]" }
	terminal	{ cell: "LUT__10462" port: "I[3]" }
	terminal	{ cell: "LUT__10461" port: "I[2]" }
	terminal	{ cell: "LUT__10456" port: "I[3]" }
	terminal	{ cell: "LUT__10450" port: "I[3]" }
	terminal	{ cell: "LUT__10448" port: "I[3]" }
	terminal	{ cell: "LUT__10447" port: "I[3]" }
	terminal	{ cell: "LUT__10442" port: "I[3]" }
	terminal	{ cell: "LUT__10441" port: "I[2]" }
	terminal	{ cell: "LUT__10432" port: "I[3]" }
	terminal	{ cell: "LUT__10430" port: "I[3]" }
	terminal	{ cell: "LUT__10426" port: "I[3]" }
	terminal	{ cell: "LUT__10422" port: "I[1]" }
	terminal	{ cell: "LUT__10421" port: "I[2]" }
	terminal	{ cell: "LUT__10420" port: "I[1]" }
	terminal	{ cell: "LUT__10417" port: "I[3]" }
	terminal	{ cell: "LUT__10414" port: "I[3]" }
	terminal	{ cell: "LUT__10410" port: "I[3]" }
	terminal	{ cell: "LUT__10405" port: "I[2]" }
	terminal	{ cell: "LUT__10290" port: "I[3]" }
	terminal	{ cell: "LUT__10286" port: "I[3]" }
	terminal	{ cell: "LUT__10278" port: "I[2]" }
	terminal	{ cell: "LUT__10275" port: "I[2]" }
	terminal	{ cell: "LUT__10272" port: "I[1]" }
	terminal	{ cell: "LUT__10301" port: "I[3]" }
	terminal	{ cell: "LUT__10419" port: "I[2]" }
	terminal	{ cell: "LUT__10427" port: "I[2]" }
	terminal	{ cell: "LUT__10439" port: "I[3]" }
	terminal	{ cell: "LUT__10443" port: "I[3]" }
	terminal	{ cell: "LUT__10451" port: "I[3]" }
	terminal	{ cell: "LUT__10459" port: "I[3]" }
	terminal	{ cell: "LUT__10467" port: "I[3]" }
	terminal	{ cell: "LUT__10487" port: "I[3]" }
	terminal	{ cell: "LUT__10499" port: "I[3]" }
	terminal	{ cell: "LUT__10503" port: "I[3]" }
	terminal	{ cell: "LUT__10515" port: "I[2]" }
	terminal	{ cell: "LUT__13590" port: "I[2]" }
	terminal	{ cell: "LUT__10523" port: "I[3]" }
	terminal	{ cell: "LUT__13582" port: "I[0]" }
	terminal	{ cell: "LUT__13580" port: "I[2]" }
	terminal	{ cell: "LUT__10551" port: "I[3]" }
	terminal	{ cell: "LUT__10555" port: "I[3]" }
	terminal	{ cell: "LUT__10563" port: "I[3]" }
	terminal	{ cell: "LUT__10587" port: "I[3]" }
	terminal	{ cell: "LUT__10595" port: "I[3]" }
	terminal	{ cell: "LUT__10599" port: "I[3]" }
	terminal	{ cell: "LUT__10627" port: "I[3]" }
	terminal	{ cell: "LUT__10631" port: "I[3]" }
	terminal	{ cell: "LUT__13500" port: "I[1]" }
	terminal	{ cell: "LUT__10635" port: "I[3]" }
	terminal	{ cell: "LUT__13496" port: "I[0]" }
	terminal	{ cell: "LUT__10643" port: "I[3]" }
	terminal	{ cell: "LUT__10647" port: "I[3]" }
	terminal	{ cell: "LUT__10651" port: "I[3]" }
	terminal	{ cell: "LUT__10663" port: "I[3]" }
	terminal	{ cell: "LUT__10667" port: "I[3]" }
	terminal	{ cell: "LUT__10675" port: "I[3]" }
	terminal	{ cell: "LUT__10679" port: "I[3]" }
	terminal	{ cell: "LUT__10711" port: "I[3]" }
	terminal	{ cell: "LUT__10715" port: "I[2]" }
	terminal	{ cell: "LUT__10723" port: "I[3]" }
	terminal	{ cell: "LUT__10731" port: "I[3]" }
	terminal	{ cell: "LUT__10739" port: "I[3]" }
	terminal	{ cell: "LUT__11392" port: "I[3]" }
	terminal	{ cell: "LUT__11391" port: "I[3]" }
	terminal	{ cell: "LUT__11390" port: "I[3]" }
	terminal	{ cell: "LUT__11389" port: "I[3]" }
	terminal	{ cell: "LUT__11388" port: "I[3]" }
	terminal	{ cell: "LUT__11385" port: "I[3]" }
	terminal	{ cell: "LUT__11382" port: "I[3]" }
	terminal	{ cell: "LUT__11380" port: "I[3]" }
	terminal	{ cell: "LUT__11378" port: "I[3]" }
	terminal	{ cell: "LUT__11377" port: "I[3]" }
	terminal	{ cell: "LUT__11376" port: "I[3]" }
	terminal	{ cell: "LUT__11373" port: "I[3]" }
	terminal	{ cell: "LUT__11372" port: "I[3]" }
	terminal	{ cell: "LUT__11366" port: "I[3]" }
	terminal	{ cell: "LUT__11365" port: "I[3]" }
	terminal	{ cell: "LUT__11362" port: "I[3]" }
	terminal	{ cell: "LUT__11359" port: "I[3]" }
	terminal	{ cell: "LUT__11358" port: "I[3]" }
	terminal	{ cell: "LUT__11356" port: "I[3]" }
	terminal	{ cell: "LUT__11354" port: "I[3]" }
	terminal	{ cell: "LUT__11352" port: "I[3]" }
	terminal	{ cell: "LUT__11350" port: "I[3]" }
	terminal	{ cell: "LUT__11349" port: "I[3]" }
	terminal	{ cell: "LUT__11348" port: "I[3]" }
	terminal	{ cell: "LUT__11345" port: "I[3]" }
	terminal	{ cell: "LUT__11344" port: "I[3]" }
	terminal	{ cell: "LUT__11343" port: "I[3]" }
	terminal	{ cell: "LUT__11340" port: "I[3]" }
	terminal	{ cell: "LUT__11338" port: "I[3]" }
	terminal	{ cell: "LUT__11337" port: "I[3]" }
	terminal	{ cell: "LUT__11336" port: "I[3]" }
	terminal	{ cell: "LUT__11333" port: "I[3]" }
	terminal	{ cell: "LUT__11332" port: "I[3]" }
	terminal	{ cell: "LUT__11326" port: "I[3]" }
	terminal	{ cell: "LUT__11325" port: "I[3]" }
	terminal	{ cell: "LUT__11322" port: "I[3]" }
	terminal	{ cell: "LUT__11317" port: "I[3]" }
	terminal	{ cell: "LUT__11316" port: "I[3]" }
	terminal	{ cell: "LUT__11314" port: "I[3]" }
	terminal	{ cell: "LUT__11312" port: "I[3]" }
	terminal	{ cell: "LUT__11311" port: "I[3]" }
	terminal	{ cell: "LUT__11310" port: "I[3]" }
	terminal	{ cell: "LUT__11309" port: "I[3]" }
	terminal	{ cell: "LUT__11308" port: "I[3]" }
	terminal	{ cell: "LUT__11305" port: "I[3]" }
	terminal	{ cell: "LUT__11304" port: "I[3]" }
	terminal	{ cell: "LUT__11300" port: "I[3]" }
	terminal	{ cell: "LUT__11298" port: "I[3]" }
	terminal	{ cell: "LUT__11297" port: "I[3]" }
	terminal	{ cell: "LUT__11296" port: "I[3]" }
	terminal	{ cell: "LUT__11293" port: "I[3]" }
	terminal	{ cell: "LUT__11292" port: "I[3]" }
	terminal	{ cell: "LUT__11286" port: "I[3]" }
	terminal	{ cell: "LUT__11285" port: "I[3]" }
	terminal	{ cell: "LUT__11282" port: "I[3]" }
	terminal	{ cell: "LUT__11279" port: "I[3]" }
	terminal	{ cell: "LUT__11278" port: "I[3]" }
	terminal	{ cell: "LUT__11276" port: "I[3]" }
	terminal	{ cell: "LUT__11274" port: "I[3]" }
	terminal	{ cell: "LUT__11270" port: "I[3]" }
	terminal	{ cell: "LUT__11269" port: "I[3]" }
	terminal	{ cell: "LUT__11266" port: "I[3]" }
	terminal	{ cell: "LUT__11263" port: "I[3]" }
	terminal	{ cell: "LUT__11261" port: "I[3]" }
	terminal	{ cell: "LUT__11260" port: "I[3]" }
	terminal	{ cell: "LUT__11258" port: "I[3]" }
	terminal	{ cell: "LUT__11254" port: "I[3]" }
	terminal	{ cell: "LUT__11253" port: "I[3]" }
	terminal	{ cell: "LUT__11250" port: "I[3]" }
	terminal	{ cell: "LUT__11247" port: "I[3]" }
	terminal	{ cell: "LUT__11245" port: "I[3]" }
	terminal	{ cell: "LUT__11244" port: "I[3]" }
	terminal	{ cell: "LUT__11242" port: "I[3]" }
	terminal	{ cell: "LUT__11238" port: "I[3]" }
	terminal	{ cell: "LUT__11237" port: "I[3]" }
	terminal	{ cell: "LUT__11234" port: "I[3]" }
	terminal	{ cell: "LUT__11231" port: "I[3]" }
	terminal	{ cell: "LUT__11230" port: "I[3]" }
	terminal	{ cell: "LUT__11228" port: "I[3]" }
	terminal	{ cell: "LUT__11226" port: "I[3]" }
	terminal	{ cell: "LUT__11222" port: "I[3]" }
	terminal	{ cell: "LUT__11221" port: "I[3]" }
	terminal	{ cell: "LUT__11218" port: "I[3]" }
	terminal	{ cell: "LUT__11215" port: "I[3]" }
	terminal	{ cell: "LUT__11213" port: "I[3]" }
	terminal	{ cell: "LUT__11212" port: "I[3]" }
	terminal	{ cell: "LUT__11210" port: "I[3]" }
	terminal	{ cell: "LUT__11208" port: "I[3]" }
	terminal	{ cell: "LUT__11206" port: "I[3]" }
	terminal	{ cell: "LUT__11205" port: "I[3]" }
	terminal	{ cell: "LUT__11204" port: "I[3]" }
	terminal	{ cell: "LUT__11201" port: "I[3]" }
	terminal	{ cell: "LUT__11200" port: "I[3]" }
	terminal	{ cell: "LUT__11199" port: "I[3]" }
	terminal	{ cell: "LUT__11194" port: "I[3]" }
	terminal	{ cell: "LUT__11193" port: "I[3]" }
	terminal	{ cell: "LUT__11190" port: "I[3]" }
	terminal	{ cell: "LUT__11185" port: "I[3]" }
	terminal	{ cell: "LUT__11184" port: "I[3]" }
	terminal	{ cell: "LUT__11182" port: "I[3]" }
	terminal	{ cell: "LUT__11178" port: "I[3]" }
	terminal	{ cell: "LUT__11177" port: "I[3]" }
	terminal	{ cell: "LUT__11174" port: "I[3]" }
	terminal	{ cell: "LUT__11169" port: "I[3]" }
	terminal	{ cell: "LUT__11168" port: "I[3]" }
	terminal	{ cell: "LUT__11166" port: "I[3]" }
	terminal	{ cell: "LUT__11162" port: "I[3]" }
	terminal	{ cell: "LUT__11161" port: "I[3]" }
	terminal	{ cell: "LUT__11158" port: "I[3]" }
	terminal	{ cell: "LUT__11154" port: "I[3]" }
	terminal	{ cell: "LUT__11152" port: "I[3]" }
	terminal	{ cell: "LUT__11150" port: "I[3]" }
	terminal	{ cell: "LUT__11146" port: "I[3]" }
	terminal	{ cell: "LUT__11145" port: "I[3]" }
	terminal	{ cell: "LUT__11155" port: "I[3]" }
	terminal	{ cell: "LUT__11143" port: "I[3]" }
	terminal	{ cell: "LUT__11142" port: "I[3]" }
	terminal	{ cell: "LUT__11159" port: "I[3]" }
	terminal	{ cell: "LUT__11139" port: "I[3]" }
	terminal	{ cell: "LUT__11138" port: "I[3]" }
	terminal	{ cell: "LUT__11136" port: "I[3]" }
	terminal	{ cell: "LUT__11134" port: "I[3]" }
	terminal	{ cell: "LUT__11132" port: "I[3]" }
	terminal	{ cell: "LUT__11171" port: "I[3]" }
	terminal	{ cell: "LUT__11131" port: "I[3]" }
	terminal	{ cell: "LUT__11130" port: "I[3]" }
	terminal	{ cell: "LUT__11129" port: "I[3]" }
	terminal	{ cell: "LUT__11128" port: "I[3]" }
	terminal	{ cell: "LUT__11175" port: "I[3]" }
	terminal	{ cell: "LUT__11125" port: "I[3]" }
	terminal	{ cell: "LUT__11124" port: "I[3]" }
	terminal	{ cell: "LUT__11123" port: "I[3]" }
	terminal	{ cell: "LUT__11118" port: "I[3]" }
	terminal	{ cell: "LUT__11117" port: "I[3]" }
	terminal	{ cell: "LUT__11187" port: "I[3]" }
	terminal	{ cell: "LUT__11191" port: "I[3]" }
	terminal	{ cell: "LUT__11115" port: "I[3]" }
	terminal	{ cell: "LUT__11114" port: "I[3]" }
	terminal	{ cell: "LUT__11111" port: "I[3]" }
	terminal	{ cell: "LUT__11110" port: "I[3]" }
	terminal	{ cell: "LUT__11108" port: "I[3]" }
	terminal	{ cell: "LUT__11106" port: "I[3]" }
	terminal	{ cell: "LUT__11102" port: "I[3]" }
	terminal	{ cell: "LUT__11101" port: "I[3]" }
	terminal	{ cell: "LUT__11207" port: "I[3]" }
	terminal	{ cell: "LUT__11099" port: "I[3]" }
	terminal	{ cell: "LUT__11098" port: "I[3]" }
	terminal	{ cell: "LUT__11095" port: "I[3]" }
	terminal	{ cell: "LUT__11094" port: "I[3]" }
	terminal	{ cell: "LUT__11092" port: "I[3]" }
	terminal	{ cell: "LUT__11219" port: "I[3]" }
	terminal	{ cell: "LUT__11090" port: "I[3]" }
	terminal	{ cell: "LUT__11086" port: "I[3]" }
	terminal	{ cell: "LUT__11085" port: "I[3]" }
	terminal	{ cell: "LUT__11083" port: "I[3]" }
	terminal	{ cell: "LUT__11082" port: "I[3]" }
	terminal	{ cell: "LUT__11235" port: "I[3]" }
	terminal	{ cell: "LUT__11079" port: "I[3]" }
	terminal	{ cell: "LUT__11077" port: "I[3]" }
	terminal	{ cell: "LUT__11076" port: "I[3]" }
	terminal	{ cell: "LUT__11074" port: "I[3]" }
	terminal	{ cell: "LUT__11070" port: "I[3]" }
	terminal	{ cell: "LUT__11069" port: "I[3]" }
	terminal	{ cell: "LUT__11067" port: "I[3]" }
	terminal	{ cell: "LUT__11066" port: "I[3]" }
	terminal	{ cell: "LUT__11251" port: "I[3]" }
	terminal	{ cell: "LUT__11063" port: "I[3]" }
	terminal	{ cell: "LUT__11061" port: "I[3]" }
	terminal	{ cell: "LUT__11060" port: "I[3]" }
	terminal	{ cell: "LUT__11058" port: "I[3]" }
	terminal	{ cell: "LUT__11054" port: "I[3]" }
	terminal	{ cell: "LUT__11053" port: "I[3]" }
	terminal	{ cell: "LUT__11267" port: "I[3]" }
	terminal	{ cell: "LUT__11051" port: "I[3]" }
	terminal	{ cell: "LUT__11050" port: "I[3]" }
	terminal	{ cell: "LUT__11047" port: "I[3]" }
	terminal	{ cell: "LUT__11045" port: "I[3]" }
	terminal	{ cell: "LUT__11044" port: "I[3]" }
	terminal	{ cell: "LUT__11042" port: "I[3]" }
	terminal	{ cell: "LUT__11038" port: "I[3]" }
	terminal	{ cell: "LUT__11037" port: "I[3]" }
	terminal	{ cell: "LUT__11283" port: "I[3]" }
	terminal	{ cell: "LUT__11035" port: "I[3]" }
	terminal	{ cell: "LUT__11034" port: "I[3]" }
	terminal	{ cell: "LUT__11291" port: "I[3]" }
	terminal	{ cell: "LUT__11031" port: "I[3]" }
	terminal	{ cell: "LUT__11029" port: "I[3]" }
	terminal	{ cell: "LUT__11028" port: "I[3]" }
	terminal	{ cell: "LUT__11299" port: "I[3]" }
	terminal	{ cell: "LUT__11026" port: "I[3]" }
	terminal	{ cell: "LUT__11303" port: "I[3]" }
	terminal	{ cell: "LUT__11022" port: "I[3]" }
	terminal	{ cell: "LUT__11021" port: "I[3]" }
	terminal	{ cell: "LUT__11019" port: "I[3]" }
	terminal	{ cell: "LUT__11018" port: "I[3]" }
	terminal	{ cell: "LUT__11015" port: "I[3]" }
	terminal	{ cell: "LUT__11014" port: "I[3]" }
	terminal	{ cell: "LUT__11012" port: "I[3]" }
	terminal	{ cell: "LUT__11319" port: "I[3]" }
	terminal	{ cell: "LUT__11010" port: "I[3]" }
	terminal	{ cell: "LUT__11006" port: "I[3]" }
	terminal	{ cell: "LUT__11005" port: "I[3]" }
	terminal	{ cell: "LUT__11323" port: "I[3]" }
	terminal	{ cell: "LUT__11331" port: "I[3]" }
	terminal	{ cell: "LUT__11003" port: "I[3]" }
	terminal	{ cell: "LUT__11002" port: "I[3]" }
	terminal	{ cell: "LUT__10999" port: "I[3]" }
	terminal	{ cell: "LUT__10997" port: "I[3]" }
	terminal	{ cell: "LUT__10996" port: "I[3]" }
	terminal	{ cell: "LUT__11339" port: "I[3]" }
	terminal	{ cell: "LUT__10994" port: "I[3]" }
	terminal	{ cell: "LUT__10990" port: "I[3]" }
	terminal	{ cell: "LUT__10989" port: "I[3]" }
	terminal	{ cell: "LUT__11351" port: "I[3]" }
	terminal	{ cell: "LUT__10987" port: "I[3]" }
	terminal	{ cell: "LUT__10986" port: "I[3]" }
	terminal	{ cell: "LUT__10983" port: "I[3]" }
	terminal	{ cell: "LUT__10982" port: "I[3]" }
	terminal	{ cell: "LUT__10980" port: "I[3]" }
	terminal	{ cell: "LUT__10978" port: "I[3]" }
	terminal	{ cell: "LUT__11363" port: "I[3]" }
	terminal	{ cell: "LUT__10974" port: "I[3]" }
	terminal	{ cell: "LUT__10973" port: "I[3]" }
	terminal	{ cell: "LUT__11371" port: "I[3]" }
	terminal	{ cell: "LUT__10971" port: "I[3]" }
	terminal	{ cell: "LUT__10970" port: "I[3]" }
	terminal	{ cell: "LUT__10967" port: "I[3]" }
	terminal	{ cell: "LUT__10965" port: "I[3]" }
	terminal	{ cell: "LUT__10964" port: "I[3]" }
	terminal	{ cell: "LUT__11379" port: "I[3]" }
	terminal	{ cell: "LUT__10962" port: "I[3]" }
	terminal	{ cell: "LUT__11383" port: "I[3]" }
	terminal	{ cell: "LUT__10958" port: "I[3]" }
	terminal	{ cell: "LUT__10957" port: "I[3]" }
	terminal	{ cell: "LUT__10955" port: "I[3]" }
	terminal	{ cell: "LUT__10954" port: "I[3]" }
	terminal	{ cell: "LUT__10951" port: "I[3]" }
	terminal	{ cell: "LUT__10949" port: "I[3]" }
	terminal	{ cell: "LUT__10948" port: "I[3]" }
	terminal	{ cell: "LUT__10946" port: "I[3]" }
	terminal	{ cell: "LUT__10944" port: "I[3]" }
	terminal	{ cell: "LUT__10943" port: "I[3]" }
	terminal	{ cell: "LUT__10942" port: "I[3]" }
	terminal	{ cell: "LUT__10941" port: "I[3]" }
	terminal	{ cell: "LUT__10940" port: "I[3]" }
	terminal	{ cell: "LUT__10939" port: "I[3]" }
	terminal	{ cell: "LUT__10938" port: "I[3]" }
	terminal	{ cell: "LUT__10935" port: "I[3]" }
	terminal	{ cell: "LUT__10934" port: "I[3]" }
	terminal	{ cell: "LUT__10933" port: "I[3]" }
	terminal	{ cell: "LUT__10932" port: "I[3]" }
	terminal	{ cell: "LUT__10931" port: "I[3]" }
	terminal	{ cell: "LUT__10928" port: "I[3]" }
	terminal	{ cell: "LUT__10927" port: "I[3]" }
	terminal	{ cell: "LUT__10926" port: "I[3]" }
	terminal	{ cell: "LUT__10921" port: "I[3]" }
	terminal	{ cell: "LUT__10920" port: "I[3]" }
	terminal	{ cell: "LUT__10918" port: "I[3]" }
	terminal	{ cell: "LUT__10917" port: "I[3]" }
	terminal	{ cell: "LUT__10914" port: "I[3]" }
	terminal	{ cell: "LUT__10913" port: "I[3]" }
	terminal	{ cell: "LUT__10911" port: "I[3]" }
	terminal	{ cell: "LUT__10909" port: "I[3]" }
	terminal	{ cell: "LUT__10907" port: "I[3]" }
	terminal	{ cell: "LUT__10906" port: "I[3]" }
	terminal	{ cell: "LUT__10905" port: "I[3]" }
	terminal	{ cell: "LUT__10904" port: "I[3]" }
	terminal	{ cell: "LUT__10903" port: "I[3]" }
	terminal	{ cell: "LUT__10900" port: "I[3]" }
	terminal	{ cell: "LUT__10899" port: "I[3]" }
	terminal	{ cell: "LUT__10898" port: "I[3]" }
	terminal	{ cell: "LUT__10893" port: "I[3]" }
	terminal	{ cell: "LUT__10892" port: "I[3]" }
	terminal	{ cell: "LUT__10890" port: "I[3]" }
	terminal	{ cell: "LUT__10889" port: "I[3]" }
	terminal	{ cell: "LUT__10886" port: "I[3]" }
	terminal	{ cell: "LUT__10885" port: "I[3]" }
	terminal	{ cell: "LUT__10883" port: "I[3]" }
	terminal	{ cell: "LUT__10881" port: "I[3]" }
	terminal	{ cell: "LUT__10877" port: "I[3]" }
	terminal	{ cell: "LUT__10876" port: "I[3]" }
	terminal	{ cell: "LUT__10874" port: "I[3]" }
	terminal	{ cell: "LUT__10873" port: "I[3]" }
	terminal	{ cell: "LUT__10870" port: "I[3]" }
	terminal	{ cell: "LUT__10869" port: "I[3]" }
	terminal	{ cell: "LUT__10867" port: "I[3]" }
	terminal	{ cell: "LUT__10865" port: "I[3]" }
	terminal	{ cell: "LUT__10863" port: "I[3]" }
	terminal	{ cell: "LUT__10862" port: "I[3]" }
	terminal	{ cell: "LUT__10861" port: "I[3]" }
	terminal	{ cell: "LUT__10860" port: "I[3]" }
	terminal	{ cell: "LUT__10859" port: "I[3]" }
	terminal	{ cell: "LUT__10858" port: "I[3]" }
	terminal	{ cell: "LUT__10856" port: "I[3]" }
	terminal	{ cell: "LUT__10854" port: "I[3]" }
	terminal	{ cell: "LUT__10850" port: "I[3]" }
	terminal	{ cell: "LUT__10849" port: "I[3]" }
	terminal	{ cell: "LUT__10847" port: "I[3]" }
	terminal	{ cell: "LUT__10846" port: "I[3]" }
	terminal	{ cell: "LUT__10843" port: "I[3]" }
	terminal	{ cell: "LUT__10841" port: "I[3]" }
	terminal	{ cell: "LUT__10840" port: "I[3]" }
	terminal	{ cell: "LUT__10838" port: "I[3]" }
	terminal	{ cell: "LUT__10834" port: "I[3]" }
	terminal	{ cell: "LUT__10833" port: "I[3]" }
	terminal	{ cell: "LUT__10831" port: "I[3]" }
	terminal	{ cell: "LUT__10830" port: "I[3]" }
	terminal	{ cell: "LUT__10827" port: "I[3]" }
	terminal	{ cell: "LUT__10826" port: "I[3]" }
	terminal	{ cell: "LUT__10824" port: "I[3]" }
	terminal	{ cell: "LUT__10823" port: "I[3]" }
	terminal	{ cell: "LUT__10821" port: "I[3]" }
	terminal	{ cell: "LUT__10818" port: "I[3]" }
	terminal	{ cell: "LUT__10814" port: "I[3]" }
	terminal	{ cell: "LUT__10813" port: "I[3]" }
	terminal	{ cell: "LUT__10811" port: "I[3]" }
	terminal	{ cell: "LUT__10810" port: "I[3]" }
	terminal	{ cell: "LUT__10807" port: "I[3]" }
	terminal	{ cell: "LUT__10806" port: "I[3]" }
	terminal	{ cell: "LUT__10805" port: "I[2]" }
	terminal	{ cell: "LUT__13499" port: "I[2]" }
	terminal	{ cell: "LUT__10803" port: "I[3]" }
	terminal	{ cell: "LUT__10800" port: "I[3]" }
	terminal	{ cell: "LUT__13505" port: "I[0]" }
	terminal	{ cell: "LUT__10796" port: "I[3]" }
	terminal	{ cell: "LUT__10795" port: "I[3]" }
	terminal	{ cell: "LUT__10793" port: "I[3]" }
	terminal	{ cell: "LUT__10792" port: "I[3]" }
	terminal	{ cell: "LUT__10789" port: "I[3]" }
	terminal	{ cell: "LUT__10788" port: "I[3]" }
	terminal	{ cell: "LUT__10787" port: "I[2]" }
	terminal	{ cell: "LUT__10785" port: "I[3]" }
	terminal	{ cell: "LUT__10782" port: "I[3]" }
	terminal	{ cell: "LUT__10778" port: "I[3]" }
	terminal	{ cell: "LUT__10777" port: "I[3]" }
	terminal	{ cell: "LUT__10775" port: "I[3]" }
	terminal	{ cell: "LUT__10774" port: "I[3]" }
	terminal	{ cell: "LUT__10771" port: "I[3]" }
	terminal	{ cell: "LUT__10770" port: "I[3]" }
	terminal	{ cell: "LUT__10769" port: "I[2]" }
	terminal	{ cell: "LUT__10767" port: "I[3]" }
	terminal	{ cell: "LUT__10764" port: "I[3]" }
	terminal	{ cell: "LUT__13581" port: "I[2]" }
	terminal	{ cell: "LUT__13584" port: "I[2]" }
	terminal	{ cell: "LUT__13585" port: "I[1]" }
	terminal	{ cell: "LUT__10760" port: "I[3]" }
	terminal	{ cell: "LUT__13589" port: "I[2]" }
	terminal	{ cell: "LUT__10759" port: "I[3]" }
	terminal	{ cell: "LUT__10757" port: "I[3]" }
	terminal	{ cell: "LUT__10756" port: "I[3]" }
	terminal	{ cell: "LUT__10753" port: "I[3]" }
	terminal	{ cell: "LUT__10752" port: "I[3]" }
	terminal	{ cell: "LUT__10751" port: "I[2]" }
	terminal	{ cell: "LUT__10749" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1264" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n831_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1252" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10427" port: "I[0]" }
	terminal	{ cell: "LUT__11533" port: "I[1]" }
	terminal	{ cell: "LUT__11526" port: "I[0]" }
	terminal	{ cell: "LUT__11538" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[5]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" port: "RADDR[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[6]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10497" port: "I[0]" }
	terminal	{ cell: "LUT__11534" port: "I[3]" }
	terminal	{ cell: "LUT__11527" port: "I[2]" }
	terminal	{ cell: "LUT__11537" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n274"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i2" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n298"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i2" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/RdDlmtError"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" port: "RDATA[12]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[5]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltError~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[7]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[6]~FF" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i2" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i2" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1243" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10568" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[2]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosAdj[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[2]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1257" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n849_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1301" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/RdDlmtPosHit"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" port: "RDATA[13]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/PosAdjDir~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1304" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1256" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n461"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1256" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[0]~FF" port: "CE" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1301" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1257" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10642" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11358" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10704" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxNrzData[0]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_RearMcstDecRom/U2_McstDecode" port: "RDATA[11]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[4]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[3]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxNrzDAva[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/RxNrzDAva[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[4]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzDAvaReg[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[2]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNibbEn~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1305" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1162" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1161" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1159" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxNrzDAva[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/RxNrzDAva[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[4]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[0]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[1]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzDAvaReg[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[3]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNibbEn~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[3]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[2]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1305" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1162" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1161" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1159" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxDataSft[4]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[3]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[2]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10769" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[1]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[16]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n618"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1335" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[4]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[2]~FF" port: "CE" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[1]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10844" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[0]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[15]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[10]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10902" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[4]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[4]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/WrAddrSync~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/InMiiDataEnReg[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[14]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[19]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[4]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxDV~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10952" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11260" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11013" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10716" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11080" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10470" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10675" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10850" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[33]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][33]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10943" port: "I[0]" }
 }
net {
	name: "n4857"
	terminal	{ cell: "LUT__10316" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[192][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[192][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[192][2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[192][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[192][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11465" port: "I[3]" }
	terminal	{ cell: "LUT__11466" port: "I[2]" }
	terminal	{ cell: "LUT__11467" port: "I[0]" }
	terminal	{ cell: "LUT__13581" port: "I[1]" }
 }
net {
	name: "LedFlashCnt[3]"
	terminal	{ cell: "LedFlashCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "n3453"
	terminal	{ cell: "LedFlashCnt[2]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[3]~FF" port: "cin" }
 }
net {
	name: "n3451"
	terminal	{ cell: "LedFlashCnt[3]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[4]~FF" port: "cin" }
 }
net {
	name: "n6374"
	terminal	{ cell: "LUT__10354" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[17]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i3" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i18" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10451" port: "I[1]" }
 }
net {
	name: "n6372"
	terminal	{ cell: "LUT__10350" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[15]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10350" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i2" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i16" port: "I[0]" }
 }
net {
	name: "n6378"
	terminal	{ cell: "LUT__10362" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[21]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i7" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i22" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[0]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[0]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9853" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[1]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[1]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9858" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11124" port: "I[1]" }
 }
net {
	name: "n3147"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i5" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[4]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9966" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i5" port: "I[0]" }
 }
net {
	name: "n3149"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i4" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[3]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9966" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10515" port: "I[1]" }
	terminal	{ cell: "LUT__11556" port: "I[1]" }
	terminal	{ cell: "LUT__11546" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[76]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[75]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9696" port: "I[3]" }
	terminal	{ cell: "LUT__10046" port: "I[1]" }
	terminal	{ cell: "LUT__13577" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/internal_register_select[12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10280" port: "I[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[65]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[64]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[20]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10311" port: "I[1]" }
	terminal	{ cell: "LUT__10220" port: "I[0]" }
	terminal	{ cell: "LUT__10212" port: "I[0]" }
	terminal	{ cell: "LUT__9714" port: "I[3]" }
	terminal	{ cell: "LUT__9679" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/internal_register_select[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10746" port: "I[2]" }
	terminal	{ cell: "LUT__10742" port: "I[2]" }
	terminal	{ cell: "LUT__10741" port: "I[2]" }
	terminal	{ cell: "LUT__10738" port: "I[2]" }
	terminal	{ cell: "LUT__10735" port: "I[2]" }
	terminal	{ cell: "LUT__10734" port: "I[2]" }
	terminal	{ cell: "LUT__10728" port: "I[2]" }
	terminal	{ cell: "LUT__10724" port: "I[2]" }
	terminal	{ cell: "LUT__10721" port: "I[2]" }
	terminal	{ cell: "LUT__10720" port: "I[2]" }
	terminal	{ cell: "LUT__10717" port: "I[2]" }
	terminal	{ cell: "LUT__10716" port: "I[2]" }
	terminal	{ cell: "LUT__10713" port: "I[2]" }
	terminal	{ cell: "LUT__10712" port: "I[2]" }
	terminal	{ cell: "LUT__10710" port: "I[2]" }
	terminal	{ cell: "LUT__10709" port: "I[2]" }
	terminal	{ cell: "LUT__10706" port: "I[2]" }
	terminal	{ cell: "LUT__10705" port: "I[2]" }
	terminal	{ cell: "LUT__10702" port: "I[2]" }
	terminal	{ cell: "LUT__10700" port: "I[2]" }
	terminal	{ cell: "LUT__10697" port: "I[2]" }
	terminal	{ cell: "LUT__10693" port: "I[2]" }
	terminal	{ cell: "LUT__10692" port: "I[2]" }
	terminal	{ cell: "LUT__10690" port: "I[2]" }
	terminal	{ cell: "LUT__10689" port: "I[2]" }
	terminal	{ cell: "LUT__10686" port: "I[2]" }
	terminal	{ cell: "LUT__10685" port: "I[2]" }
	terminal	{ cell: "LUT__10682" port: "I[2]" }
	terminal	{ cell: "LUT__10674" port: "I[2]" }
	terminal	{ cell: "LUT__10672" port: "I[2]" }
	terminal	{ cell: "LUT__10671" port: "I[2]" }
	terminal	{ cell: "LUT__10668" port: "I[2]" }
	terminal	{ cell: "LUT__10664" port: "I[2]" }
	terminal	{ cell: "LUT__10662" port: "I[2]" }
	terminal	{ cell: "LUT__10661" port: "I[2]" }
	terminal	{ cell: "LUT__10660" port: "I[2]" }
	terminal	{ cell: "LUT__10657" port: "I[2]" }
	terminal	{ cell: "LUT__10656" port: "I[2]" }
	terminal	{ cell: "LUT__10653" port: "I[2]" }
	terminal	{ cell: "LUT__10650" port: "I[2]" }
	terminal	{ cell: "LUT__10649" port: "I[2]" }
	terminal	{ cell: "LUT__10648" port: "I[2]" }
	terminal	{ cell: "LUT__10644" port: "I[2]" }
	terminal	{ cell: "LUT__10640" port: "I[2]" }
	terminal	{ cell: "LUT__10638" port: "I[2]" }
	terminal	{ cell: "LUT__10630" port: "I[2]" }
	terminal	{ cell: "LUT__10628" port: "I[2]" }
	terminal	{ cell: "LUT__10624" port: "I[2]" }
	terminal	{ cell: "LUT__10623" port: "I[2]" }
	terminal	{ cell: "LUT__10620" port: "I[2]" }
	terminal	{ cell: "LUT__10617" port: "I[2]" }
	terminal	{ cell: "LUT__10613" port: "I[2]" }
	terminal	{ cell: "LUT__10612" port: "I[2]" }
	terminal	{ cell: "LUT__10610" port: "I[2]" }
	terminal	{ cell: "LUT__10609" port: "I[2]" }
	terminal	{ cell: "LUT__10606" port: "I[2]" }
	terminal	{ cell: "LUT__10605" port: "I[2]" }
	terminal	{ cell: "LUT__10602" port: "I[2]" }
	terminal	{ cell: "LUT__10594" port: "I[2]" }
	terminal	{ cell: "LUT__10592" port: "I[2]" }
	terminal	{ cell: "LUT__10591" port: "I[2]" }
	terminal	{ cell: "LUT__10588" port: "I[2]" }
	terminal	{ cell: "LUT__10584" port: "I[2]" }
	terminal	{ cell: "LUT__10581" port: "I[2]" }
	terminal	{ cell: "LUT__10577" port: "I[2]" }
	terminal	{ cell: "LUT__10576" port: "I[2]" }
	terminal	{ cell: "LUT__10574" port: "I[2]" }
	terminal	{ cell: "LUT__10573" port: "I[2]" }
	terminal	{ cell: "LUT__10570" port: "I[2]" }
	terminal	{ cell: "LUT__10569" port: "I[2]" }
	terminal	{ cell: "LUT__10566" port: "I[2]" }
	terminal	{ cell: "LUT__10559" port: "I[2]" }
	terminal	{ cell: "LUT__10558" port: "I[2]" }
	terminal	{ cell: "LUT__10556" port: "I[2]" }
	terminal	{ cell: "LUT__10552" port: "I[2]" }
	terminal	{ cell: "LUT__10548" port: "I[2]" }
	terminal	{ cell: "LUT__10545" port: "I[2]" }
	terminal	{ cell: "LUT__10541" port: "I[2]" }
	terminal	{ cell: "LUT__10540" port: "I[2]" }
	terminal	{ cell: "LUT__10538" port: "I[2]" }
	terminal	{ cell: "LUT__10537" port: "I[2]" }
	terminal	{ cell: "LUT__10534" port: "I[2]" }
	terminal	{ cell: "LUT__10533" port: "I[2]" }
	terminal	{ cell: "LUT__10530" port: "I[2]" }
	terminal	{ cell: "LUT__10528" port: "I[2]" }
	terminal	{ cell: "LUT__10524" port: "I[2]" }
	terminal	{ cell: "LUT__10521" port: "I[2]" }
	terminal	{ cell: "LUT__10520" port: "I[2]" }
	terminal	{ cell: "LUT__10517" port: "I[2]" }
	terminal	{ cell: "LUT__10516" port: "I[2]" }
	terminal	{ cell: "LUT__10513" port: "I[2]" }
	terminal	{ cell: "LUT__10510" port: "I[2]" }
	terminal	{ cell: "LUT__10506" port: "I[2]" }
	terminal	{ cell: "LUT__10505" port: "I[2]" }
	terminal	{ cell: "LUT__10502" port: "I[2]" }
	terminal	{ cell: "LUT__10498" port: "I[2]" }
	terminal	{ cell: "LUT__10495" port: "I[2]" }
	terminal	{ cell: "LUT__10492" port: "I[2]" }
	terminal	{ cell: "LUT__10488" port: "I[2]" }
	terminal	{ cell: "LUT__10485" port: "I[2]" }
	terminal	{ cell: "LUT__10484" port: "I[2]" }
	terminal	{ cell: "LUT__10481" port: "I[2]" }
	terminal	{ cell: "LUT__10480" port: "I[2]" }
	terminal	{ cell: "LUT__10477" port: "I[2]" }
	terminal	{ cell: "LUT__10474" port: "I[2]" }
	terminal	{ cell: "LUT__10470" port: "I[2]" }
	terminal	{ cell: "LUT__10469" port: "I[2]" }
	terminal	{ cell: "LUT__10466" port: "I[2]" }
	terminal	{ cell: "LUT__10463" port: "I[2]" }
	terminal	{ cell: "LUT__10462" port: "I[2]" }
	terminal	{ cell: "LUT__10456" port: "I[2]" }
	terminal	{ cell: "LUT__10450" port: "I[2]" }
	terminal	{ cell: "LUT__10448" port: "I[2]" }
	terminal	{ cell: "LUT__10447" port: "I[2]" }
	terminal	{ cell: "LUT__10442" port: "I[2]" }
	terminal	{ cell: "LUT__10432" port: "I[0]" }
	terminal	{ cell: "LUT__10431" port: "I[2]" }
	terminal	{ cell: "LUT__10430" port: "I[0]" }
	terminal	{ cell: "LUT__10429" port: "I[2]" }
	terminal	{ cell: "LUT__10426" port: "I[0]" }
	terminal	{ cell: "LUT__10425" port: "I[2]" }
	terminal	{ cell: "LUT__10422" port: "I[0]" }
	terminal	{ cell: "LUT__10421" port: "I[3]" }
	terminal	{ cell: "LUT__10420" port: "I[0]" }
	terminal	{ cell: "LUT__10417" port: "I[0]" }
	terminal	{ cell: "LUT__10416" port: "I[2]" }
	terminal	{ cell: "LUT__10413" port: "I[2]" }
	terminal	{ cell: "LUT__10412" port: "I[3]" }
	terminal	{ cell: "LUT__10409" port: "I[2]" }
	terminal	{ cell: "LUT__10408" port: "I[3]" }
	terminal	{ cell: "LUT__10406" port: "I[2]" }
	terminal	{ cell: "LUT__10300" port: "I[2]" }
	terminal	{ cell: "LUT__10288" port: "I[3]" }
	terminal	{ cell: "LUT__10287" port: "I[2]" }
	terminal	{ cell: "LUT__10284" port: "I[3]" }
	terminal	{ cell: "LUT__10283" port: "I[2]" }
	terminal	{ cell: "LUT__10277" port: "I[0]" }
	terminal	{ cell: "LUT__10275" port: "I[3]" }
	terminal	{ cell: "LUT__10272" port: "I[0]" }
	terminal	{ cell: "LUT__10285" port: "I[2]" }
	terminal	{ cell: "LUT__10289" port: "I[2]" }
	terminal	{ cell: "LUT__10301" port: "I[0]" }
	terminal	{ cell: "LUT__10407" port: "I[2]" }
	terminal	{ cell: "LUT__10411" port: "I[2]" }
	terminal	{ cell: "LUT__10419" port: "I[3]" }
	terminal	{ cell: "LUT__10439" port: "I[2]" }
	terminal	{ cell: "LUT__10443" port: "I[2]" }
	terminal	{ cell: "LUT__10451" port: "I[2]" }
	terminal	{ cell: "LUT__10459" port: "I[2]" }
	terminal	{ cell: "LUT__10467" port: "I[2]" }
	terminal	{ cell: "LUT__10487" port: "I[2]" }
	terminal	{ cell: "LUT__10499" port: "I[2]" }
	terminal	{ cell: "LUT__10503" port: "I[2]" }
	terminal	{ cell: "LUT__13590" port: "I[3]" }
	terminal	{ cell: "LUT__10523" port: "I[2]" }
	terminal	{ cell: "LUT__10551" port: "I[2]" }
	terminal	{ cell: "LUT__10555" port: "I[2]" }
	terminal	{ cell: "LUT__10563" port: "I[2]" }
	terminal	{ cell: "LUT__10587" port: "I[2]" }
	terminal	{ cell: "LUT__10595" port: "I[2]" }
	terminal	{ cell: "LUT__10599" port: "I[2]" }
	terminal	{ cell: "LUT__10627" port: "I[2]" }
	terminal	{ cell: "LUT__10631" port: "I[2]" }
	terminal	{ cell: "LUT__13502" port: "I[3]" }
	terminal	{ cell: "LUT__10635" port: "I[2]" }
	terminal	{ cell: "LUT__13494" port: "I[2]" }
	terminal	{ cell: "LUT__10643" port: "I[2]" }
	terminal	{ cell: "LUT__10647" port: "I[2]" }
	terminal	{ cell: "LUT__10651" port: "I[2]" }
	terminal	{ cell: "LUT__10663" port: "I[2]" }
	terminal	{ cell: "LUT__10667" port: "I[2]" }
	terminal	{ cell: "LUT__10675" port: "I[2]" }
	terminal	{ cell: "LUT__10679" port: "I[2]" }
	terminal	{ cell: "LUT__10711" port: "I[2]" }
	terminal	{ cell: "LUT__10723" port: "I[2]" }
	terminal	{ cell: "LUT__10731" port: "I[2]" }
	terminal	{ cell: "LUT__10739" port: "I[2]" }
	terminal	{ cell: "LUT__11392" port: "I[2]" }
	terminal	{ cell: "LUT__11391" port: "I[2]" }
	terminal	{ cell: "LUT__11390" port: "I[2]" }
	terminal	{ cell: "LUT__11389" port: "I[2]" }
	terminal	{ cell: "LUT__11388" port: "I[2]" }
	terminal	{ cell: "LUT__11385" port: "I[2]" }
	terminal	{ cell: "LUT__11382" port: "I[2]" }
	terminal	{ cell: "LUT__11380" port: "I[2]" }
	terminal	{ cell: "LUT__11378" port: "I[2]" }
	terminal	{ cell: "LUT__11377" port: "I[2]" }
	terminal	{ cell: "LUT__11376" port: "I[2]" }
	terminal	{ cell: "LUT__11373" port: "I[2]" }
	terminal	{ cell: "LUT__11372" port: "I[2]" }
	terminal	{ cell: "LUT__11366" port: "I[2]" }
	terminal	{ cell: "LUT__11365" port: "I[2]" }
	terminal	{ cell: "LUT__11362" port: "I[2]" }
	terminal	{ cell: "LUT__11359" port: "I[2]" }
	terminal	{ cell: "LUT__11358" port: "I[2]" }
	terminal	{ cell: "LUT__11356" port: "I[2]" }
	terminal	{ cell: "LUT__11354" port: "I[2]" }
	terminal	{ cell: "LUT__11352" port: "I[2]" }
	terminal	{ cell: "LUT__11350" port: "I[2]" }
	terminal	{ cell: "LUT__11349" port: "I[2]" }
	terminal	{ cell: "LUT__11348" port: "I[2]" }
	terminal	{ cell: "LUT__11345" port: "I[2]" }
	terminal	{ cell: "LUT__11344" port: "I[2]" }
	terminal	{ cell: "LUT__11343" port: "I[2]" }
	terminal	{ cell: "LUT__11340" port: "I[2]" }
	terminal	{ cell: "LUT__11338" port: "I[2]" }
	terminal	{ cell: "LUT__11337" port: "I[2]" }
	terminal	{ cell: "LUT__11336" port: "I[2]" }
	terminal	{ cell: "LUT__11333" port: "I[2]" }
	terminal	{ cell: "LUT__11332" port: "I[2]" }
	terminal	{ cell: "LUT__11326" port: "I[2]" }
	terminal	{ cell: "LUT__11325" port: "I[2]" }
	terminal	{ cell: "LUT__11322" port: "I[2]" }
	terminal	{ cell: "LUT__11317" port: "I[2]" }
	terminal	{ cell: "LUT__11316" port: "I[2]" }
	terminal	{ cell: "LUT__11314" port: "I[2]" }
	terminal	{ cell: "LUT__11312" port: "I[2]" }
	terminal	{ cell: "LUT__11311" port: "I[2]" }
	terminal	{ cell: "LUT__11310" port: "I[2]" }
	terminal	{ cell: "LUT__11309" port: "I[2]" }
	terminal	{ cell: "LUT__11308" port: "I[2]" }
	terminal	{ cell: "LUT__11305" port: "I[2]" }
	terminal	{ cell: "LUT__11304" port: "I[2]" }
	terminal	{ cell: "LUT__11300" port: "I[2]" }
	terminal	{ cell: "LUT__11298" port: "I[2]" }
	terminal	{ cell: "LUT__11297" port: "I[2]" }
	terminal	{ cell: "LUT__11296" port: "I[2]" }
	terminal	{ cell: "LUT__11293" port: "I[2]" }
	terminal	{ cell: "LUT__11292" port: "I[2]" }
	terminal	{ cell: "LUT__11286" port: "I[2]" }
	terminal	{ cell: "LUT__11285" port: "I[2]" }
	terminal	{ cell: "LUT__11282" port: "I[2]" }
	terminal	{ cell: "LUT__11279" port: "I[2]" }
	terminal	{ cell: "LUT__11278" port: "I[2]" }
	terminal	{ cell: "LUT__11276" port: "I[2]" }
	terminal	{ cell: "LUT__11274" port: "I[2]" }
	terminal	{ cell: "LUT__11270" port: "I[2]" }
	terminal	{ cell: "LUT__11269" port: "I[2]" }
	terminal	{ cell: "LUT__11266" port: "I[2]" }
	terminal	{ cell: "LUT__11263" port: "I[2]" }
	terminal	{ cell: "LUT__11261" port: "I[2]" }
	terminal	{ cell: "LUT__11260" port: "I[2]" }
	terminal	{ cell: "LUT__11258" port: "I[2]" }
	terminal	{ cell: "LUT__11254" port: "I[2]" }
	terminal	{ cell: "LUT__11253" port: "I[2]" }
	terminal	{ cell: "LUT__11250" port: "I[2]" }
	terminal	{ cell: "LUT__11247" port: "I[2]" }
	terminal	{ cell: "LUT__11245" port: "I[2]" }
	terminal	{ cell: "LUT__11244" port: "I[2]" }
	terminal	{ cell: "LUT__11242" port: "I[2]" }
	terminal	{ cell: "LUT__11238" port: "I[2]" }
	terminal	{ cell: "LUT__11237" port: "I[2]" }
	terminal	{ cell: "LUT__11234" port: "I[2]" }
	terminal	{ cell: "LUT__11231" port: "I[2]" }
	terminal	{ cell: "LUT__11230" port: "I[2]" }
	terminal	{ cell: "LUT__11228" port: "I[2]" }
	terminal	{ cell: "LUT__11226" port: "I[2]" }
	terminal	{ cell: "LUT__11222" port: "I[2]" }
	terminal	{ cell: "LUT__11221" port: "I[2]" }
	terminal	{ cell: "LUT__11218" port: "I[2]" }
	terminal	{ cell: "LUT__11215" port: "I[2]" }
	terminal	{ cell: "LUT__11213" port: "I[2]" }
	terminal	{ cell: "LUT__11212" port: "I[2]" }
	terminal	{ cell: "LUT__11210" port: "I[2]" }
	terminal	{ cell: "LUT__11208" port: "I[2]" }
	terminal	{ cell: "LUT__11206" port: "I[2]" }
	terminal	{ cell: "LUT__11205" port: "I[2]" }
	terminal	{ cell: "LUT__11204" port: "I[2]" }
	terminal	{ cell: "LUT__11201" port: "I[2]" }
	terminal	{ cell: "LUT__11200" port: "I[2]" }
	terminal	{ cell: "LUT__11199" port: "I[2]" }
	terminal	{ cell: "LUT__11194" port: "I[2]" }
	terminal	{ cell: "LUT__11193" port: "I[2]" }
	terminal	{ cell: "LUT__11190" port: "I[2]" }
	terminal	{ cell: "LUT__11185" port: "I[2]" }
	terminal	{ cell: "LUT__11184" port: "I[2]" }
	terminal	{ cell: "LUT__11182" port: "I[2]" }
	terminal	{ cell: "LUT__11178" port: "I[2]" }
	terminal	{ cell: "LUT__11177" port: "I[2]" }
	terminal	{ cell: "LUT__11174" port: "I[2]" }
	terminal	{ cell: "LUT__11169" port: "I[2]" }
	terminal	{ cell: "LUT__11168" port: "I[2]" }
	terminal	{ cell: "LUT__11166" port: "I[2]" }
	terminal	{ cell: "LUT__11162" port: "I[2]" }
	terminal	{ cell: "LUT__11161" port: "I[2]" }
	terminal	{ cell: "LUT__11158" port: "I[2]" }
	terminal	{ cell: "LUT__11154" port: "I[2]" }
	terminal	{ cell: "LUT__11152" port: "I[2]" }
	terminal	{ cell: "LUT__11150" port: "I[2]" }
	terminal	{ cell: "LUT__11146" port: "I[2]" }
	terminal	{ cell: "LUT__11145" port: "I[2]" }
	terminal	{ cell: "LUT__11155" port: "I[2]" }
	terminal	{ cell: "LUT__11143" port: "I[2]" }
	terminal	{ cell: "LUT__11142" port: "I[2]" }
	terminal	{ cell: "LUT__11159" port: "I[2]" }
	terminal	{ cell: "LUT__11139" port: "I[2]" }
	terminal	{ cell: "LUT__11138" port: "I[2]" }
	terminal	{ cell: "LUT__11136" port: "I[2]" }
	terminal	{ cell: "LUT__11134" port: "I[2]" }
	terminal	{ cell: "LUT__11132" port: "I[2]" }
	terminal	{ cell: "LUT__11171" port: "I[2]" }
	terminal	{ cell: "LUT__11131" port: "I[2]" }
	terminal	{ cell: "LUT__11130" port: "I[2]" }
	terminal	{ cell: "LUT__11129" port: "I[2]" }
	terminal	{ cell: "LUT__11128" port: "I[2]" }
	terminal	{ cell: "LUT__11175" port: "I[2]" }
	terminal	{ cell: "LUT__11125" port: "I[2]" }
	terminal	{ cell: "LUT__11124" port: "I[2]" }
	terminal	{ cell: "LUT__11123" port: "I[2]" }
	terminal	{ cell: "LUT__11118" port: "I[2]" }
	terminal	{ cell: "LUT__11117" port: "I[2]" }
	terminal	{ cell: "LUT__11187" port: "I[2]" }
	terminal	{ cell: "LUT__11191" port: "I[2]" }
	terminal	{ cell: "LUT__11115" port: "I[2]" }
	terminal	{ cell: "LUT__11114" port: "I[2]" }
	terminal	{ cell: "LUT__11111" port: "I[2]" }
	terminal	{ cell: "LUT__11110" port: "I[2]" }
	terminal	{ cell: "LUT__11108" port: "I[2]" }
	terminal	{ cell: "LUT__11106" port: "I[2]" }
	terminal	{ cell: "LUT__11102" port: "I[2]" }
	terminal	{ cell: "LUT__11101" port: "I[2]" }
	terminal	{ cell: "LUT__11207" port: "I[2]" }
	terminal	{ cell: "LUT__11099" port: "I[2]" }
	terminal	{ cell: "LUT__11098" port: "I[2]" }
	terminal	{ cell: "LUT__11095" port: "I[2]" }
	terminal	{ cell: "LUT__11094" port: "I[2]" }
	terminal	{ cell: "LUT__11092" port: "I[2]" }
	terminal	{ cell: "LUT__11219" port: "I[2]" }
	terminal	{ cell: "LUT__11090" port: "I[2]" }
	terminal	{ cell: "LUT__11086" port: "I[2]" }
	terminal	{ cell: "LUT__11085" port: "I[2]" }
	terminal	{ cell: "LUT__11083" port: "I[2]" }
	terminal	{ cell: "LUT__11082" port: "I[2]" }
	terminal	{ cell: "LUT__11235" port: "I[2]" }
	terminal	{ cell: "LUT__11079" port: "I[2]" }
	terminal	{ cell: "LUT__11077" port: "I[2]" }
	terminal	{ cell: "LUT__11076" port: "I[2]" }
	terminal	{ cell: "LUT__11074" port: "I[2]" }
	terminal	{ cell: "LUT__11070" port: "I[2]" }
	terminal	{ cell: "LUT__11069" port: "I[2]" }
	terminal	{ cell: "LUT__11067" port: "I[2]" }
	terminal	{ cell: "LUT__11066" port: "I[2]" }
	terminal	{ cell: "LUT__11251" port: "I[2]" }
	terminal	{ cell: "LUT__11063" port: "I[2]" }
	terminal	{ cell: "LUT__11061" port: "I[2]" }
	terminal	{ cell: "LUT__11060" port: "I[2]" }
	terminal	{ cell: "LUT__11058" port: "I[2]" }
	terminal	{ cell: "LUT__11054" port: "I[2]" }
	terminal	{ cell: "LUT__11053" port: "I[2]" }
	terminal	{ cell: "LUT__11267" port: "I[2]" }
	terminal	{ cell: "LUT__11051" port: "I[2]" }
	terminal	{ cell: "LUT__11050" port: "I[2]" }
	terminal	{ cell: "LUT__11047" port: "I[2]" }
	terminal	{ cell: "LUT__11045" port: "I[2]" }
	terminal	{ cell: "LUT__11044" port: "I[2]" }
	terminal	{ cell: "LUT__11042" port: "I[2]" }
	terminal	{ cell: "LUT__11038" port: "I[2]" }
	terminal	{ cell: "LUT__11037" port: "I[2]" }
	terminal	{ cell: "LUT__11283" port: "I[2]" }
	terminal	{ cell: "LUT__11035" port: "I[2]" }
	terminal	{ cell: "LUT__11034" port: "I[2]" }
	terminal	{ cell: "LUT__11291" port: "I[2]" }
	terminal	{ cell: "LUT__11031" port: "I[2]" }
	terminal	{ cell: "LUT__11029" port: "I[2]" }
	terminal	{ cell: "LUT__11028" port: "I[2]" }
	terminal	{ cell: "LUT__11299" port: "I[2]" }
	terminal	{ cell: "LUT__11026" port: "I[2]" }
	terminal	{ cell: "LUT__11303" port: "I[2]" }
	terminal	{ cell: "LUT__11022" port: "I[2]" }
	terminal	{ cell: "LUT__11021" port: "I[2]" }
	terminal	{ cell: "LUT__11019" port: "I[2]" }
	terminal	{ cell: "LUT__11018" port: "I[2]" }
	terminal	{ cell: "LUT__11015" port: "I[2]" }
	terminal	{ cell: "LUT__11014" port: "I[2]" }
	terminal	{ cell: "LUT__11012" port: "I[2]" }
	terminal	{ cell: "LUT__11319" port: "I[2]" }
	terminal	{ cell: "LUT__11010" port: "I[2]" }
	terminal	{ cell: "LUT__11006" port: "I[2]" }
	terminal	{ cell: "LUT__11005" port: "I[2]" }
	terminal	{ cell: "LUT__11323" port: "I[2]" }
	terminal	{ cell: "LUT__11331" port: "I[2]" }
	terminal	{ cell: "LUT__11003" port: "I[2]" }
	terminal	{ cell: "LUT__11002" port: "I[2]" }
	terminal	{ cell: "LUT__10999" port: "I[2]" }
	terminal	{ cell: "LUT__10997" port: "I[2]" }
	terminal	{ cell: "LUT__10996" port: "I[2]" }
	terminal	{ cell: "LUT__11339" port: "I[2]" }
	terminal	{ cell: "LUT__10994" port: "I[2]" }
	terminal	{ cell: "LUT__10990" port: "I[2]" }
	terminal	{ cell: "LUT__10989" port: "I[2]" }
	terminal	{ cell: "LUT__11351" port: "I[2]" }
	terminal	{ cell: "LUT__10987" port: "I[2]" }
	terminal	{ cell: "LUT__10986" port: "I[2]" }
	terminal	{ cell: "LUT__10983" port: "I[2]" }
	terminal	{ cell: "LUT__10982" port: "I[2]" }
	terminal	{ cell: "LUT__10980" port: "I[2]" }
	terminal	{ cell: "LUT__10978" port: "I[2]" }
	terminal	{ cell: "LUT__11363" port: "I[2]" }
	terminal	{ cell: "LUT__10974" port: "I[2]" }
	terminal	{ cell: "LUT__10973" port: "I[2]" }
	terminal	{ cell: "LUT__11371" port: "I[2]" }
	terminal	{ cell: "LUT__10971" port: "I[2]" }
	terminal	{ cell: "LUT__10970" port: "I[2]" }
	terminal	{ cell: "LUT__10967" port: "I[2]" }
	terminal	{ cell: "LUT__10965" port: "I[2]" }
	terminal	{ cell: "LUT__10964" port: "I[2]" }
	terminal	{ cell: "LUT__11379" port: "I[2]" }
	terminal	{ cell: "LUT__10962" port: "I[2]" }
	terminal	{ cell: "LUT__11383" port: "I[2]" }
	terminal	{ cell: "LUT__10958" port: "I[2]" }
	terminal	{ cell: "LUT__10957" port: "I[2]" }
	terminal	{ cell: "LUT__10955" port: "I[2]" }
	terminal	{ cell: "LUT__10954" port: "I[2]" }
	terminal	{ cell: "LUT__10951" port: "I[2]" }
	terminal	{ cell: "LUT__10949" port: "I[2]" }
	terminal	{ cell: "LUT__10948" port: "I[2]" }
	terminal	{ cell: "LUT__10946" port: "I[2]" }
	terminal	{ cell: "LUT__10944" port: "I[2]" }
	terminal	{ cell: "LUT__10943" port: "I[2]" }
	terminal	{ cell: "LUT__10942" port: "I[2]" }
	terminal	{ cell: "LUT__10941" port: "I[2]" }
	terminal	{ cell: "LUT__10940" port: "I[2]" }
	terminal	{ cell: "LUT__10939" port: "I[2]" }
	terminal	{ cell: "LUT__10938" port: "I[2]" }
	terminal	{ cell: "LUT__10935" port: "I[2]" }
	terminal	{ cell: "LUT__10934" port: "I[2]" }
	terminal	{ cell: "LUT__10933" port: "I[2]" }
	terminal	{ cell: "LUT__10932" port: "I[2]" }
	terminal	{ cell: "LUT__10931" port: "I[2]" }
	terminal	{ cell: "LUT__10928" port: "I[2]" }
	terminal	{ cell: "LUT__10927" port: "I[2]" }
	terminal	{ cell: "LUT__10926" port: "I[2]" }
	terminal	{ cell: "LUT__10921" port: "I[2]" }
	terminal	{ cell: "LUT__10920" port: "I[2]" }
	terminal	{ cell: "LUT__10918" port: "I[2]" }
	terminal	{ cell: "LUT__10917" port: "I[2]" }
	terminal	{ cell: "LUT__10914" port: "I[2]" }
	terminal	{ cell: "LUT__10913" port: "I[2]" }
	terminal	{ cell: "LUT__10911" port: "I[2]" }
	terminal	{ cell: "LUT__10909" port: "I[2]" }
	terminal	{ cell: "LUT__10907" port: "I[2]" }
	terminal	{ cell: "LUT__10906" port: "I[2]" }
	terminal	{ cell: "LUT__10905" port: "I[2]" }
	terminal	{ cell: "LUT__10904" port: "I[2]" }
	terminal	{ cell: "LUT__10903" port: "I[2]" }
	terminal	{ cell: "LUT__10900" port: "I[2]" }
	terminal	{ cell: "LUT__10899" port: "I[2]" }
	terminal	{ cell: "LUT__10898" port: "I[2]" }
	terminal	{ cell: "LUT__10893" port: "I[2]" }
	terminal	{ cell: "LUT__10892" port: "I[2]" }
	terminal	{ cell: "LUT__10890" port: "I[2]" }
	terminal	{ cell: "LUT__10889" port: "I[2]" }
	terminal	{ cell: "LUT__10886" port: "I[2]" }
	terminal	{ cell: "LUT__10885" port: "I[2]" }
	terminal	{ cell: "LUT__10883" port: "I[2]" }
	terminal	{ cell: "LUT__10881" port: "I[2]" }
	terminal	{ cell: "LUT__10877" port: "I[2]" }
	terminal	{ cell: "LUT__10876" port: "I[2]" }
	terminal	{ cell: "LUT__10874" port: "I[2]" }
	terminal	{ cell: "LUT__10873" port: "I[2]" }
	terminal	{ cell: "LUT__10870" port: "I[2]" }
	terminal	{ cell: "LUT__10869" port: "I[2]" }
	terminal	{ cell: "LUT__10867" port: "I[2]" }
	terminal	{ cell: "LUT__10865" port: "I[2]" }
	terminal	{ cell: "LUT__10863" port: "I[2]" }
	terminal	{ cell: "LUT__10862" port: "I[2]" }
	terminal	{ cell: "LUT__10861" port: "I[2]" }
	terminal	{ cell: "LUT__10860" port: "I[2]" }
	terminal	{ cell: "LUT__10859" port: "I[2]" }
	terminal	{ cell: "LUT__10858" port: "I[2]" }
	terminal	{ cell: "LUT__10856" port: "I[2]" }
	terminal	{ cell: "LUT__10854" port: "I[2]" }
	terminal	{ cell: "LUT__10850" port: "I[2]" }
	terminal	{ cell: "LUT__10849" port: "I[2]" }
	terminal	{ cell: "LUT__10847" port: "I[2]" }
	terminal	{ cell: "LUT__10846" port: "I[2]" }
	terminal	{ cell: "LUT__10843" port: "I[2]" }
	terminal	{ cell: "LUT__10841" port: "I[2]" }
	terminal	{ cell: "LUT__10840" port: "I[2]" }
	terminal	{ cell: "LUT__10838" port: "I[2]" }
	terminal	{ cell: "LUT__10834" port: "I[2]" }
	terminal	{ cell: "LUT__10833" port: "I[2]" }
	terminal	{ cell: "LUT__10831" port: "I[2]" }
	terminal	{ cell: "LUT__10830" port: "I[2]" }
	terminal	{ cell: "LUT__10827" port: "I[2]" }
	terminal	{ cell: "LUT__10826" port: "I[0]" }
	terminal	{ cell: "LUT__10824" port: "I[2]" }
	terminal	{ cell: "LUT__10823" port: "I[2]" }
	terminal	{ cell: "LUT__10821" port: "I[2]" }
	terminal	{ cell: "LUT__10818" port: "I[2]" }
	terminal	{ cell: "LUT__10814" port: "I[2]" }
	terminal	{ cell: "LUT__10813" port: "I[2]" }
	terminal	{ cell: "LUT__10811" port: "I[2]" }
	terminal	{ cell: "LUT__10810" port: "I[2]" }
	terminal	{ cell: "LUT__10807" port: "I[2]" }
	terminal	{ cell: "LUT__10806" port: "I[2]" }
	terminal	{ cell: "LUT__13495" port: "I[2]" }
	terminal	{ cell: "LUT__13499" port: "I[3]" }
	terminal	{ cell: "LUT__10803" port: "I[2]" }
	terminal	{ cell: "LUT__10800" port: "I[2]" }
	terminal	{ cell: "LUT__10796" port: "I[2]" }
	terminal	{ cell: "LUT__10795" port: "I[2]" }
	terminal	{ cell: "LUT__10793" port: "I[2]" }
	terminal	{ cell: "LUT__10792" port: "I[2]" }
	terminal	{ cell: "LUT__10789" port: "I[2]" }
	terminal	{ cell: "LUT__10788" port: "I[2]" }
	terminal	{ cell: "LUT__10785" port: "I[2]" }
	terminal	{ cell: "LUT__10782" port: "I[2]" }
	terminal	{ cell: "LUT__10778" port: "I[2]" }
	terminal	{ cell: "LUT__10777" port: "I[2]" }
	terminal	{ cell: "LUT__10775" port: "I[2]" }
	terminal	{ cell: "LUT__10774" port: "I[2]" }
	terminal	{ cell: "LUT__10771" port: "I[2]" }
	terminal	{ cell: "LUT__10770" port: "I[2]" }
	terminal	{ cell: "LUT__10767" port: "I[2]" }
	terminal	{ cell: "LUT__10764" port: "I[2]" }
	terminal	{ cell: "LUT__13581" port: "I[3]" }
	terminal	{ cell: "LUT__13584" port: "I[3]" }
	terminal	{ cell: "LUT__10760" port: "I[2]" }
	terminal	{ cell: "LUT__10759" port: "I[2]" }
	terminal	{ cell: "LUT__10757" port: "I[2]" }
	terminal	{ cell: "LUT__10756" port: "I[2]" }
	terminal	{ cell: "LUT__10753" port: "I[2]" }
	terminal	{ cell: "LUT__10752" port: "I[2]" }
	terminal	{ cell: "LUT__10749" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[5]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "LUT__11569" port: "I[1]" }
 }
net {
	name: "n2839"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/we"
	terminal	{ cell: "LUT__11628" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "CE" }
 }
net {
	name: "n2837"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11565" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i4" port: "I[0]" }
	terminal	{ cell: "LUT__11619" port: "I[1]" }
 }
net {
	name: "n2822"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "cin" }
 }
net {
	name: "n2820"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10499" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i8" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[0][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__10427" port: "I[1]" }
	terminal	{ cell: "LUT__11628" port: "I[3]" }
	terminal	{ cell: "LUT__11614" port: "I[1]" }
	terminal	{ cell: "LUT__11612" port: "I[1]" }
	terminal	{ cell: "LUT__11541" port: "I[0]" }
	terminal	{ cell: "LUT__11601" port: "I[2]" }
 }
net {
	name: "n7410"
	terminal	{ cell: "LUT__11597" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][1]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[0][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][1]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][0]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__10405" port: "I[1]" }
	terminal	{ cell: "LUT__11628" port: "I[1]" }
	terminal	{ cell: "LUT__11614" port: "I[0]" }
	terminal	{ cell: "LUT__11612" port: "I[2]" }
	terminal	{ cell: "LUT__11541" port: "I[1]" }
	terminal	{ cell: "LUT__11601" port: "I[1]" }
 }
net {
	name: "n7414"
	terminal	{ cell: "LUT__11602" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][2]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[8]~FF" port: "I[1]" }
 }
net {
	name: "LedFlashCnt[15]"
	terminal	{ cell: "LedFlashCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[15]~FF" port: "I[0]" }
 }
net {
	name: "n3429"
	terminal	{ cell: "LedFlashCnt[14]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[15]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10974" port: "I[1]" }
 }
net {
	name: "LedFlashCnt[17]"
	terminal	{ cell: "LedFlashCnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[17]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_run_trig_imdt"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_run_trig_imdt~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_imdt_p1~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10461" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_imdt_p1"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_imdt_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_imdt_p2~FF" port: "I[1]" }
 }
net {
	name: "LedFlashCnt[19]"
	terminal	{ cell: "LedFlashCnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[19]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11222" port: "I[1]" }
 }
net {
	name: "LedFlashCnt[21]"
	terminal	{ cell: "LedFlashCnt[21]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[21]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[5]~FF" port: "I[1]" }
 }
net {
	name: "LedFlashCnt[23]"
	terminal	{ cell: "LedFlashCnt[23]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[23]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din[6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp4~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp2~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp6~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/data_in_p1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp3~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/data_in_p1"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/data_in_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp4~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp6~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp3~FF" port: "I[0]" }
 }
net {
	name: "n5123"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp4~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp5~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp4"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp4~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11478" port: "I[1]" }
 }
net {
	name: "LED[7]"
	terminal	{ cell: "LedFlashCnt[25]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[25]~FF" port: "I[0]" }
	terminal	{ cell: "LED[7]" port: "outpad" }
	terminal	{ cell: "LUT__9731" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[21]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][21]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10753" port: "I[0]" }
 }
net {
	name: "n921"
	terminal	{ cell: "U4_LoopBuff/add_12/i2" port: "O" }
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[1]~FF" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoWrAddr[1]"
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10023" port: "I[1]" }
	terminal	{ cell: "LUT__10022" port: "I[0]" }
	terminal	{ cell: "LUT__10021" port: "I[0]" }
	terminal	{ cell: "LUT__10020" port: "I[1]" }
	terminal	{ cell: "LUT__10019" port: "I[2]" }
	terminal	{ cell: "LUT__10018" port: "I[1]" }
	terminal	{ cell: "LUT__10010" port: "I[1]" }
	terminal	{ cell: "LUT__10009" port: "I[1]" }
	terminal	{ cell: "U4_LoopBuff/add_12/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10576" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoWrAddr[0]"
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[0]~FF" port: "O_seq" }
	terminal	{ cell: "U4_LoopBuff/FifoWrAddr[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10023" port: "I[0]" }
	terminal	{ cell: "LUT__10022" port: "I[2]" }
	terminal	{ cell: "LUT__10021" port: "I[1]" }
	terminal	{ cell: "LUT__10020" port: "I[2]" }
	terminal	{ cell: "LUT__10019" port: "I[1]" }
	terminal	{ cell: "LUT__10018" port: "I[2]" }
	terminal	{ cell: "LUT__10010" port: "I[2]" }
	terminal	{ cell: "LUT__10009" port: "I[2]" }
	terminal	{ cell: "U4_LoopBuff/add_12/i2" port: "I[1]" }
 }
net {
	name: "n3158"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i24" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[23]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[23]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9919" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i24" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoWrEn"
	terminal	{ cell: "U4_LoopBuff/FifoWrEn~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10023" port: "I[3]" }
	terminal	{ cell: "LUT__10022" port: "I[3]" }
	terminal	{ cell: "LUT__10021" port: "I[3]" }
	terminal	{ cell: "LUT__10020" port: "I[3]" }
	terminal	{ cell: "LUT__10019" port: "I[3]" }
	terminal	{ cell: "LUT__10018" port: "I[3]" }
	terminal	{ cell: "LUT__10010" port: "I[3]" }
	terminal	{ cell: "LUT__10009" port: "I[3]" }
	terminal	{ cell: "LUT__10005" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10849" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[35]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10016" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13580" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[37]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10031" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11085" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[39]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10037" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10510" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoRdAddr[0]"
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[0]~FF" port: "O_seq" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__10037" port: "I[3]" }
	terminal	{ cell: "LUT__10036" port: "I[2]" }
	terminal	{ cell: "LUT__10033" port: "I[2]" }
	terminal	{ cell: "LUT__10031" port: "I[3]" }
	terminal	{ cell: "LUT__10028" port: "I[3]" }
	terminal	{ cell: "LUT__10027" port: "I[2]" }
	terminal	{ cell: "LUT__10016" port: "I[3]" }
	terminal	{ cell: "LUT__10015" port: "I[2]" }
	terminal	{ cell: "LUT__10030" port: "I[2]" }
	terminal	{ cell: "LUT__10034" port: "I[3]" }
	terminal	{ cell: "LUT__13486" port: "I[2]" }
	terminal	{ cell: "LUT__13484" port: "I[2]" }
	terminal	{ cell: "LUT__13482" port: "I[2]" }
	terminal	{ cell: "LUT__13479" port: "I[2]" }
	terminal	{ cell: "U4_LoopBuff/add_73/i2" port: "I[1]" }
	terminal	{ cell: "LUT__13480" port: "I[2]" }
	terminal	{ cell: "LUT__13481" port: "I[2]" }
	terminal	{ cell: "LUT__13483" port: "I[2]" }
	terminal	{ cell: "LUT__13485" port: "I[2]" }
	terminal	{ cell: "LUT__13487" port: "I[2]" }
	terminal	{ cell: "LUT__13488" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11325" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[1]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13482" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11226" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[3]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13486" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10594" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[5]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13479" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10617" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[7]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13483" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10862" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[9]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13487" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10967" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[11]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13482" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11101" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[13]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13486" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11376" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[15]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13479" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11338" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[17]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13483" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11128" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[19]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13487" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11494" port: "I[1]" }
	terminal	{ cell: "LUT__11491" port: "I[2]" }
	terminal	{ cell: "LUT__13504" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[21]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10027" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10671" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[23]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10033" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10710" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[25]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10016" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[5]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10484" port: "I[1]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[27]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10031" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10955" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[29]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10037" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[47]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][47]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11152" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[31]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10027" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11205" port: "I[0]" }
 }
net {
	name: "U4_LoopBuff/FifoDataBuff[33]"
	terminal	{ cell: "U4_LoopBuff/FifoDataBuff[33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10033" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[29]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][29]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10889" port: "I[0]" }
 }
net {
	name: "Mcst2MII_MiiRxData[0]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[0]~FF" port: "O_seq" }
	terminal	{ cell: "U4_LoopBuff/FifoWrData[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[8]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[0]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[0]~FF" port: "I[1]" }
 }
net {
	name: "n1018"
	terminal	{ cell: "U4_LoopBuff/add_73/i2" port: "O" }
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[1]~FF" port: "I[2]" }
 }
net {
	name: "U4_LoopBuff/FifoRdAddr[1]"
	terminal	{ cell: "U4_LoopBuff/FifoRdAddr[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10037" port: "I[2]" }
	terminal	{ cell: "LUT__10036" port: "I[3]" }
	terminal	{ cell: "LUT__10033" port: "I[3]" }
	terminal	{ cell: "LUT__10031" port: "I[2]" }
	terminal	{ cell: "LUT__10028" port: "I[2]" }
	terminal	{ cell: "LUT__10027" port: "I[3]" }
	terminal	{ cell: "LUT__10016" port: "I[2]" }
	terminal	{ cell: "LUT__10015" port: "I[3]" }
	terminal	{ cell: "LUT__10030" port: "I[3]" }
	terminal	{ cell: "LUT__10034" port: "I[2]" }
	terminal	{ cell: "LUT__13479" port: "I[3]" }
	terminal	{ cell: "U4_LoopBuff/add_73/i2" port: "I[0]" }
	terminal	{ cell: "LUT__13481" port: "I[3]" }
	terminal	{ cell: "LUT__13483" port: "I[3]" }
	terminal	{ cell: "LUT__13485" port: "I[3]" }
	terminal	{ cell: "LUT__13487" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11296" port: "I[0]" }
 }
net {
	name: "n6213"
	terminal	{ cell: "LUT__10028" port: "O" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[1]~FF" port: "I[0]" }
 }
net {
	name: "n6212"
	terminal	{ cell: "LUT__10027" port: "O" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[1]~FF" port: "I[1]" }
 }
net {
	name: "n7423"
	terminal	{ cell: "LUT__13482" port: "O" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[1]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10721" port: "I[1]" }
 }
net {
	name: "n6217"
	terminal	{ cell: "LUT__10034" port: "O" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[3]~FF" port: "I[0]" }
 }
net {
	name: "n6216"
	terminal	{ cell: "LUT__10033" port: "O" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[3]~FF" port: "I[1]" }
 }
net {
	name: "n7427"
	terminal	{ cell: "LUT__13486" port: "O" }
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[3]~FF" port: "I[2]" }
 }
net {
	name: "LpMiiTxData[3]"
	terminal	{ cell: "U4_LoopBuff/dffrs_188/LpMiiTxData[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrData[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[23]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[22]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10785" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10971" port: "I[1]" }
 }
net {
	name: "n6183"
	terminal	{ cell: "LUT__9908" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[5]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[2]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[3]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[8]~FF" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[4]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[4]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[5]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9907" port: "I[2]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[5]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9906" port: "I[2]" }
	terminal	{ cell: "LUT__9901" port: "I[0]" }
	terminal	{ cell: "LUT__9910" port: "I[0]" }
 }
net {
	name: "LedFlashCntA[1]"
	terminal	{ cell: "LedFlashCntA[1]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[1]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11235" port: "I[1]" }
 }
net {
	name: "LedFlashCntA[3]"
	terminal	{ cell: "LedFlashCntA[3]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[3]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__10285" port: "I[0]" }
	terminal	{ cell: "LUT__11490" port: "I[3]" }
	terminal	{ cell: "LUT__11493" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11498" port: "I[0]" }
 }
net {
	name: "LedFlashCntA[5]"
	terminal	{ cell: "LedFlashCntA[5]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[5]~FF" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[1]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[1]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[2]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9906" port: "I[3]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[2]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9907" port: "I[1]" }
	terminal	{ cell: "LUT__9900" port: "I[1]" }
	terminal	{ cell: "LUT__9910" port: "I[1]" }
 }
net {
	name: "LedFlashCntA[7]"
	terminal	{ cell: "LedFlashCntA[7]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[7]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10928" port: "I[0]" }
 }
net {
	name: "LedFlashCntA[9]"
	terminal	{ cell: "LedFlashCntA[9]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[9]~FF" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[2]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[2]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[3]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9857" port: "I[3]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[3]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[3]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9852" port: "I[0]" }
 }
net {
	name: "LedFlashCntA[11]"
	terminal	{ cell: "LedFlashCntA[11]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[11]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10610" port: "I[1]" }
 }
net {
	name: "LedFlashCntA[13]"
	terminal	{ cell: "LedFlashCntA[13]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[13]~FF" port: "I[0]" }
 }
net {
	name: "DbgMiiTxData[1]"
	terminal	{ cell: "DbgMiiTxData[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din[4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11460" port: "I[0]" }
	terminal	{ cell: "LUT__11458" port: "I[0]" }
 }
net {
	name: "LedFlashCntA[15]"
	terminal	{ cell: "LedFlashCntA[15]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[15]~FF" port: "I[0]" }
 }
net {
	name: "n7328"
	terminal	{ cell: "LUT__11410" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[31]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[30]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[29]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9693" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[29]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[28]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9693" port: "I[0]" }
 }
net {
	name: "LedFlashCntA[17]"
	terminal	{ cell: "LedFlashCntA[17]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[17]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10931" port: "I[0]" }
 }
net {
	name: "LedFlashCntA[19]"
	terminal	{ cell: "LedFlashCntA[19]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[19]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11125" port: "I[0]" }
 }
net {
	name: "LedFlashCntA[21]"
	terminal	{ cell: "LedFlashCntA[21]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[21]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[22]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9689" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[21]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9690" port: "I[2]" }
 }
net {
	name: "LedFlashCntA[23]"
	terminal	{ cell: "LedFlashCntA[23]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[23]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10592" port: "I[0]" }
 }
net {
	name: "LedFlashCntA[25]"
	terminal	{ cell: "LedFlashCntA[25]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCntA[25]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11652" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[15]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9689" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9679" port: "I[2]" }
 }
net {
	name: "PrbsDataOut[2]"
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PrbsDataOut[2]~FF" port: "O_seq" }
	terminal	{ cell: "DbgTxData[2]~FF" port: "I[0]" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[0]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__9780" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10520" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10425" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10954" port: "I[1]" }
 }
net {
	name: "TxMcstData[4]"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[1]~FF" port: "O_seq" }
	terminal	{ cell: "Mcst2MII_TxMcstData[1]~FF" port: "I[1]" }
	terminal	{ cell: "TxMcstData[6]" port: "outpad" }
	terminal	{ cell: "TxMcstData[7]" port: "outpad" }
	terminal	{ cell: "TxMcstData[4]" port: "outpad" }
	terminal	{ cell: "TxMcstData[5]" port: "outpad" }
 }
net {
	name: "Mcst2MII_TxMcstData[1]"
	terminal	{ cell: "Mcst2MII_TxMcstData[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9678" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9678" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[77]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[76]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10251" port: "I[0]" }
	terminal	{ cell: "LUT__10069" port: "I[0]" }
	terminal	{ cell: "LUT__10045" port: "I[1]" }
	terminal	{ cell: "LUT__9721" port: "I[1]" }
	terminal	{ cell: "LUT__9695" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/opcode[0]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10013" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10640" port: "I[1]" }
 }
net {
	name: "n1118"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i1" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10056" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[0]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10049" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i1" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11218" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/module_state[3]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[1]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__10166" port: "I[1]" }
	terminal	{ cell: "LUT__10092" port: "I[2]" }
	terminal	{ cell: "LUT__10087" port: "I[1]" }
	terminal	{ cell: "LUT__10086" port: "I[3]" }
	terminal	{ cell: "LUT__10066" port: "I[3]" }
	terminal	{ cell: "LUT__10041" port: "I[1]" }
	terminal	{ cell: "LUT__9702" port: "I[1]" }
	terminal	{ cell: "LUT__10095" port: "I[1]" }
	terminal	{ cell: "LUT__10099" port: "I[3]" }
	terminal	{ cell: "LUT__10161" port: "I[2]" }
	terminal	{ cell: "LUT__11630" port: "I[2]" }
 }
net {
	name: "n6259"
	terminal	{ cell: "LUT__10084" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10088" port: "I[1]" }
	terminal	{ cell: "LUT__10091" port: "I[2]" }
 }
net {
	name: "n6271"
	terminal	{ cell: "LUT__10101" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[0]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/module_state[0]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10160" port: "I[1]" }
	terminal	{ cell: "LUT__10100" port: "I[2]" }
	terminal	{ cell: "LUT__10087" port: "I[2]" }
	terminal	{ cell: "LUT__10086" port: "I[1]" }
	terminal	{ cell: "LUT__10085" port: "I[1]" }
	terminal	{ cell: "LUT__10078" port: "I[2]" }
	terminal	{ cell: "LUT__10071" port: "I[1]" }
	terminal	{ cell: "LUT__10065" port: "I[0]" }
	terminal	{ cell: "LUT__10040" port: "I[0]" }
	terminal	{ cell: "LUT__9710" port: "I[1]" }
	terminal	{ cell: "LUT__9708" port: "I[0]" }
	terminal	{ cell: "LUT__9706" port: "I[0]" }
	terminal	{ cell: "LUT__10083" port: "I[1]" }
	terminal	{ cell: "LUT__13490" port: "I[1]" }
	terminal	{ cell: "LUT__11630" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[512][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[512][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11524" port: "I[2]" }
	terminal	{ cell: "LUT__11522" port: "I[3]" }
	terminal	{ cell: "LUT__11523" port: "I[2]" }
	terminal	{ cell: "LUT__13499" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[74]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/hold_probe_in~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[73]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10319" port: "I[1]" }
	terminal	{ cell: "LUT__10213" port: "I[1]" }
	terminal	{ cell: "LUT__9712" port: "I[3]" }
	terminal	{ cell: "LUT__9694" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10830" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[73]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/clear_int~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[72]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10332" port: "I[3]" }
	terminal	{ cell: "LUT__10319" port: "I[0]" }
	terminal	{ cell: "LUT__10214" port: "I[0]" }
	terminal	{ cell: "LUT__9720" port: "I[3]" }
	terminal	{ cell: "LUT__9689" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10928" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10951" port: "I[1]" }
 }
net {
	name: "n1028"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_24/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/address_counter[1]~FF" port: "I[1]" }
 }
net {
	name: "n4700"
	terminal	{ cell: "LUT__10073" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/address_counter[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/address_counter[1]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/address_counter[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10104" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_24/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10818" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[79]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[78]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10251" port: "I[2]" }
	terminal	{ cell: "LUT__10044" port: "I[0]" }
	terminal	{ cell: "LUT__9726" port: "I[3]" }
	terminal	{ cell: "LUT__9693" port: "I[1]" }
	terminal	{ cell: "LUT__10209" port: "I[3]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/opcode[2]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/opcode[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10104" port: "I[1]" }
	terminal	{ cell: "LUT__10103" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11063" port: "I[1]" }
 }
net {
	name: "n1114"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[1]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9704" port: "I[1]" }
	terminal	{ cell: "LUT__10063" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i2" port: "I[0]" }
 }
net {
	name: "n3174"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i16" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[15]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[15]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9921" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i16" port: "I[0]" }
 }
net {
	name: "n3035"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[3]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9704" port: "I[3]" }
	terminal	{ cell: "LUT__10063" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11090" port: "I[0]" }
 }
net {
	name: "n3032"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[5]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/bit_count[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10062" port: "I[1]" }
	terminal	{ cell: "LUT__9705" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i6" port: "I[0]" }
 }
net {
	name: "n6491"
	terminal	{ cell: "LUT__10510" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[6]~FF" port: "I[1]" }
 }
net {
	name: "n6490"
	terminal	{ cell: "LUT__10509" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[6]~FF" port: "I[2]" }
 }
net {
	name: "n6475"
	terminal	{ cell: "LUT__10494" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[6]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10476" port: "I[1]" }
 }
net {
	name: "n3028"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10055" port: "I[3]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[2]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10049" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i3" port: "I[0]" }
 }
net {
	name: "n6857"
	terminal	{ cell: "LUT__10895" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[29]~FF" port: "I[0]" }
 }
net {
	name: "n6850"
	terminal	{ cell: "LUT__10888" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[29]~FF" port: "I[1]" }
 }
net {
	name: "n6844"
	terminal	{ cell: "LUT__10882" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[29]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10866" port: "I[1]" }
 }
net {
	name: "n3024"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10055" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[4]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10051" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10275" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp2[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11442" port: "I[0]" }
 }
net {
	name: "n3020"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10054" port: "I[2]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[6]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10051" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10651" port: "I[1]" }
 }
net {
	name: "n3016"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10054" port: "I[0]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[8]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10052" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i9" port: "I[0]" }
 }
net {
	name: "n3245"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i5" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[4]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9864" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i5" port: "I[0]" }
 }
net {
	name: "n3012"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10057" port: "I[3]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[10]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10052" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[16]~FF" port: "I[1]" }
 }
net {
	name: "n6653"
	terminal	{ cell: "LUT__10680" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[16]~FF" port: "I[2]" }
 }
net {
	name: "n6651"
	terminal	{ cell: "LUT__10678" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[16]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10652" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[57]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[12]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][57]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9718" port: "I[3]" }
	terminal	{ cell: "LUT__9684" port: "I[1]" }
 }
net {
	name: "n3008"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10057" port: "I[1]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[12]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10050" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10907" port: "I[1]" }
 }
net {
	name: "n3004"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i15" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10056" port: "I[2]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/word_count[14]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/word_count[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10050" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11150" port: "I[1]" }
 }
net {
	name: "n6272"
	terminal	{ cell: "LUT__10156" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/data_out_shift_reg[1]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11182" port: "I[1]" }
 }
net {
	name: "n6104"
	terminal	{ cell: "LUT__9710" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__10168" port: "I[1]" }
	terminal	{ cell: "LUT__10166" port: "I[0]" }
	terminal	{ cell: "LUT__10061" port: "I[1]" }
	terminal	{ cell: "LUT__10161" port: "I[0]" }
	terminal	{ cell: "LUT__13576" port: "I[0]" }
 }
net {
	name: "n6097"
	terminal	{ cell: "LUT__9703" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[3]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__10159" port: "I[0]" }
	terminal	{ cell: "LUT__10101" port: "I[1]" }
	terminal	{ cell: "LUT__9707" port: "I[0]" }
 }
net {
	name: "n7431"
	terminal	{ cell: "LUT__13490" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[1]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/module_state[1]"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10160" port: "I[2]" }
	terminal	{ cell: "LUT__10100" port: "I[3]" }
	terminal	{ cell: "LUT__10087" port: "I[0]" }
	terminal	{ cell: "LUT__10085" port: "I[2]" }
	terminal	{ cell: "LUT__10081" port: "I[0]" }
	terminal	{ cell: "LUT__10078" port: "I[3]" }
	terminal	{ cell: "LUT__10070" port: "I[3]" }
	terminal	{ cell: "LUT__10065" port: "I[1]" }
	terminal	{ cell: "LUT__10040" port: "I[1]" }
	terminal	{ cell: "LUT__9710" port: "I[0]" }
	terminal	{ cell: "LUT__9708" port: "I[1]" }
	terminal	{ cell: "LUT__9706" port: "I[1]" }
	terminal	{ cell: "LUT__10059" port: "I[2]" }
	terminal	{ cell: "LUT__13490" port: "I[3]" }
	terminal	{ cell: "LUT__11630" port: "I[0]" }
	terminal	{ cell: "LUT__13489" port: "I[1]" }
	terminal	{ cell: "LUT__13576" port: "I[2]" }
	terminal	{ cell: "LUT__13579" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11354" port: "I[1]" }
 }
net {
	name: "n6243"
	terminal	{ cell: "LUT__10065" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__10066" port: "I[1]" }
 }
net {
	name: "n6275"
	terminal	{ cell: "LUT__10161" port: "O" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/module_state[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10162" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10807" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/data_in_p1"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/data_in_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp4~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp3~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp6~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[1]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11045" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p1"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p2~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[3]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "LUT__11565" port: "I[1]" }
 }
net {
	name: "n2843"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "cin" }
 }
net {
	name: "n2841"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "cin" }
 }
net {
	name: "n2857"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11558" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i9" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i24" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i9" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i11" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11624" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i9" port: "I[0]" }
	terminal	{ cell: "LUT__11569" port: "I[2]" }
 }
net {
	name: "n2810"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/edb_user_dr[69]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[68]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[24]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9717" port: "I[3]" }
	terminal	{ cell: "LUT__9691" port: "I[1]" }
	terminal	{ cell: "LUT__10209" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/internal_register_select[5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10270" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10939" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10983" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10524" port: "I[1]" }
 }
net {
	name: "LedFlashCnt[12]"
	terminal	{ cell: "LedFlashCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[12]~FF" port: "I[0]" }
 }
net {
	name: "n3435"
	terminal	{ cell: "LedFlashCnt[11]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[12]~FF" port: "cin" }
 }
net {
	name: "n3433"
	terminal	{ cell: "LedFlashCnt[12]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[13]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10541" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[68]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/dffrs_160/edb_top_inst/DPLLTest/vio_core_inst/probe_out_sync[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[67]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[23]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9724" port: "I[1]" }
	terminal	{ cell: "LUT__9688" port: "I[3]" }
	terminal	{ cell: "LUT__10209" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/data_in_p1"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/data_in_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp3~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp4~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp6~FF" port: "I[1]" }
 }
net {
	name: "n5107"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp3~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp5~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp3"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp3~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11453" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11320" port: "I[3]" }
 }
net {
	name: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n3346"
	terminal	{ cell: "sub_6/add_2/i7" port: "O" }
	terminal	{ cell: "TxDataLenCnt[6]~FF" port: "I[0]" }
 }
net {
	name: "TxDataLenCnt[6]"
	terminal	{ cell: "TxDataLenCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9747" port: "I[2]" }
	terminal	{ cell: "sub_6/add_2/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10605" port: "I[0]" }
 }
net {
	name: "n5194"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p1~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_run_trig~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_run_trig_imdt~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_stop_trig~FF" port: "I[0]" }
	terminal	{ cell: "LUT__10216" port: "I[2]" }
	terminal	{ cell: "LUT__11404" port: "I[1]" }
 }
net {
	name: "n4827"
	terminal	{ cell: "LUT__10216" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_run_trig~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_run_trig_imdt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_stop_trig~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_run_trig"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_run_trig~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_p1~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10441" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10705" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10278" port: "I[0]" }
	terminal	{ cell: "LUT__11528" port: "I[0]" }
	terminal	{ cell: "LUT__11531" port: "I[1]" }
	terminal	{ cell: "LUT__11538" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[31]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][31]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/opcode[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10243" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10650" port: "I[1]" }
 }
net {
	name: "n1242"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i1" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10230" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/word_count[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10237" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i1" port: "I[0]" }
 }
net {
	name: "n6367"
	terminal	{ cell: "LUT__10306" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[0]~FF" port: "I[0]" }
 }
net {
	name: "n6368"
	terminal	{ cell: "LUT__10307" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[0]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/module_state[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10268" port: "I[2]" }
	terminal	{ cell: "LUT__10266" port: "I[2]" }
	terminal	{ cell: "LUT__10261" port: "I[1]" }
	terminal	{ cell: "LUT__10260" port: "I[1]" }
	terminal	{ cell: "LUT__10258" port: "I[1]" }
	terminal	{ cell: "LUT__10255" port: "I[0]" }
	terminal	{ cell: "LUT__10207" port: "I[0]" }
	terminal	{ cell: "LUT__10203" port: "I[1]" }
	terminal	{ cell: "LUT__9699" port: "I[2]" }
	terminal	{ cell: "LUT__9676" port: "I[1]" }
	terminal	{ cell: "LUT__9669" port: "I[0]" }
	terminal	{ cell: "LUT__10233" port: "I[1]" }
	terminal	{ cell: "LUT__10241" port: "I[0]" }
	terminal	{ cell: "LUT__10249" port: "I[2]" }
	terminal	{ cell: "LUT__13498" port: "I[1]" }
	terminal	{ cell: "LUT__11395" port: "I[3]" }
	terminal	{ cell: "LUT__11399" port: "I[1]" }
	terminal	{ cell: "LUT__11631" port: "I[2]" }
	terminal	{ cell: "LUT__13497" port: "I[3]" }
 }
net {
	name: "n2954"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10222" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11440" port: "I[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[44]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_stop_trig~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11118" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10273" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10742" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[192][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[192][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11465" port: "I[2]" }
	terminal	{ cell: "LUT__11467" port: "I[3]" }
	terminal	{ cell: "LUT__13495" port: "I[1]" }
 }
net {
	name: "n3332"
	terminal	{ cell: "sub_6/add_2/i14" port: "O" }
	terminal	{ cell: "TxDataLenCnt[13]~FF" port: "I[1]" }
 }
net {
	name: "TxDataLenCnt[13]"
	terminal	{ cell: "TxDataLenCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9746" port: "I[2]" }
	terminal	{ cell: "sub_6/add_2/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__13494" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10595" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10289" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/n99"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__220" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[6]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[8]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[5]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[7]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[9]~FF" port: "CE" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[6]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__274" port: "I[0]" }
 }
net {
	name: "n4863"
	terminal	{ cell: "LUT__10323" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[320][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[320][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[320][1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[320][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[320][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10287" port: "I[1]" }
	terminal	{ cell: "LUT__11486" port: "I[3]" }
	terminal	{ cell: "LUT__11485" port: "I[2]" }
	terminal	{ cell: "LUT__11487" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[17]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[17]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1153" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n347"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[16]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[17]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/DmltError_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltError~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[17]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[23]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[21]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[16]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[22]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[20]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[24]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[18]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[19]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1262" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1260" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1247" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n345"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[17]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[18]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10288" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[0]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[10]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/n138_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__272" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[0]~FF" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/TxData[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/NrzDataIn~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxDataAva_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAva~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[4]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/WrAddrSync~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxNibbEn_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNibbEn~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[4]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[6]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[7]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxByteGen~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/WrAddrSync~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[5]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrSftReg[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1317" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1169" port: "I[2]" }
 }
net {
	name: "n4869"
	terminal	{ cell: "LUT__10329" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[448][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[448][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[448][1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[448][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[448][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10283" port: "I[1]" }
	terminal	{ cell: "LUT__11516" port: "I[3]" }
	terminal	{ cell: "LUT__11514" port: "I[2]" }
	terminal	{ cell: "LUT__11515" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/NrzDataIn"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/NrzDataIn~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzDataInReg~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzDataInReg_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzDataInReg~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[1]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10284" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n233"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i7" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[6]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n153"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i7" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxByteGen_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxByteGen~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[6]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[7]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxByteGen~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[3]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[5]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[1]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[0]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[2]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[4]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1317" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n585"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1317" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[4]~FF" port: "CE" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[6]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i7" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i7" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1318" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1249" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10301" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n782_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1181" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[1]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n783_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1182" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n858"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1621" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[1]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11094" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[0]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n824_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1239" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[17]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n825_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1240" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[17]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n816_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1227" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[17]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[13]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[17]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[17]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[17]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10497" port: "I[1]" }
	terminal	{ cell: "LUT__11552" port: "I[0]" }
	terminal	{ cell: "LUT__11547" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxDataSft[2]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxDataSft[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[0]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxClkCnt[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNibbEn~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1305" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1159" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxData[1]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10405" port: "I[0]" }
	terminal	{ cell: "LUT__11532" port: "I[1]" }
	terminal	{ cell: "LUT__11529" port: "I[0]" }
	terminal	{ cell: "LUT__11538" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[1]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[1]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10441" port: "I[1]" }
	terminal	{ cell: "LUT__11533" port: "I[3]" }
	terminal	{ cell: "LUT__11526" port: "I[2]" }
	terminal	{ cell: "LUT__11538" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[2]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[10]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1182" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1178" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[10]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[18]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1198" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1192" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1185" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10479" port: "I[1]" }
	terminal	{ cell: "LUT__11534" port: "I[1]" }
	terminal	{ cell: "LUT__11528" port: "I[2]" }
	terminal	{ cell: "LUT__11537" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[13]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[13]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" port: "RADDR[10]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[13]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[4]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1288" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1284" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10515" port: "I[0]" }
	terminal	{ cell: "LUT__11532" port: "I[3]" }
	terminal	{ cell: "LUT__11529" port: "I[2]" }
	terminal	{ cell: "LUT__11537" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10569" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[9]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10550" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n845_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1286" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[4]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/RPrimitData[4]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_RearMcstDecRom/U2_McstDecode" port: "RADDR[4]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10586" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[15]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[23]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1624" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1219" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1209" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[23]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[23]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1239" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1237" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10622" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[11]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[19]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1205" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1195" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1186" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[19]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[19]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1233" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1230" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1223" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10655" port: "I[0]" }
 }
net {
	name: "RxMcstData[3]"
	terminal	{ cell: "RxMcstData[3]" port: "inpad" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[4]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[4]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[12]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1622" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1182" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1175" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10684" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[8]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1177" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[8]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[16]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1620" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1192" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1185" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10715" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxDataSft[3]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[2]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxData[3]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10751" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxClkReg[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkEn~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10787" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10770" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10828" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11123" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10857" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n228"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i8" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[7]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n152"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i8" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[7]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i8" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i8" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1318" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1249" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10884" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[15]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1626" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10912" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[2]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[2]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[12]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxDV~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1634" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1632" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1630" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1628" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1626" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n865_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1630" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[2]~FF" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxClkEn_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkEn~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/MiiRxCEn~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxDV~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1340" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13588" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10926" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10968" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[3]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1156" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n375"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[3]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n373"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[3]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[4]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11000" port: "I[3]" }
 }
net {
	name: "n3117"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i20" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[19]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[19]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9972" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i20" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11032" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10541" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11064" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10422" port: "I[2]" }
 }
net {
	name: "DataContCnt[14]"
	terminal	{ cell: "DataContCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[14]~FF" port: "I[0]" }
 }
net {
	name: "n3474"
	terminal	{ cell: "DataContCnt[13]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[14]~FF" port: "cin" }
 }
net {
	name: "n3472"
	terminal	{ cell: "DataContCnt[14]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[15]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10559" port: "I[0]" }
 }
net {
	name: "n3123"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i17" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[16]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[16]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9973" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i17" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10587" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10693" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10906" port: "I[0]" }
 }
net {
	name: "n3127"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i15" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[14]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[14]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9973" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10442" port: "I[0]" }
 }
net {
	name: "n3456"
	terminal	{ cell: "DataContCnt[22]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[23]~FF" port: "cin" }
 }
net {
	name: "n2970"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10224" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11194" port: "I[0]" }
 }
net {
	name: "n5108"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp4~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp5~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp4"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp4~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11454" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10877" port: "I[1]" }
 }
net {
	name: "LedFlashCnt[7]"
	terminal	{ cell: "LedFlashCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[7]~FF" port: "I[0]" }
 }
net {
	name: "n3445"
	terminal	{ cell: "LedFlashCnt[6]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[7]~FF" port: "cin" }
 }
net {
	name: "n3137"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i10" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[9]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[9]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9968" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i10" port: "I[0]" }
 }
net {
	name: "U1_PRBSGen/U1_PRBSGen/PRBSSft[0]"
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[0]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9774" port: "I[0]" }
 }
net {
	name: "U1_PRBSGen/U1_PRBSGen/PRBSSft[1]"
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[1]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9774" port: "I[1]" }
 }
net {
	name: "n3139"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i9" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[8]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[8]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9969" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11245" port: "I[1]" }
 }
net {
	name: "n3143"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i7" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[6]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9968" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11095" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11015" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10965" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11549" port: "I[1]" }
	terminal	{ cell: "LUT__11544" port: "I[3]" }
	terminal	{ cell: "LUT__10769" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/internal_register_select[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10270" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10586" port: "I[1]" }
	terminal	{ cell: "LUT__11549" port: "I[2]" }
	terminal	{ cell: "LUT__11544" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[75]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[74]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9716" port: "I[3]" }
	terminal	{ cell: "LUT__9696" port: "I[1]" }
	terminal	{ cell: "LUT__10046" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/internal_register_select[11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10280" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/internal_register_select[8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10745" port: "I[2]" }
	terminal	{ cell: "LUT__10696" port: "I[2]" }
	terminal	{ cell: "LUT__10678" port: "I[2]" }
	terminal	{ cell: "LUT__10634" port: "I[2]" }
	terminal	{ cell: "LUT__10616" port: "I[2]" }
	terminal	{ cell: "LUT__10598" port: "I[2]" }
	terminal	{ cell: "LUT__10580" port: "I[2]" }
	terminal	{ cell: "LUT__10562" port: "I[2]" }
	terminal	{ cell: "LUT__10544" port: "I[2]" }
	terminal	{ cell: "LUT__10527" port: "I[2]" }
	terminal	{ cell: "LUT__10509" port: "I[2]" }
	terminal	{ cell: "LUT__10473" port: "I[2]" }
	terminal	{ cell: "LUT__10454" port: "I[2]" }
	terminal	{ cell: "LUT__10434" port: "I[3]" }
	terminal	{ cell: "LUT__10424" port: "I[1]" }
	terminal	{ cell: "LUT__10292" port: "I[2]" }
	terminal	{ cell: "LUT__10297" port: "I[1]" }
	terminal	{ cell: "LUT__10491" port: "I[2]" }
	terminal	{ cell: "LUT__13591" port: "I[3]" }
	terminal	{ cell: "LUT__13571" port: "I[2]" }
	terminal	{ cell: "LUT__13566" port: "I[2]" }
	terminal	{ cell: "LUT__13556" port: "I[2]" }
	terminal	{ cell: "LUT__13546" port: "I[2]" }
	terminal	{ cell: "LUT__13532" port: "I[2]" }
	terminal	{ cell: "LUT__13527" port: "I[2]" }
	terminal	{ cell: "LUT__13522" port: "I[3]" }
	terminal	{ cell: "LUT__10727" port: "I[2]" }
	terminal	{ cell: "LUT__11361" port: "I[2]" }
	terminal	{ cell: "LUT__11321" port: "I[3]" }
	terminal	{ cell: "LUT__11281" port: "I[2]" }
	terminal	{ cell: "LUT__11265" port: "I[3]" }
	terminal	{ cell: "LUT__11249" port: "I[3]" }
	terminal	{ cell: "LUT__11233" port: "I[2]" }
	terminal	{ cell: "LUT__11217" port: "I[3]" }
	terminal	{ cell: "LUT__11189" port: "I[3]" }
	terminal	{ cell: "LUT__11173" port: "I[3]" }
	terminal	{ cell: "LUT__11157" port: "I[2]" }
	terminal	{ cell: "LUT__11141" port: "I[2]" }
	terminal	{ cell: "LUT__11113" port: "I[2]" }
	terminal	{ cell: "LUT__11097" port: "I[2]" }
	terminal	{ cell: "LUT__11081" port: "I[3]" }
	terminal	{ cell: "LUT__11065" port: "I[3]" }
	terminal	{ cell: "LUT__11049" port: "I[3]" }
	terminal	{ cell: "LUT__11033" port: "I[3]" }
	terminal	{ cell: "LUT__11017" port: "I[2]" }
	terminal	{ cell: "LUT__11001" port: "I[3]" }
	terminal	{ cell: "LUT__10985" port: "I[2]" }
	terminal	{ cell: "LUT__10969" port: "I[3]" }
	terminal	{ cell: "LUT__11387" port: "I[3]" }
	terminal	{ cell: "LUT__10953" port: "I[3]" }
	terminal	{ cell: "LUT__10916" port: "I[2]" }
	terminal	{ cell: "LUT__10888" port: "I[2]" }
	terminal	{ cell: "LUT__10872" port: "I[2]" }
	terminal	{ cell: "LUT__10845" port: "I[3]" }
	terminal	{ cell: "LUT__10829" port: "I[3]" }
	terminal	{ cell: "LUT__10817" port: "I[2]" }
	terminal	{ cell: "LUT__13501" port: "I[2]" }
	terminal	{ cell: "LUT__10799" port: "I[2]" }
	terminal	{ cell: "LUT__13509" port: "I[3]" }
	terminal	{ cell: "LUT__13513" port: "I[3]" }
	terminal	{ cell: "LUT__13517" port: "I[3]" }
	terminal	{ cell: "LUT__10781" port: "I[2]" }
	terminal	{ cell: "LUT__13541" port: "I[2]" }
	terminal	{ cell: "LUT__13551" port: "I[2]" }
	terminal	{ cell: "LUT__13561" port: "I[2]" }
	terminal	{ cell: "LUT__13583" port: "I[1]" }
	terminal	{ cell: "LUT__10763" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[11]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "LUT__11566" port: "I[3]" }
 }
net {
	name: "n2827"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "cin" }
 }
net {
	name: "n2825"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[10]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "LUT__11565" port: "I[3]" }
 }
net {
	name: "n2829"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[4]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "LUT__11564" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[1]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "LUT__11566" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[0]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "LUT__11568" port: "I[1]" }
 }
net {
	name: "n2648"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[0]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__11584" port: "I[1]" }
	terminal	{ cell: "LUT__11594" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11584" port: "I[0]" }
	terminal	{ cell: "LUT__11594" port: "I[0]" }
 }
net {
	name: "n5227"
	terminal	{ cell: "LUT__11594" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[0]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11618" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i3" port: "I[0]" }
	terminal	{ cell: "LUT__11563" port: "I[0]" }
 }
net {
	name: "n2703"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/conn8[0][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[6]~FF" port: "I[1]" }
 }
net {
	name: "n5215"
	terminal	{ cell: "LUT__11584" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_from_biu[6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10494" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/conn8[1][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[3]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/conn8[0][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_from_biu[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10438" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i6" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i21" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i6" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11372" port: "I[0]" }
 }
net {
	name: "n7412"
	terminal	{ cell: "LUT__11599" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][1]~FF" port: "I[1]" }
 }
net {
	name: "n2869"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i4" port: "I[0]" }
	terminal	{ cell: "LUT__11553" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11166" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11213" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10921" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10943" port: "I[1]" }
 }
net {
	name: "n2849"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11550" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11006" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11038" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11070" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11029" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11131" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11162" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11194" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[5]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11254" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11286" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11311" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[2]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[2]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[3]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9900" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[3]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[3]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9902" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11366" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11391" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__11479" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10841" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp6"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp6~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11478" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[320][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[320][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[4]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__10419" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11460" port: "I[3]" }
	terminal	{ cell: "LUT__11458" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10469" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10505" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10540" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10668" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10612" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10649" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10674" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10881" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10741" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10777" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10813" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10499" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10876" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10905" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10933" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10821" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10989" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11021" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11053" port: "I[0]" }
 }
net {
	name: "n7330"
	terminal	{ cell: "LUT__11443" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[0]~FF" port: "I[0]" }
 }
net {
	name: "n7332"
	terminal	{ cell: "LUT__11445" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[64][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[64][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__10425" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/tu_data[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11528" port: "I[1]" }
	terminal	{ cell: "LUT__11531" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11117" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11145" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11177" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11392" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11237" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11269" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11298" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11380" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11350" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11378" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10412" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11182" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10487" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10523" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10558" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11074" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10630" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10662" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10692" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10827" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10759" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10795" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10833" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11047" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10892" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10920" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10942" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10545" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11005" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11037" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11069" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10900" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11130" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11161" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11193" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11296" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11253" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11285" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11310" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11282" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11365" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11390" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__11487" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11082" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp6"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp6~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11486" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[384][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[384][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[5]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__13503" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10970" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10467" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10503" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10538" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10502" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10610" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10648" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10672" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10660" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10739" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10775" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10811" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13502" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10874" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10904" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10932" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11322" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10987" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11019" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11051" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11108" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11115" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11143" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11175" port: "I[0]" }
 }
net {
	name: "n6189"
	terminal	{ cell: "LUT__9918" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxRight[2]~FF" port: "I[0]" }
 }
net {
	name: "n6190"
	terminal	{ cell: "LUT__9919" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxRight[2]~FF" port: "I[1]" }
 }
net {
	name: "n6191"
	terminal	{ cell: "LUT__9920" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxRight[2]~FF" port: "I[2]" }
 }
net {
	name: "n6192"
	terminal	{ cell: "LUT__9921" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxRight[2]~FF" port: "I[3]" }
 }
net {
	name: "n4487"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxRight[2]~FF" port: "O" }
	terminal	{ cell: "LUT__9923" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/RxRight[2]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxRight[2]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/PrbsRight~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11235" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11267" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11297" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10846" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11349" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[31]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[30]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9694" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__11440" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10521" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10556" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10469" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10628" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10661" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10690" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10520" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10757" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10793" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10831" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__13503" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11497" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10890" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10918" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10941" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10702" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11003" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11035" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11067" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11323" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11129" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11159" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11191" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11251" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11267" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11115" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10513" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11309" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11363" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10459" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11389" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__10409" port: "I[0]" }
	terminal	{ cell: "LUT__11490" port: "I[2]" }
	terminal	{ cell: "LUT__11493" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10408" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11498" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10426" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10713" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din[9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__11490" port: "I[0]" }
	terminal	{ cell: "LUT__11493" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11498" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[2]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/phy_addr[4]"
	terminal	{ cell: "LUT__11620" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/phy_addr[5]"
	terminal	{ cell: "LUT__11621" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/phy_addr[6]"
	terminal	{ cell: "LUT__11622" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/phy_addr[7]"
	terminal	{ cell: "LUT__11623" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/phy_addr[8]"
	terminal	{ cell: "LUT__11624" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[4]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/phy_addr[9]"
	terminal	{ cell: "LUT__11625" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[5]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/phy_addr[10]"
	terminal	{ cell: "LUT__11626" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[6]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/phy_addr[11]"
	terminal	{ cell: "LUT__11627" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[7]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/phy_addr[0]"
	terminal	{ cell: "LUT__11616" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[8]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/phy_addr[1]"
	terminal	{ cell: "LUT__11617" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[9]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[6]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "LUT__11563" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/phy_addr[2]"
	terminal	{ cell: "LUT__11618" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[10]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[7]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11568" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/phy_addr[3]"
	terminal	{ cell: "LUT__11619" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[11]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[8]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "LUT__11569" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[9]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "LUT__11564" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[2]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "LUT__11563" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/n130"
	terminal	{ cell: "LUT__11615" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RCLKE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/conn8[0][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10409" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10447" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din[12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp4~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp2~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp6~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/data_in_p1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp3~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10591" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10867" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10883" port: "I[0]" }
 }
net {
	name: "n3203"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i26" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[25]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[25]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9865" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i26" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11297" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10792" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10967" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[9]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/conn8[1][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[1]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[8]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/conn8[1][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[0]~FF" port: "I[0]" }
 }
net {
	name: "n3207"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i24" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[23]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[23]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9869" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i24" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/conn8[0][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11012" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10970" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11047" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[28]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[27]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9695" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[27]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[26]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9695" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[0]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[0]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9904" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11158" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[26]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[25]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9696" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[24]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9696" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11066" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11128" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[20]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9690" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11142" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11234" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11201" port: "I[0]" }
 }
net {
	name: "n7272"
	terminal	{ cell: "LUT__11340" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[59]~FF" port: "I[1]" }
 }
net {
	name: "n7498"
	terminal	{ cell: "LUT__13562" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[59]~FF" port: "I[2]" }
 }
net {
	name: "n7262"
	terminal	{ cell: "LUT__11330" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[59]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11315" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[18]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9691" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[17]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9688" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11187" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11376" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9684" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11348" port: "I[0]" }
 }
net {
	name: "n3213"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i21" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[20]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[20]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9865" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i21" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10861" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[9]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9683" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[8]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9685" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10591" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10627" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9683" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10756" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10709" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9685" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9684" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__13584" port: "I[0]" }
 }
net {
	name: "n6328"
	terminal	{ cell: "LUT__10264" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__10267" port: "I[0]" }
 }
net {
	name: "n7326"
	terminal	{ cell: "LUT__11401" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[3]~FF" port: "I[1]" }
 }
net {
	name: "jtag_inst1_UPDATE"
	terminal	{ cell: "jtag_inst1_UPDATE" port: "inpad" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[3]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__10267" port: "I[1]" }
	terminal	{ cell: "LUT__10258" port: "I[0]" }
	terminal	{ cell: "LUT__10092" port: "I[0]" }
	terminal	{ cell: "LUT__10060" port: "I[1]" }
	terminal	{ cell: "LUT__9703" port: "I[0]" }
	terminal	{ cell: "LUT__9672" port: "I[0]" }
	terminal	{ cell: "LUT__10042" port: "I[1]" }
	terminal	{ cell: "LUT__10079" port: "I[0]" }
	terminal	{ cell: "LUT__10161" port: "I[1]" }
	terminal	{ cell: "LUT__10233" port: "I[0]" }
	terminal	{ cell: "LUT__13490" port: "I[0]" }
	terminal	{ cell: "LUT__11629" port: "I[2]" }
	terminal	{ cell: "LUT__11398" port: "I[3]" }
	terminal	{ cell: "LUT__11395" port: "I[1]" }
	terminal	{ cell: "LUT__13497" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/module_state[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10446" port: "I[0]" }
	terminal	{ cell: "LUT__10296" port: "I[2]" }
	terminal	{ cell: "LUT__10294" port: "I[0]" }
	terminal	{ cell: "LUT__10247" port: "I[0]" }
	terminal	{ cell: "LUT__10242" port: "I[3]" }
	terminal	{ cell: "LUT__10207" port: "I[3]" }
	terminal	{ cell: "LUT__9675" port: "I[1]" }
	terminal	{ cell: "LUT__9672" port: "I[2]" }
	terminal	{ cell: "LUT__9668" port: "I[1]" }
	terminal	{ cell: "LUT__10305" port: "I[0]" }
	terminal	{ cell: "LUT__11396" port: "I[3]" }
	terminal	{ cell: "LUT__11631" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[5]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9679" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9680" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10873" port: "I[1]" }
 }
net {
	name: "n3194"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i6" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[5]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9917" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9681" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10548" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11034" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10602" port: "I[1]" }
 }
net {
	name: "n7320"
	terminal	{ cell: "LUT__11392" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[63]~FF" port: "I[0]" }
 }
net {
	name: "n6400"
	terminal	{ cell: "LUT__10415" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[63]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__13500" port: "I[3]" }
 }
net {
	name: "n7511"
	terminal	{ cell: "LUT__13575" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[63]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11370" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11114" port: "I[1]" }
 }
net {
	name: "n5128"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp3~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp5~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp5"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp5~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11485" port: "I[0]" }
 }
net {
	name: "n6282"
	terminal	{ cell: "LUT__10203" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p1~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10235" port: "I[2]" }
	terminal	{ cell: "LUT__11398" port: "I[1]" }
	terminal	{ cell: "LUT__11394" port: "I[3]" }
 }
net {
	name: "n6066"
	terminal	{ cell: "LUT__9672" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9673" port: "I[3]" }
 }
net {
	name: "n7323"
	terminal	{ cell: "LUT__11396" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[1]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/module_state[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10266" port: "I[3]" }
	terminal	{ cell: "LUT__10259" port: "I[1]" }
	terminal	{ cell: "LUT__10255" port: "I[1]" }
	terminal	{ cell: "LUT__10207" port: "I[1]" }
	terminal	{ cell: "LUT__10203" port: "I[0]" }
	terminal	{ cell: "LUT__9700" port: "I[2]" }
	terminal	{ cell: "LUT__9675" port: "I[2]" }
	terminal	{ cell: "LUT__9669" port: "I[1]" }
	terminal	{ cell: "LUT__10241" port: "I[1]" }
	terminal	{ cell: "LUT__10249" port: "I[3]" }
	terminal	{ cell: "LUT__11409" port: "I[2]" }
	terminal	{ cell: "LUT__11396" port: "I[1]" }
	terminal	{ cell: "LUT__11399" port: "I[2]" }
	terminal	{ cell: "LUT__11631" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11266" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10702" port: "I[1]" }
 }
net {
	name: "n7298"
	terminal	{ cell: "LUT__11368" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[61]~FF" port: "I[0]" }
 }
net {
	name: "n7291"
	terminal	{ cell: "LUT__11361" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[61]~FF" port: "I[1]" }
 }
net {
	name: "n7285"
	terminal	{ cell: "LUT__11355" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[61]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11342" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10713" port: "I[1]" }
 }
net {
	name: "n7093"
	terminal	{ cell: "LUT__11148" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[46]~FF" port: "I[0]" }
 }
net {
	name: "n7086"
	terminal	{ cell: "LUT__11141" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[46]~FF" port: "I[1]" }
 }
net {
	name: "n7080"
	terminal	{ cell: "LUT__11135" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[46]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11122" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11308" port: "I[1]" }
 }
net {
	name: "n3186"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i10" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[9]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[9]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9916" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11388" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/data_in_p1"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/data_in_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp4~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp6~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp3~FF" port: "I[0]" }
 }
net {
	name: "n5146"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp4~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp5~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp4"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp4~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11515" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10856" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10867" port: "I[1]" }
 }
net {
	name: "n7209"
	terminal	{ cell: "LUT__11272" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[54]~FF" port: "I[0]" }
 }
net {
	name: "n7202"
	terminal	{ cell: "LUT__11265" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[54]~FF" port: "I[1]" }
 }
net {
	name: "n7196"
	terminal	{ cell: "LUT__11259" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[54]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11243" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10911" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10417" port: "I[1]" }
 }
net {
	name: "n7164"
	terminal	{ cell: "LUT__11224" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[51]~FF" port: "I[0]" }
 }
net {
	name: "n7157"
	terminal	{ cell: "LUT__11217" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[51]~FF" port: "I[1]" }
 }
net {
	name: "n7151"
	terminal	{ cell: "LUT__11211" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[51]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11198" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10474" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10989" port: "I[1]" }
 }
net {
	name: "n7138"
	terminal	{ cell: "LUT__11196" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[49]~FF" port: "I[0]" }
 }
net {
	name: "n7131"
	terminal	{ cell: "LUT__11189" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[49]~FF" port: "I[1]" }
 }
net {
	name: "n7125"
	terminal	{ cell: "LUT__11183" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[49]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11167" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__11516" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10651" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10709" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10980" port: "I[1]" }
 }
net {
	name: "n3231"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i12" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[11]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[11]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9866" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10782" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10800" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11092" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11108" port: "I[1]" }
 }
net {
	name: "n7022"
	terminal	{ cell: "LUT__11072" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[41]~FF" port: "I[0]" }
 }
net {
	name: "n7015"
	terminal	{ cell: "LUT__11065" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[41]~FF" port: "I[1]" }
 }
net {
	name: "n7009"
	terminal	{ cell: "LUT__11059" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[41]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11043" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11187" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11152" port: "I[1]" }
 }
net {
	name: "n6977"
	terminal	{ cell: "LUT__11024" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[38]~FF" port: "I[0]" }
 }
net {
	name: "n6970"
	terminal	{ cell: "LUT__11017" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[38]~FF" port: "I[1]" }
 }
net {
	name: "n6964"
	terminal	{ cell: "LUT__11011" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[38]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10995" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10946" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11228" port: "I[1]" }
 }
net {
	name: "n6947"
	terminal	{ cell: "LUT__10992" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[36]~FF" port: "I[0]" }
 }
net {
	name: "n6940"
	terminal	{ cell: "LUT__10985" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[36]~FF" port: "I[1]" }
 }
net {
	name: "n6934"
	terminal	{ cell: "LUT__10979" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[36]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10963" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11132" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11166" port: "I[0]" }
 }
net {
	name: "n2853"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11556" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i12" port: "I[0]" }
 }
net {
	name: "n6894"
	terminal	{ cell: "LUT__10935" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[32]~FF" port: "I[1]" }
 }
net {
	name: "n7469"
	terminal	{ cell: "LUT__13533" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[32]~FF" port: "I[2]" }
 }
net {
	name: "n6884"
	terminal	{ cell: "LUT__10925" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[32]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10910" port: "I[1]" }
 }
net {
	name: "n3170"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i18" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[17]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[17]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9920" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i18" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11314" port: "I[0]" }
 }
net {
	name: "n6842"
	terminal	{ cell: "LUT__10879" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[28]~FF" port: "I[0]" }
 }
net {
	name: "n6835"
	terminal	{ cell: "LUT__10872" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[28]~FF" port: "I[1]" }
 }
net {
	name: "n6829"
	terminal	{ cell: "LUT__10866" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[28]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10855" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11333" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11373" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10416" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[23]~FF" port: "I[1]" }
 }
net {
	name: "n6768"
	terminal	{ cell: "LUT__10801" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[23]~FF" port: "I[2]" }
 }
net {
	name: "n6766"
	terminal	{ cell: "LUT__10799" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[23]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[22]~FF" port: "I[1]" }
 }
net {
	name: "n3166"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i20" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[19]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[19]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9920" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i20" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11221" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[24]~FF" port: "I[1]" }
 }
net {
	name: "n6785"
	terminal	{ cell: "LUT__10819" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[24]~FF" port: "I[2]" }
 }
net {
	name: "n6783"
	terminal	{ cell: "LUT__10817" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[24]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10697" port: "I[1]" }
 }
net {
	name: "n5099"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp6[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11444" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[21]~FF" port: "I[1]" }
 }
net {
	name: "n6734"
	terminal	{ cell: "LUT__10765" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[21]~FF" port: "I[2]" }
 }
net {
	name: "n6732"
	terminal	{ cell: "LUT__10763" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[21]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[20]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10679" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[13]~FF" port: "I[1]" }
 }
net {
	name: "n6610"
	terminal	{ cell: "LUT__10636" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[13]~FF" port: "I[2]" }
 }
net {
	name: "n6608"
	terminal	{ cell: "LUT__10634" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[13]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[19]~FF" port: "I[1]" }
 }
net {
	name: "n6700"
	terminal	{ cell: "LUT__10729" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[19]~FF" port: "I[2]" }
 }
net {
	name: "n6698"
	terminal	{ cell: "LUT__10727" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[19]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10701" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__11440" port: "I[1]" }
	terminal	{ cell: "LUT__13585" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp2[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11442" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10854" port: "I[1]" }
 }
net {
	name: "n7452"
	terminal	{ cell: "LUT__13513" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[15]~FF" port: "I[1]" }
 }
net {
	name: "n6625"
	terminal	{ cell: "LUT__10652" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[15]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10639" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10563" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10463" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10946" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[10]~FF" port: "I[1]" }
 }
net {
	name: "n6559"
	terminal	{ cell: "LUT__10582" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[10]~FF" port: "I[2]" }
 }
net {
	name: "n6557"
	terminal	{ cell: "LUT__10580" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[10]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[9]~FF" port: "I[1]" }
 }
net {
	name: "n3247"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i4" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[3]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9864" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11058" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[11]~FF" port: "I[1]" }
 }
net {
	name: "n6576"
	terminal	{ cell: "LUT__10600" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[11]~FF" port: "I[2]" }
 }
net {
	name: "n6574"
	terminal	{ cell: "LUT__10598" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[11]~FF" port: "I[3]" }
 }
net {
	name: "n3249"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i3" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[2]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9864" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10570" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[8]~FF" port: "I[1]" }
 }
net {
	name: "n6525"
	terminal	{ cell: "LUT__10546" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[8]~FF" port: "I[2]" }
 }
net {
	name: "n6523"
	terminal	{ cell: "LUT__10544" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[8]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10512" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11125" port: "I[1]" }
 }
net {
	name: "n2888"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10228" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/word_count[8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10239" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10606" port: "I[0]" }
 }
net {
	name: "n775"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i2" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[1]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9864" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11340" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10686" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10717" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10735" port: "I[0]" }
 }
net {
	name: "n7519"
	terminal	{ cell: "LUT__13583" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[1]~FF" port: "I[0]" }
 }
net {
	name: "n7522"
	terminal	{ cell: "LUT__13586" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[1]~FF" port: "I[1]" }
 }
net {
	name: "n7440"
	terminal	{ cell: "LUT__13500" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[1]~FF" port: "I[2]" }
 }
net {
	name: "n6389"
	terminal	{ cell: "LUT__10404" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[1]~FF" port: "I[3]" }
 }
net {
	name: "n5159"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp3~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp5~FF" port: "I[0]" }
 }
net {
	name: "n5160"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp4~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp5~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp5"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp5~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11522" port: "I[0]" }
 }
net {
	name: "n2878"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10231" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/word_count[13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10238" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10771" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[1]~FF" port: "I[1]" }
 }
net {
	name: "n2882"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10231" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/word_count[11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10239" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10859" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10886" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10997" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[11]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[7]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[7]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[8]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9906" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[8]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[8]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxError[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10965" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10983" port: "I[0]" }
 }
net {
	name: "n2898"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10229" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/word_count[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10237" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10914" port: "I[0]" }
 }
net {
	name: "n6200"
	terminal	{ cell: "LUT__9960" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[7]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[8]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[3]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[4]~FF" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[6]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[6]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[7]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9959" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[7]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9962" port: "I[0]" }
	terminal	{ cell: "LUT__9959" port: "I[0]" }
	terminal	{ cell: "LUT__9954" port: "I[0]" }
 }
net {
	name: "n2904"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[5]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/bit_count[5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10245" port: "I[2]" }
	terminal	{ cell: "LUT__9671" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[12]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "n2851"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11558" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i13" port: "I[0]" }
 }
net {
	name: "n2907"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[3]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/bit_count[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10245" port: "I[0]" }
	terminal	{ cell: "LUT__9671" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i4" port: "I[0]" }
 }
net {
	name: "n6062"
	terminal	{ cell: "LUT__9668" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p1~FF" port: "I[0]" }
	terminal	{ cell: "LUT__10261" port: "I[0]" }
	terminal	{ cell: "LUT__10256" port: "I[0]" }
	terminal	{ cell: "LUT__9674" port: "I[2]" }
	terminal	{ cell: "LUT__11401" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11124" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11139" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11155" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/opcode[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10243" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[4]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[4]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9953" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[5]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[5]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9959" port: "I[2]" }
 }
net {
	name: "n2865"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i6" port: "I[0]" }
	terminal	{ cell: "LUT__11549" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11245" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/conn8[0][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_from_biu[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10302" port: "I[1]" }
 }
net {
	name: "n5230"
	terminal	{ cell: "LUT__11596" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/biu_ready~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/biu_ready"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/biu_ready~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10254" port: "I[1]" }
	terminal	{ cell: "LUT__10234" port: "I[2]" }
	terminal	{ cell: "LUT__9699" port: "I[1]" }
	terminal	{ cell: "LUT__9677" port: "I[0]" }
	terminal	{ cell: "LUT__11596" port: "I[1]" }
	terminal	{ cell: "LUT__11395" port: "I[0]" }
	terminal	{ cell: "LUT__11579" port: "I[1]" }
	terminal	{ cell: "LUT__13497" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/conn8[1][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[4]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/conn8[0][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_from_biu[4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10458" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11344" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_from_biu[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10404" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[26]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i12" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i27" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i12" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__11616" port: "I[1]" }
	terminal	{ cell: "LUT__11568" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i1" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10552" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11622" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i7" port: "I[0]" }
	terminal	{ cell: "LUT__11563" port: "I[2]" }
 }
net {
	name: "n2816"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10604" port: "I[1]" }
	terminal	{ cell: "LUT__11544" port: "I[1]" }
	terminal	{ cell: "LUT__11555" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10706" port: "I[1]" }
 }
net {
	name: "n2835"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/internal_register_select[9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10281" port: "I[0]" }
	terminal	{ cell: "LUT__10297" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10789" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10753" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10550" port: "I[1]" }
	terminal	{ cell: "LUT__11546" port: "I[2]" }
	terminal	{ cell: "LUT__11553" port: "I[2]" }
 }
net {
	name: "n2861"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i8" port: "I[0]" }
	terminal	{ cell: "LUT__11555" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10949" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10914" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11029" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11102" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10684" port: "I[1]" }
	terminal	{ cell: "LUT__11556" port: "I[3]" }
	terminal	{ cell: "LUT__11543" port: "I[2]" }
 }
net {
	name: "LedFlashCnt[11]"
	terminal	{ cell: "LedFlashCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[11]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11200" port: "I[1]" }
 }
net {
	name: "n6167"
	terminal	{ cell: "LUT__9859" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[3]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[8]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11292" port: "I[1]" }
 }
net {
	name: "LedFlashCnt[5]"
	terminal	{ cell: "LedFlashCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "n3449"
	terminal	{ cell: "LedFlashCnt[4]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[5]~FF" port: "cin" }
 }
net {
	name: "n3447"
	terminal	{ cell: "LedFlashCnt[5]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[6]~FF" port: "cin" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[4]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[4]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9858" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11372" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11383" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11146" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11131" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11207" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11286" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10663" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11070" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11375" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10974" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10516" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10462" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/RxError[0]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxError[0]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[25]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[23]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[26]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/PrbsError~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[24]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[16]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[17]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[18]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[19]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[20]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[21]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[22]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__9824" port: "I[1]" }
 }
net {
	name: "n3252"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i26" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[25]~FF" port: "I[1]" }
 }
net {
	name: "n4383"
	terminal	{ cell: "LUT__9824" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[25]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[23]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[26]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[24]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[16]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[17]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[18]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[19]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[20]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[21]~FF" port: "CE" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[22]~FF" port: "CE" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[25]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9816" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i26" port: "I[0]" }
 }
net {
	name: "DataContCnt[20]"
	terminal	{ cell: "DataContCnt[20]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[20]~FF" port: "I[0]" }
 }
net {
	name: "n3462"
	terminal	{ cell: "DataContCnt[19]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[20]~FF" port: "cin" }
 }
net {
	name: "n3460"
	terminal	{ cell: "DataContCnt[20]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[21]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10451" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10650" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10643" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10656" port: "I[0]" }
 }
net {
	name: "n3256"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i24" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[23]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[23]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9820" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i24" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11093" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[256][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[256][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10411" port: "I[0]" }
	terminal	{ cell: "LUT__11478" port: "I[2]" }
	terminal	{ cell: "LUT__11477" port: "I[3]" }
	terminal	{ cell: "LUT__11479" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[256][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[256][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[3]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__10421" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10796" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10613" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10506" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11270" port: "I[0]" }
 }
net {
	name: "n2960"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10224" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i7" port: "I[0]" }
 }
net {
	name: "LedFlashCnt[2]"
	terminal	{ cell: "LedFlashCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "n32"
	terminal	{ cell: "LedFlashCnt[1]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[2]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10990" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[81]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[80]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10258" port: "I[3]" }
	terminal	{ cell: "LUT__10080" port: "I[0]" }
	terminal	{ cell: "LUT__9719" port: "I[3]" }
	terminal	{ cell: "LUT__9694" port: "I[3]" }
	terminal	{ cell: "LUT__10042" port: "I[0]" }
	terminal	{ cell: "LUT__11632" port: "I[3]" }
 }
net {
	name: "n3356"
	terminal	{ cell: "sub_6/add_2/i2" port: "O" }
	terminal	{ cell: "TxDataLenCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "TxDataLenCnt[1]"
	terminal	{ cell: "TxDataLenCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9748" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i2" port: "I[0]" }
 }
net {
	name: "n3352"
	terminal	{ cell: "sub_6/add_2/i4" port: "O" }
	terminal	{ cell: "TxDataLenCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "TxDataLenCnt[3]"
	terminal	{ cell: "TxDataLenCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9748" port: "I[3]" }
	terminal	{ cell: "sub_6/add_2/i4" port: "I[0]" }
 }
net {
	name: "U1_PRBSGen/U0_PRBSGen/PRBSSft[5]"
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[5]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9768" port: "I[1]" }
 }
net {
	name: "U1_PRBSGen/U0_PRBSGen/PRBSSft[6]"
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[6]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U0_PRBSGen/PRBSSft[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9768" port: "I[2]" }
 }
net {
	name: "n3344"
	terminal	{ cell: "sub_6/add_2/i8" port: "O" }
	terminal	{ cell: "TxDataLenCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "TxDataLenCnt[7]"
	terminal	{ cell: "TxDataLenCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9747" port: "I[3]" }
	terminal	{ cell: "sub_6/add_2/i8" port: "I[0]" }
 }
net {
	name: "n3340"
	terminal	{ cell: "sub_6/add_2/i10" port: "O" }
	terminal	{ cell: "TxDataLenCnt[9]~FF" port: "I[1]" }
 }
net {
	name: "TxDataLenCnt[9]"
	terminal	{ cell: "TxDataLenCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9745" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i10" port: "I[0]" }
 }
net {
	name: "n3336"
	terminal	{ cell: "sub_6/add_2/i12" port: "O" }
	terminal	{ cell: "TxDataLenCnt[11]~FF" port: "I[1]" }
 }
net {
	name: "TxDataLenCnt[11]"
	terminal	{ cell: "TxDataLenCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9746" port: "I[0]" }
	terminal	{ cell: "sub_6/add_2/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10724" port: "I[0]" }
 }
net {
	name: "n3329"
	terminal	{ cell: "sub_6/add_2/i16" port: "O" }
	terminal	{ cell: "TxDataLenCnt[15]~FF" port: "I[1]" }
 }
net {
	name: "TxDataLenCnt[15]"
	terminal	{ cell: "TxDataLenCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9745" port: "I[3]" }
	terminal	{ cell: "sub_6/add_2/i16" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/TxDataEn_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxDataEn~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataAva~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/NrzDataIn~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__213" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/TxDataAva_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataAva~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzDataEnReg[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__231" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/TxData[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[1]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/TxDataSft[2]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[1]~FF" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/TxDataSft[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxDataSft[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/NrzDataIn~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11153" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrSftReg[0]"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrSftReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrEn~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/WrAddrSync_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/WrAddrSync~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__215" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/n98"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__219" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[4]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[3]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11109" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrData[3]"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrData[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[8]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[18]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[13]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[8]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__278" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11464" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/n105"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__222" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[16]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[18]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[15]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[17]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[19]~FF" port: "CE" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[16]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[16]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__274" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[18]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[18]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__278" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/InMiiDataEnReg[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/InMiiDataEnReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/InMiiDataEnReg[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__209" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[10]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1150" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n361"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[9]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[10]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n359"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[10]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[11]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[4]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxDataEn~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/n136_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__209" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__224" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__280" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__278" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__276" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__274" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__272" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/n107"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__224" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoRdAddrCnt[0]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11371" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/n142_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__280" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxDataEn~FF" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzTxState[2]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzTxState[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__231" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzDataEnReg[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzDataEnReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[0]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/NrzTxState[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__231" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/n130"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__231" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U3_McsOut/TxMcstDOut[1]~FF" port: "CE" }
 }
net {
	name: "DataContCnt[10]"
	terminal	{ cell: "DataContCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[10]~FF" port: "I[0]" }
 }
net {
	name: "n3482"
	terminal	{ cell: "DataContCnt[9]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[10]~FF" port: "cin" }
 }
net {
	name: "n3480"
	terminal	{ cell: "DataContCnt[10]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[11]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxNrzDAvaReg[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzDAvaReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1160" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxDataSft[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataSft[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxData[0]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1169" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[2]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[3]~FF" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n405_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1169" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAva~FF" port: "CE" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[1]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[3]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n572"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1314" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[3]~FF" port: "CE" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n571_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[1]~FF" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/RDecFlagEnd"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_RearMcstDecRom/U2_McstDecode" port: "RDATA[12]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n414_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1162" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[3]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1168" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1163" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1168" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11168" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n790_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1191" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[3]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[7]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n792_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1193" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n860"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1623" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[3]~FF" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[3]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n802_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1207" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[7]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[11]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[7]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" port: "RADDR[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n251"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i4" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n168"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i4" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[3]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i4" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i4" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1319" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1250" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n812_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1221" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[11]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[15]~FF" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[11]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" port: "RADDR[6]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n820_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1233" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[15]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n821_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1234" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[15]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[15]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[15]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[3]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[3]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n217"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[2]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[3]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n194"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[3]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[4]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosAdj[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosAdj[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1260" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/DelimitPos[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1625" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1624" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1623" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1622" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1621" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1620" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1260" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1240" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1239" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1237" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1236" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1234" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1233" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1230" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1229" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1227" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1224" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1221" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1216" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1215" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1213" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1210" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1207" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1202" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1199" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1196" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1193" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1191" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1188" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1182" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1181" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1178" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1177" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1175" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1174" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n784_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1184" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[2]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[14]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1215" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1203" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosAdj[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosAdj[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[0]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[1]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1262" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1247" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[0]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[2]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/RxNrzDAva[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10885" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n50"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i1" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[0]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n25"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i1" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i1" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i1" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1243" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n832_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1257" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosAdj[1]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n833_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1260" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[2]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n465"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1262" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[2]~FF" port: "CE" }
 }
net {
	name: "RxMcstData[7]"
	terminal	{ cell: "RxMcstData[7]" port: "inpad" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[3]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/RxNrzDAva[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[3]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[2]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1268" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1264" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10770" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[7]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[6]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1276" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1272" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[9]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1280" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1276" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[11]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[2]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1284" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1280" port: "I[0]" }
 }
net {
	name: "PrbsErrCnt[3]"
	terminal	{ cell: "PrbsErrCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "PrbsErrCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11634" port: "I[3]" }
	terminal	{ cell: "LUT__11655" port: "I[0]" }
 }
net {
	name: "n3501"
	terminal	{ cell: "PrbsErrCnt[2]~FF" port: "cout" }
	terminal	{ cell: "PrbsErrCnt[3]~FF" port: "cin" }
 }
net {
	name: "n4575"
	terminal	{ cell: "LUT__9734" port: "O" }
	terminal	{ cell: "PrbsErrCnt[3]~FF" port: "CE" }
	terminal	{ cell: "PrbsErrCnt[2]~FF" port: "CE" }
	terminal	{ cell: "PrbsErrCnt[1]~FF" port: "CE" }
	terminal	{ cell: "LUT__9735" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[15]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[6]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1292" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1288" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[17]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[17]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1292" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n835_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1266" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11371" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n839_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1274" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n841_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1278" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/RPrimitData[0]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_RearMcstDecRom/U2_McstDecode" port: "RADDR[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n843_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1282" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/RPrimitData[2]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_RearMcstDecRom/U2_McstDecode" port: "RADDR[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[14]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[5]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1290" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1286" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n846_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1288" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/RPrimitData[5]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_RearMcstDecRom/U2_McstDecode" port: "RADDR[5]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[16]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[16]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[7]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1290" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n848_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1292" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/RPrimitData[7]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_RearMcstDecRom/U2_McstDecode" port: "RADDR[7]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n272"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i3" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n285"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i3" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[2]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i3" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i3" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1243" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10516" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[14]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[22]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1625" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1212" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1206" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[22]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[22]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1240" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1237" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1234" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10656" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10462" port: "I[1]" }
 }
net {
	name: "PrbsErrCnt[2]"
	terminal	{ cell: "PrbsErrCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "PrbsErrCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11656" port: "I[0]" }
	terminal	{ cell: "LUT__11634" port: "I[2]" }
 }
net {
	name: "n3506"
	terminal	{ cell: "PrbsErrCnt[1]~FF" port: "cout" }
	terminal	{ cell: "PrbsErrCnt[2]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10734" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[9]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[17]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1195" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1193" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1186" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[17]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[17]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1223" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1219" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1216" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[5]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[13]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1623" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1621" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1175" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[13]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[21]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1624" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1209" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1205" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[12]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[20]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1625" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1206" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1198" port: "I[1]" }
 }
net {
	name: "RxMcstData[1]"
	terminal	{ cell: "RxMcstData[1]" port: "inpad" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[6]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[14]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1622" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1620" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1174" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10823" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10858" port: "I[1]" }
 }
net {
	name: "RxMcstData[6]"
	terminal	{ cell: "RxMcstData[6]" port: "inpad" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1181" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1177" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxNrzDAvaReg[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzDAvaReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1160" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11303" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n266"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i6" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n279"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i6" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[5]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i6" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i6" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1245" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1242" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10913" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11260" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10926" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10982" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11230" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[3]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAva~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1169" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n573"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[3]~FF" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[2]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[2]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[2]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i3" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i3" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1319" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1250" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n219"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[1]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[2]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11326" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11168" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11028" port: "I[1]" }
 }
net {
	name: "DataContCnt[6]"
	terminal	{ cell: "DataContCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[6]~FF" port: "I[0]" }
 }
net {
	name: "n3490"
	terminal	{ cell: "DataContCnt[5]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[6]~FF" port: "cin" }
 }
net {
	name: "n3488"
	terminal	{ cell: "DataContCnt[6]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[7]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11110" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n574_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1168" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[2]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1314" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n401_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1163" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[2]~FF" port: "RE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxDataAvaReg[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1314" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrSftReg[0]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrSftReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrEn~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrEn_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrEn~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1338" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1337" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1336" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1335" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1331" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11138" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11028" port: "I[0]" }
 }
net {
	name: "n3109"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i24" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[23]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[23]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9971" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i24" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[10]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11044" port: "I[0]" }
 }
net {
	name: "n3111"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i23" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[22]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[22]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9971" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i23" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11230" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10996" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11044" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10885" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10964" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[3]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[3]~FF" port: "I[0]" }
 }
net {
	name: "n3113"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i22" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[21]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[21]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9971" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i22" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10913" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[11]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n864_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1628" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[1]~FF" port: "I[3]" }
 }
net {
	name: "DataContCnt[11]"
	terminal	{ cell: "DataContCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[11]~FF" port: "I[0]" }
 }
net {
	name: "n3478"
	terminal	{ cell: "DataContCnt[11]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[12]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10840" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[4]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1156" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n371"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[4]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[5]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[6]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1151" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n369"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[5]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[6]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n367"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[6]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[7]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10858" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[14]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1154" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n353"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[13]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[14]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n351"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[14]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[15]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[11]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1156" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n357"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[11]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[12]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10806" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[13]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1154" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n355"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[12]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[13]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11277" port: "I[3]" }
 }
net {
	name: "n3119"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i19" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[18]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[18]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9972" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i19" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[23]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[23]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[23]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1152" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n307"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[22]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[23]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n305"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[23]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[24]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10734" port: "I[0]" }
 }
net {
	name: "n3121"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i18" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[17]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[17]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9972" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i18" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10413" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10685" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din[5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp4[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp3[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11463" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11188" port: "I[3]" }
 }
net {
	name: "DataContCnt[17]"
	terminal	{ cell: "DataContCnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[17]~FF" port: "I[0]" }
 }
net {
	name: "n3468"
	terminal	{ cell: "DataContCnt[16]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[17]~FF" port: "cin" }
 }
net {
	name: "n3466"
	terminal	{ cell: "DataContCnt[17]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[18]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10623" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[21]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[21]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[21]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1152" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n339"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[20]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[21]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n337"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[21]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[22]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10569" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10613" port: "I[0]" }
 }
net {
	name: "n3251"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i27" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[26]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[26]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9816" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i27" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10551" port: "I[0]" }
 }
net {
	name: "LedFlashCnt[1]"
	terminal	{ cell: "LedFlashCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11295" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10480" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[2]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[17]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[12]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[17]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[17]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1630" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10893" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11357" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__13580" port: "I[1]" }
	terminal	{ cell: "LUT__11460" port: "I[1]" }
	terminal	{ cell: "LUT__11458" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp6"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp6~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11454" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11022" port: "I[0]" }
 }
net {
	name: "n7333"
	terminal	{ cell: "LUT__11453" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[1]~FF" port: "I[0]" }
 }
net {
	name: "n7334"
	terminal	{ cell: "LUT__11454" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[1]~FF" port: "I[1]" }
 }
net {
	name: "n7335"
	terminal	{ cell: "LUT__11455" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[1]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[128][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[128][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[1]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__10431" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/tu_data[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11532" port: "I[0]" }
	terminal	{ cell: "LUT__11529" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11222" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp5"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp5~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11453" port: "I[0]" }
 }
net {
	name: "n3133"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i12" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[11]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[11]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9968" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11254" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10666" port: "I[1]" }
	terminal	{ cell: "LUT__11543" port: "I[1]" }
	terminal	{ cell: "LUT__11559" port: "I[2]" }
 }
net {
	name: "U1_PRBSGen/U1_PRBSGen/PRBSSft[3]"
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[3]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[0]~FF" port: "I[0]" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9774" port: "I[2]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[3]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[3]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[4]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9807" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[4]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[4]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9801" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10412" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10470" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10488" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11332" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11379" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10675" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10631" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11279" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11366" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11231" port: "I[1]" }
 }
net {
	name: "n6376"
	terminal	{ cell: "LUT__10358" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[19]~FF" port: "I[0]" }
 }
net {
	name: "LedFlashCnt[13]"
	terminal	{ cell: "LedFlashCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[13]~FF" port: "I[0]" }
 }
net {
	name: "n3431"
	terminal	{ cell: "LedFlashCnt[13]~FF" port: "cout" }
	terminal	{ cell: "LedFlashCnt[14]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11213" port: "I[1]" }
 }
net {
	name: "n6383"
	terminal	{ cell: "LUT__10372" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[26]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11155" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[6]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[6]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n190"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[5]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[6]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n188"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[6]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[7]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11111" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11077" port: "I[1]" }
 }
net {
	name: "n5915"
	terminal	{ cell: "LUT__11632" port: "O" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[3]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10206" port: "I[2]" }
	terminal	{ cell: "LUT__10043" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10997" port: "I[1]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[0]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10206" port: "I[0]" }
	terminal	{ cell: "LUT__10043" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i1" port: "I[0]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[1]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10206" port: "I[3]" }
	terminal	{ cell: "LUT__10043" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11542" port: "I[2]" }
	terminal	{ cell: "LUT__11559" port: "I[1]" }
	terminal	{ cell: "LUT__10751" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10733" port: "I[1]" }
	terminal	{ cell: "LUT__11552" port: "I[3]" }
	terminal	{ cell: "LUT__11542" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10588" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10886" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10568" port: "I[1]" }
	terminal	{ cell: "LUT__11560" port: "I[1]" }
	terminal	{ cell: "LUT__11546" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10859" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[8]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[8]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxError[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__9962" port: "I[3]" }
	terminal	{ cell: "LUT__9960" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[8]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[8]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxError[3]~FF" port: "I[1]" }
 }
net {
	name: "n6196"
	terminal	{ cell: "LUT__9955" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxError[3]~FF" port: "I[2]" }
 }
net {
	name: "n4539"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxError[3]~FF" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9960" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/internal_register_select[10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10280" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/internal_register_select[7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10744" port: "I[2]" }
	terminal	{ cell: "LUT__10737" port: "I[2]" }
	terminal	{ cell: "LUT__10726" port: "I[2]" }
	terminal	{ cell: "LUT__10719" port: "I[2]" }
	terminal	{ cell: "LUT__10708" port: "I[2]" }
	terminal	{ cell: "LUT__10688" port: "I[2]" }
	terminal	{ cell: "LUT__10677" port: "I[2]" }
	terminal	{ cell: "LUT__10670" port: "I[2]" }
	terminal	{ cell: "LUT__10646" port: "I[2]" }
	terminal	{ cell: "LUT__10633" port: "I[2]" }
	terminal	{ cell: "LUT__10626" port: "I[2]" }
	terminal	{ cell: "LUT__10608" port: "I[2]" }
	terminal	{ cell: "LUT__10597" port: "I[2]" }
	terminal	{ cell: "LUT__10590" port: "I[2]" }
	terminal	{ cell: "LUT__10572" port: "I[2]" }
	terminal	{ cell: "LUT__10561" port: "I[2]" }
	terminal	{ cell: "LUT__10554" port: "I[2]" }
	terminal	{ cell: "LUT__10543" port: "I[2]" }
	terminal	{ cell: "LUT__10536" port: "I[2]" }
	terminal	{ cell: "LUT__10526" port: "I[2]" }
	terminal	{ cell: "LUT__10508" port: "I[2]" }
	terminal	{ cell: "LUT__10501" port: "I[3]" }
	terminal	{ cell: "LUT__10490" port: "I[2]" }
	terminal	{ cell: "LUT__10472" port: "I[2]" }
	terminal	{ cell: "LUT__10465" port: "I[3]" }
	terminal	{ cell: "LUT__10453" port: "I[2]" }
	terminal	{ cell: "LUT__10445" port: "I[3]" }
	terminal	{ cell: "LUT__10434" port: "I[0]" }
	terminal	{ cell: "LUT__10291" port: "I[2]" }
	terminal	{ cell: "LUT__10279" port: "I[2]" }
	terminal	{ cell: "LUT__10271" port: "I[1]" }
	terminal	{ cell: "LUT__10297" port: "I[0]" }
	terminal	{ cell: "LUT__10483" port: "I[3]" }
	terminal	{ cell: "LUT__10519" port: "I[3]" }
	terminal	{ cell: "LUT__13590" port: "I[1]" }
	terminal	{ cell: "LUT__13558" port: "I[3]" }
	terminal	{ cell: "LUT__13548" port: "I[3]" }
	terminal	{ cell: "LUT__10579" port: "I[2]" }
	terminal	{ cell: "LUT__13538" port: "I[3]" }
	terminal	{ cell: "LUT__13534" port: "I[3]" }
	terminal	{ cell: "LUT__13524" port: "I[3]" }
	terminal	{ cell: "LUT__13522" port: "I[0]" }
	terminal	{ cell: "LUT__10615" port: "I[2]" }
	terminal	{ cell: "LUT__13507" port: "I[3]" }
	terminal	{ cell: "LUT__13506" port: "I[3]" }
	terminal	{ cell: "LUT__10659" port: "I[2]" }
	terminal	{ cell: "LUT__10695" port: "I[2]" }
	terminal	{ cell: "LUT__11375" port: "I[3]" }
	terminal	{ cell: "LUT__11368" port: "I[2]" }
	terminal	{ cell: "LUT__11328" port: "I[2]" }
	terminal	{ cell: "LUT__11321" port: "I[0]" }
	terminal	{ cell: "LUT__11295" port: "I[3]" }
	terminal	{ cell: "LUT__11288" port: "I[2]" }
	terminal	{ cell: "LUT__11272" port: "I[2]" }
	terminal	{ cell: "LUT__11265" port: "I[0]" }
	terminal	{ cell: "LUT__11256" port: "I[2]" }
	terminal	{ cell: "LUT__11249" port: "I[0]" }
	terminal	{ cell: "LUT__11240" port: "I[2]" }
	terminal	{ cell: "LUT__11224" port: "I[2]" }
	terminal	{ cell: "LUT__11217" port: "I[0]" }
	terminal	{ cell: "LUT__11196" port: "I[2]" }
	terminal	{ cell: "LUT__11189" port: "I[0]" }
	terminal	{ cell: "LUT__11180" port: "I[2]" }
	terminal	{ cell: "LUT__11173" port: "I[0]" }
	terminal	{ cell: "LUT__11164" port: "I[2]" }
	terminal	{ cell: "LUT__11148" port: "I[2]" }
	terminal	{ cell: "LUT__11127" port: "I[3]" }
	terminal	{ cell: "LUT__11120" port: "I[2]" }
	terminal	{ cell: "LUT__11104" port: "I[2]" }
	terminal	{ cell: "LUT__11203" port: "I[3]" }
	terminal	{ cell: "LUT__11088" port: "I[2]" }
	terminal	{ cell: "LUT__11081" port: "I[0]" }
	terminal	{ cell: "LUT__11072" port: "I[2]" }
	terminal	{ cell: "LUT__11065" port: "I[0]" }
	terminal	{ cell: "LUT__11056" port: "I[2]" }
	terminal	{ cell: "LUT__11049" port: "I[0]" }
	terminal	{ cell: "LUT__11040" port: "I[2]" }
	terminal	{ cell: "LUT__11033" port: "I[0]" }
	terminal	{ cell: "LUT__11024" port: "I[2]" }
	terminal	{ cell: "LUT__11307" port: "I[3]" }
	terminal	{ cell: "LUT__11008" port: "I[2]" }
	terminal	{ cell: "LUT__11001" port: "I[0]" }
	terminal	{ cell: "LUT__11335" port: "I[3]" }
	terminal	{ cell: "LUT__10992" port: "I[2]" }
	terminal	{ cell: "LUT__11347" port: "I[3]" }
	terminal	{ cell: "LUT__10976" port: "I[2]" }
	terminal	{ cell: "LUT__10969" port: "I[0]" }
	terminal	{ cell: "LUT__10960" port: "I[2]" }
	terminal	{ cell: "LUT__11387" port: "I[0]" }
	terminal	{ cell: "LUT__10953" port: "I[0]" }
	terminal	{ cell: "LUT__10930" port: "I[3]" }
	terminal	{ cell: "LUT__10923" port: "I[2]" }
	terminal	{ cell: "LUT__10902" port: "I[3]" }
	terminal	{ cell: "LUT__10895" port: "I[2]" }
	terminal	{ cell: "LUT__10879" port: "I[2]" }
	terminal	{ cell: "LUT__10852" port: "I[2]" }
	terminal	{ cell: "LUT__10845" port: "I[0]" }
	terminal	{ cell: "LUT__10836" port: "I[2]" }
	terminal	{ cell: "LUT__10829" port: "I[0]" }
	terminal	{ cell: "LUT__10816" port: "I[2]" }
	terminal	{ cell: "LUT__10809" port: "I[2]" }
	terminal	{ cell: "LUT__13501" port: "I[3]" }
	terminal	{ cell: "LUT__10798" port: "I[2]" }
	terminal	{ cell: "LUT__13511" port: "I[3]" }
	terminal	{ cell: "LUT__13515" port: "I[3]" }
	terminal	{ cell: "LUT__13520" port: "I[2]" }
	terminal	{ cell: "LUT__10791" port: "I[2]" }
	terminal	{ cell: "LUT__13529" port: "I[3]" }
	terminal	{ cell: "LUT__10780" port: "I[2]" }
	terminal	{ cell: "LUT__13543" port: "I[3]" }
	terminal	{ cell: "LUT__13553" port: "I[3]" }
	terminal	{ cell: "LUT__10773" port: "I[2]" }
	terminal	{ cell: "LUT__13563" port: "I[3]" }
	terminal	{ cell: "LUT__13568" port: "I[3]" }
	terminal	{ cell: "LUT__13573" port: "I[3]" }
	terminal	{ cell: "LUT__10762" port: "I[2]" }
	terminal	{ cell: "LUT__10755" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/internal_register_select[6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10740" port: "I[2]" }
	terminal	{ cell: "LUT__10736" port: "I[2]" }
	terminal	{ cell: "LUT__10725" port: "I[2]" }
	terminal	{ cell: "LUT__10722" port: "I[2]" }
	terminal	{ cell: "LUT__10718" port: "I[2]" }
	terminal	{ cell: "LUT__10694" port: "I[2]" }
	terminal	{ cell: "LUT__10687" port: "I[2]" }
	terminal	{ cell: "LUT__10676" port: "I[2]" }
	terminal	{ cell: "LUT__10673" port: "I[2]" }
	terminal	{ cell: "LUT__10669" port: "I[2]" }
	terminal	{ cell: "LUT__10658" port: "I[2]" }
	terminal	{ cell: "LUT__10645" port: "I[2]" }
	terminal	{ cell: "LUT__10632" port: "I[2]" }
	terminal	{ cell: "LUT__10629" port: "I[2]" }
	terminal	{ cell: "LUT__10625" port: "I[2]" }
	terminal	{ cell: "LUT__10614" port: "I[2]" }
	terminal	{ cell: "LUT__10607" port: "I[2]" }
	terminal	{ cell: "LUT__10596" port: "I[2]" }
	terminal	{ cell: "LUT__10593" port: "I[2]" }
	terminal	{ cell: "LUT__10589" port: "I[2]" }
	terminal	{ cell: "LUT__10578" port: "I[2]" }
	terminal	{ cell: "LUT__10575" port: "I[2]" }
	terminal	{ cell: "LUT__10560" port: "I[2]" }
	terminal	{ cell: "LUT__10557" port: "I[2]" }
	terminal	{ cell: "LUT__10553" port: "I[2]" }
	terminal	{ cell: "LUT__10542" port: "I[2]" }
	terminal	{ cell: "LUT__10525" port: "I[2]" }
	terminal	{ cell: "LUT__10522" port: "I[2]" }
	terminal	{ cell: "LUT__10518" port: "I[2]" }
	terminal	{ cell: "LUT__10504" port: "I[2]" }
	terminal	{ cell: "LUT__10500" port: "I[2]" }
	terminal	{ cell: "LUT__10489" port: "I[2]" }
	terminal	{ cell: "LUT__10486" port: "I[2]" }
	terminal	{ cell: "LUT__10482" port: "I[2]" }
	terminal	{ cell: "LUT__10468" port: "I[2]" }
	terminal	{ cell: "LUT__10464" port: "I[2]" }
	terminal	{ cell: "LUT__10452" port: "I[2]" }
	terminal	{ cell: "LUT__10449" port: "I[2]" }
	terminal	{ cell: "LUT__10444" port: "I[2]" }
	terminal	{ cell: "LUT__10433" port: "I[2]" }
	terminal	{ cell: "LUT__10422" port: "I[3]" }
	terminal	{ cell: "LUT__10420" port: "I[3]" }
	terminal	{ cell: "LUT__10413" port: "I[3]" }
	terminal	{ cell: "LUT__10412" port: "I[2]" }
	terminal	{ cell: "LUT__10409" port: "I[3]" }
	terminal	{ cell: "LUT__10408" port: "I[2]" }
	terminal	{ cell: "LUT__10298" port: "I[0]" }
	terminal	{ cell: "LUT__10288" port: "I[2]" }
	terminal	{ cell: "LUT__10287" port: "I[3]" }
	terminal	{ cell: "LUT__10284" port: "I[2]" }
	terminal	{ cell: "LUT__10283" port: "I[3]" }
	terminal	{ cell: "LUT__10277" port: "I[1]" }
	terminal	{ cell: "LUT__10274" port: "I[1]" }
	terminal	{ cell: "LUT__10273" port: "I[2]" }
	terminal	{ cell: "LUT__10285" port: "I[3]" }
	terminal	{ cell: "LUT__10289" port: "I[3]" }
	terminal	{ cell: "LUT__10407" port: "I[3]" }
	terminal	{ cell: "LUT__10411" port: "I[3]" }
	terminal	{ cell: "LUT__10471" port: "I[2]" }
	terminal	{ cell: "LUT__10507" port: "I[2]" }
	terminal	{ cell: "LUT__13588" port: "I[0]" }
	terminal	{ cell: "LUT__10535" port: "I[2]" }
	terminal	{ cell: "LUT__13580" port: "I[3]" }
	terminal	{ cell: "LUT__10539" port: "I[2]" }
	terminal	{ cell: "LUT__13574" port: "I[2]" }
	terminal	{ cell: "LUT__13570" port: "I[2]" }
	terminal	{ cell: "LUT__13564" port: "I[2]" }
	terminal	{ cell: "LUT__13560" port: "I[2]" }
	terminal	{ cell: "LUT__13558" port: "I[2]" }
	terminal	{ cell: "LUT__13555" port: "I[2]" }
	terminal	{ cell: "LUT__13554" port: "I[2]" }
	terminal	{ cell: "LUT__10571" port: "I[2]" }
	terminal	{ cell: "LUT__13550" port: "I[2]" }
	terminal	{ cell: "LUT__13548" port: "I[2]" }
	terminal	{ cell: "LUT__13540" port: "I[2]" }
	terminal	{ cell: "LUT__13539" port: "I[2]" }
	terminal	{ cell: "LUT__13538" port: "I[2]" }
	terminal	{ cell: "LUT__13534" port: "I[2]" }
	terminal	{ cell: "LUT__13530" port: "I[2]" }
	terminal	{ cell: "LUT__13526" port: "I[2]" }
	terminal	{ cell: "LUT__13524" port: "I[2]" }
	terminal	{ cell: "LUT__10611" port: "I[2]" }
	terminal	{ cell: "LUT__13516" port: "I[2]" }
	terminal	{ cell: "LUT__13508" port: "I[2]" }
	terminal	{ cell: "LUT__13507" port: "I[2]" }
	terminal	{ cell: "LUT__13502" port: "I[2]" }
	terminal	{ cell: "LUT__13494" port: "I[3]" }
	terminal	{ cell: "LUT__10691" port: "I[2]" }
	terminal	{ cell: "LUT__10707" port: "I[2]" }
	terminal	{ cell: "LUT__10743" port: "I[2]" }
	terminal	{ cell: "LUT__11384" port: "I[2]" }
	terminal	{ cell: "LUT__11374" port: "I[2]" }
	terminal	{ cell: "LUT__11364" port: "I[2]" }
	terminal	{ cell: "LUT__11360" port: "I[2]" }
	terminal	{ cell: "LUT__11346" port: "I[2]" }
	terminal	{ cell: "LUT__11334" port: "I[2]" }
	terminal	{ cell: "LUT__11327" port: "I[2]" }
	terminal	{ cell: "LUT__11324" port: "I[2]" }
	terminal	{ cell: "LUT__11318" port: "I[2]" }
	terminal	{ cell: "LUT__11306" port: "I[2]" }
	terminal	{ cell: "LUT__11294" port: "I[2]" }
	terminal	{ cell: "LUT__11284" port: "I[2]" }
	terminal	{ cell: "LUT__11280" port: "I[2]" }
	terminal	{ cell: "LUT__11268" port: "I[2]" }
	terminal	{ cell: "LUT__11262" port: "I[2]" }
	terminal	{ cell: "LUT__11252" port: "I[2]" }
	terminal	{ cell: "LUT__11246" port: "I[2]" }
	terminal	{ cell: "LUT__11236" port: "I[2]" }
	terminal	{ cell: "LUT__11232" port: "I[2]" }
	terminal	{ cell: "LUT__11220" port: "I[2]" }
	terminal	{ cell: "LUT__11214" port: "I[2]" }
	terminal	{ cell: "LUT__11202" port: "I[2]" }
	terminal	{ cell: "LUT__11192" port: "I[2]" }
	terminal	{ cell: "LUT__11186" port: "I[2]" }
	terminal	{ cell: "LUT__11176" port: "I[2]" }
	terminal	{ cell: "LUT__11170" port: "I[2]" }
	terminal	{ cell: "LUT__11160" port: "I[2]" }
	terminal	{ cell: "LUT__11156" port: "I[2]" }
	terminal	{ cell: "LUT__11147" port: "I[2]" }
	terminal	{ cell: "LUT__11144" port: "I[2]" }
	terminal	{ cell: "LUT__11140" port: "I[2]" }
	terminal	{ cell: "LUT__11163" port: "I[2]" }
	terminal	{ cell: "LUT__11126" port: "I[2]" }
	terminal	{ cell: "LUT__11179" port: "I[2]" }
	terminal	{ cell: "LUT__11119" port: "I[2]" }
	terminal	{ cell: "LUT__11116" port: "I[2]" }
	terminal	{ cell: "LUT__11112" port: "I[2]" }
	terminal	{ cell: "LUT__11195" port: "I[2]" }
	terminal	{ cell: "LUT__11103" port: "I[2]" }
	terminal	{ cell: "LUT__11100" port: "I[2]" }
	terminal	{ cell: "LUT__11096" port: "I[2]" }
	terminal	{ cell: "LUT__11223" port: "I[2]" }
	terminal	{ cell: "LUT__11087" port: "I[2]" }
	terminal	{ cell: "LUT__11084" port: "I[2]" }
	terminal	{ cell: "LUT__11078" port: "I[2]" }
	terminal	{ cell: "LUT__11239" port: "I[2]" }
	terminal	{ cell: "LUT__11071" port: "I[2]" }
	terminal	{ cell: "LUT__11068" port: "I[2]" }
	terminal	{ cell: "LUT__11255" port: "I[2]" }
	terminal	{ cell: "LUT__11062" port: "I[2]" }
	terminal	{ cell: "LUT__11055" port: "I[2]" }
	terminal	{ cell: "LUT__11052" port: "I[2]" }
	terminal	{ cell: "LUT__11271" port: "I[2]" }
	terminal	{ cell: "LUT__11046" port: "I[2]" }
	terminal	{ cell: "LUT__11039" port: "I[2]" }
	terminal	{ cell: "LUT__11036" port: "I[2]" }
	terminal	{ cell: "LUT__11287" port: "I[2]" }
	terminal	{ cell: "LUT__11030" port: "I[2]" }
	terminal	{ cell: "LUT__11023" port: "I[2]" }
	terminal	{ cell: "LUT__11020" port: "I[2]" }
	terminal	{ cell: "LUT__11016" port: "I[2]" }
	terminal	{ cell: "LUT__11007" port: "I[2]" }
	terminal	{ cell: "LUT__11004" port: "I[2]" }
	terminal	{ cell: "LUT__10998" port: "I[2]" }
	terminal	{ cell: "LUT__10991" port: "I[2]" }
	terminal	{ cell: "LUT__10988" port: "I[2]" }
	terminal	{ cell: "LUT__10984" port: "I[2]" }
	terminal	{ cell: "LUT__10975" port: "I[2]" }
	terminal	{ cell: "LUT__10972" port: "I[2]" }
	terminal	{ cell: "LUT__11367" port: "I[2]" }
	terminal	{ cell: "LUT__10966" port: "I[2]" }
	terminal	{ cell: "LUT__10959" port: "I[2]" }
	terminal	{ cell: "LUT__10956" port: "I[2]" }
	terminal	{ cell: "LUT__10950" port: "I[2]" }
	terminal	{ cell: "LUT__10929" port: "I[2]" }
	terminal	{ cell: "LUT__10922" port: "I[2]" }
	terminal	{ cell: "LUT__10919" port: "I[2]" }
	terminal	{ cell: "LUT__10915" port: "I[2]" }
	terminal	{ cell: "LUT__10901" port: "I[2]" }
	terminal	{ cell: "LUT__10894" port: "I[2]" }
	terminal	{ cell: "LUT__10891" port: "I[2]" }
	terminal	{ cell: "LUT__10887" port: "I[2]" }
	terminal	{ cell: "LUT__10878" port: "I[2]" }
	terminal	{ cell: "LUT__10875" port: "I[2]" }
	terminal	{ cell: "LUT__10871" port: "I[2]" }
	terminal	{ cell: "LUT__10864" port: "I[2]" }
	terminal	{ cell: "LUT__10851" port: "I[2]" }
	terminal	{ cell: "LUT__10848" port: "I[2]" }
	terminal	{ cell: "LUT__10842" port: "I[2]" }
	terminal	{ cell: "LUT__10835" port: "I[2]" }
	terminal	{ cell: "LUT__10832" port: "I[2]" }
	terminal	{ cell: "LUT__10826" port: "I[1]" }
	terminal	{ cell: "LUT__10825" port: "I[2]" }
	terminal	{ cell: "LUT__10815" port: "I[2]" }
	terminal	{ cell: "LUT__10812" port: "I[2]" }
	terminal	{ cell: "LUT__10808" port: "I[2]" }
	terminal	{ cell: "LUT__13503" port: "I[2]" }
	terminal	{ cell: "LUT__13504" port: "I[2]" }
	terminal	{ cell: "LUT__10797" port: "I[2]" }
	terminal	{ cell: "LUT__13511" port: "I[2]" }
	terminal	{ cell: "LUT__13512" port: "I[2]" }
	terminal	{ cell: "LUT__13515" port: "I[2]" }
	terminal	{ cell: "LUT__10794" port: "I[2]" }
	terminal	{ cell: "LUT__13519" port: "I[2]" }
	terminal	{ cell: "LUT__13521" port: "I[2]" }
	terminal	{ cell: "LUT__13525" port: "I[2]" }
	terminal	{ cell: "LUT__10790" port: "I[2]" }
	terminal	{ cell: "LUT__13529" port: "I[2]" }
	terminal	{ cell: "LUT__13531" port: "I[2]" }
	terminal	{ cell: "LUT__13535" port: "I[2]" }
	terminal	{ cell: "LUT__13536" port: "I[2]" }
	terminal	{ cell: "LUT__13543" port: "I[2]" }
	terminal	{ cell: "LUT__13544" port: "I[2]" }
	terminal	{ cell: "LUT__13545" port: "I[2]" }
	terminal	{ cell: "LUT__13549" port: "I[2]" }
	terminal	{ cell: "LUT__10779" port: "I[2]" }
	terminal	{ cell: "LUT__13553" port: "I[2]" }
	terminal	{ cell: "LUT__10776" port: "I[2]" }
	terminal	{ cell: "LUT__10772" port: "I[2]" }
	terminal	{ cell: "LUT__13559" port: "I[2]" }
	terminal	{ cell: "LUT__13563" port: "I[2]" }
	terminal	{ cell: "LUT__13565" port: "I[2]" }
	terminal	{ cell: "LUT__13568" port: "I[2]" }
	terminal	{ cell: "LUT__13569" port: "I[2]" }
	terminal	{ cell: "LUT__13573" port: "I[2]" }
	terminal	{ cell: "LUT__10761" port: "I[2]" }
	terminal	{ cell: "LUT__10758" port: "I[2]" }
	terminal	{ cell: "LUT__10754" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10668" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[7]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[7]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[8]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9954" port: "I[1]" }
 }
net {
	name: "n2831"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "cin" }
 }
net {
	name: "n2833"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10644" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10657" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10624" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11566" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i12" port: "I[0]" }
	terminal	{ cell: "LUT__11627" port: "I[1]" }
 }
net {
	name: "n2806"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "cin" }
 }
net {
	name: "n2804"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i10" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i25" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i10" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i6" port: "I[0]" }
	terminal	{ cell: "LUT__11569" port: "I[0]" }
	terminal	{ cell: "LUT__11621" port: "I[1]" }
 }
net {
	name: "n2818"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11566" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i2" port: "I[0]" }
	terminal	{ cell: "LUT__11617" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[2]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[2]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[3]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9958" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[3]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9962" port: "I[2]" }
	terminal	{ cell: "LUT__9958" port: "I[3]" }
	terminal	{ cell: "LUT__9953" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10463" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10481" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/conn8[1][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[2]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_from_biu[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10418" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10443" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i1" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11383" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i4" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i19" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i4" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11359" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_p1"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_p2~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[0]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[0]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9954" port: "I[2]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[1]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[1]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9958" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff2q~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff2q"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff2q~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/axi_fsm_state[0]~FF" port: "I[2]" }
 }
net {
	name: "n2867"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11560" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10909" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync~FF" port: "I[1]" }
 }
net {
	name: "n6201"
	terminal	{ cell: "LUT__9962" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[0]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[0]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9959" port: "I[3]" }
	terminal	{ cell: "LUT__9954" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11169" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10934" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff1~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10958" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11111" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10990" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i2" port: "I[1]" }
	terminal	{ cell: "LUT__11552" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11022" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11095" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11054" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p3"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/cap_buf_read_done_p3~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11602" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11086" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[6]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "U1_PRBSGen/U1_PRBSGen/PRBSSft[7]"
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[7]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[3]~FF" port: "I[0]" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PrbsDataOut[1]~FF" port: "I[2]" }
 }
net {
	name: "n6137"
	terminal	{ cell: "LUT__9774" port: "O" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[3]~FF" port: "I[1]" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PrbsDataOut[1]~FF" port: "I[1]" }
 }
net {
	name: "U1_PRBSGen/U1_PRBSGen/PRBSSft[2]"
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[2]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[3]~FF" port: "I[2]" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PrbsDataOut[1]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_p2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_p2~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11598" port: "I[0]" }
	terminal	{ cell: "LUT__11548" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11146" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[10]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11178" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11015" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11207" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11238" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[4]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11270" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11299" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10939" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11326" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[9]~FF" port: "I[1]" }
 }
net {
	name: "U1_PRBSGen/U1_PRBSGen/PRBSSft[4]"
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[4]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9773" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[5]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/DataShift[5]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9901" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11379" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp1"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp1~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11479" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10870" port: "I[0]" }
 }
net {
	name: "n5122"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp3~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp5~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp3"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp3~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11477" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp4"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp4~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11523" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp5"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/exp5~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11477" port: "I[0]" }
 }
net {
	name: "n7362"
	terminal	{ cell: "LUT__11522" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[7]~FF" port: "I[0]" }
 }
net {
	name: "n7363"
	terminal	{ cell: "LUT__11523" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[7]~FF" port: "I[1]" }
 }
net {
	name: "n7364"
	terminal	{ cell: "LUT__11524" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[7]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[512][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[512][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[7]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__10416" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/tu_data[7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11532" port: "I[2]" }
	terminal	{ cell: "LUT__11529" port: "I[3]" }
 }
net {
	name: "n7343"
	terminal	{ cell: "LUT__11477" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[3]~FF" port: "I[0]" }
 }
net {
	name: "n7344"
	terminal	{ cell: "LUT__11478" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[3]~FF" port: "I[1]" }
 }
net {
	name: "n7345"
	terminal	{ cell: "LUT__11479" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[3]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/tu_data[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[3].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11533" port: "I[2]" }
	terminal	{ cell: "LUT__11526" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp1"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp1~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11524" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[320][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[320][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10411" port: "I[1]" }
	terminal	{ cell: "LUT__11486" port: "I[2]" }
	terminal	{ cell: "LUT__11485" port: "I[3]" }
	terminal	{ cell: "LUT__11487" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10789" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10413" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11352" port: "I[1]" }
 }
net {
	name: "U1_PRBSGen/U1_PRBSGen/PRBSSft[5]"
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[5]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9773" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din[8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11490" port: "I[1]" }
	terminal	{ cell: "LUT__11493" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10487" port: "I[0]" }
 }
net {
	name: "n3153"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i27" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[26]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[26]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9915" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i27" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10523" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11392" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10558" port: "I[0]" }
 }
net {
	name: "n3154"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i26" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[25]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[25]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9915" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i26" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10594" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11314" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10630" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11258" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10662" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11242" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10692" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp3[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11443" port: "I[0]" }
 }
net {
	name: "U1_PRBSGen/U1_PRBSGen/PRBSSft[6]"
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[6]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U1_PRBSGen/PRBSSft[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9773" port: "I[2]" }
 }
net {
	name: "n3156"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i25" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[24]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[24]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9919" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i25" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10759" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11090" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10795" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10534" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10833" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10962" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10862" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11010" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10892" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10944" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10920" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10443" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10942" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10746" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10865" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11005" port: "I[0]" }
 }
net {
	name: "n3162"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i22" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[21]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[21]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9919" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i22" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11037" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10800" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11069" port: "I[0]" }
 }
net {
	name: "n3164"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i21" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[20]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[20]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9915" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i21" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11101" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10700" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11130" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10638" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11161" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10635" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11193" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11242" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10545" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11253" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10474" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11285" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10456" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11310" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11340" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11338" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11345" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11365" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11312" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11390" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11300" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10419" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11215" port: "I[1]" }
 }
net {
	name: "U1_PRBSGen/U2_PRBSGen/PRBSSft[2]"
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[2]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[0]~FF" port: "I[0]" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9778" port: "I[0]" }
 }
net {
	name: "U1_PRBSGen/U2_PRBSGen/PRBSSft[3]"
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[3]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[0]~FF" port: "I[1]" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9778" port: "I[1]" }
 }
net {
	name: "U1_PRBSGen/U2_PRBSGen/PRBSSft[5]"
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[5]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[0]~FF" port: "I[2]" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9779" port: "I[3]" }
 }
net {
	name: "U1_PRBSGen/U2_PRBSGen/PRBSSft[0]"
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[0]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9779" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11276" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10505" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11150" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10540" port: "I[1]" }
 }
net {
	name: "n3172"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i17" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[16]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[16]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9921" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i17" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10576" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11026" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10612" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11201" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10649" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11171" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10674" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10994" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10711" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10477" port: "I[1]" }
 }
net {
	name: "U1_PRBSGen/U2_PRBSGen/PRBSSft[1]"
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[1]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9779" port: "I[1]" }
 }
net {
	name: "n3176"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i15" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[14]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[14]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9921" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10777" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10838" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10813" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11079" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10849" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10700" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10876" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10764" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10905" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10679" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10933" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10999" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10957" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10456" port: "I[0]" }
 }
net {
	name: "n6140"
	terminal	{ cell: "LUT__9780" port: "O" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[2]~FF" port: "I[0]" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[3]~FF" port: "I[0]" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[5]~FF" port: "I[0]" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PrbsDataOut[2]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10599" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11021" port: "I[1]" }
 }
net {
	name: "n3182"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i12" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[11]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[11]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9916" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11053" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10510" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11085" port: "I[1]" }
 }
net {
	name: "n3184"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i11" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[10]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[10]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9916" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11117" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13500" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11145" port: "I[1]" }
 }
net {
	name: "n7359"
	terminal	{ cell: "LUT__11514" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[6]~FF" port: "I[0]" }
 }
net {
	name: "n7360"
	terminal	{ cell: "LUT__11515" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[6]~FF" port: "I[1]" }
 }
net {
	name: "n7361"
	terminal	{ cell: "LUT__11516" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[6]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[448][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[448][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[6]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__13502" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/tu_data[6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11534" port: "I[2]" }
	terminal	{ cell: "LUT__11527" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11177" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp6"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp6~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11515" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11206" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11142" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp1"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp1~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11516" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11269" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11348" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11298" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11336" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11325" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11234" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11350" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10731" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11378" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11204" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp1"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp1~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11487" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11190" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp3"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/exp3~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11485" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10584" port: "I[1]" }
 }
net {
	name: "U1_PRBSGen/U2_PRBSGen/PRBSSft[4]"
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[4]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9779" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10653" port: "I[1]" }
 }
net {
	name: "n7346"
	terminal	{ cell: "LUT__11485" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[4]~FF" port: "I[0]" }
 }
net {
	name: "n7347"
	terminal	{ cell: "LUT__11486" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[4]~FF" port: "I[1]" }
 }
net {
	name: "n7348"
	terminal	{ cell: "LUT__11487" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[4]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/tu_data[4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[4].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11527" port: "I[1]" }
	terminal	{ cell: "LUT__11531" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11050" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[384][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[384][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10407" port: "I[0]" }
	terminal	{ cell: "LUT__11502" port: "I[0]" }
	terminal	{ cell: "LUT__11501" port: "I[2]" }
	terminal	{ cell: "LUT__11500" port: "I[3]" }
 }
net {
	name: "n3192"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i7" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[6]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9916" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10931" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__10448" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10566" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10485" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10530" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10521" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10903" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10556" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11174" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10810" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10628" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10738" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10661" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10720" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10690" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10609" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10721" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11385" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10757" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10573" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10793" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10555" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10831" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11263" port: "I[0]" }
 }
net {
	name: "U1_PRBSGen/U2_PRBSGen/PRBSSft[6]"
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[6]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9778" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11319" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10890" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11388" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10918" port: "I[0]" }
 }
net {
	name: "n824"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i2" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[1]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9914" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10941" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11282" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10971" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11247" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11003" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11215" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11035" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11250" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11067" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11031" port: "I[0]" }
 }
net {
	name: "U1_PRBSGen/U2_PRBSGen/PRBSSft[7]"
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PRBSSft[7]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U2_PRBSGen/PrbsDataOut[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9778" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11171" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11129" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11136" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11159" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11098" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11191" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11079" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11219" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11018" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11251" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11063" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11283" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10940" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11309" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10999" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10873" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11363" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11377" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11389" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10467" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10485" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10503" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10810" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10538" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10980" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10574" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11464" port: "I[0]" }
 }
net {
	name: "U1_PRBSGen/U3_PRBSGen/PRBSSft[3]"
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[3]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[0]~FF" port: "I[0]" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9787" port: "I[0]" }
 }
net {
	name: "U1_PRBSGen/U3_PRBSGen/PRBSSft[4]"
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[4]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[0]~FF" port: "I[1]" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9787" port: "I[1]" }
 }
net {
	name: "U1_PRBSGen/U3_PRBSGen/PRBSSft[7]"
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[7]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[0]~FF" port: "I[2]" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PrbsDataOut[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9787" port: "I[3]" }
 }
net {
	name: "PrbsDataOut[3]"
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PrbsDataOut[3]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[0]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrData[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__9788" port: "I[0]" }
 }
net {
	name: "U1_PRBSGen/U3_PRBSGen/PRBSSft[0]"
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[0]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9786" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10671" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10648" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10609" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10672" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10900" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10710" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10466" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10739" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10775" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13504" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10811" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10827" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10847" port: "I[1]" }
 }
net {
	name: "n5135"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp5[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp5[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp5[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11502" port: "I[1]" }
 }
net {
	name: "U1_PRBSGen/U3_PRBSGen/PRBSSft[1]"
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[1]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9786" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din[10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/dffrs_309/edb_top_inst/Mcst2MII/cap_fifo_din[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__11494" port: "I[2]" }
	terminal	{ cell: "LUT__11491" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11497" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10904" port: "I[1]" }
 }
net {
	name: "n7356"
	terminal	{ cell: "LUT__11500" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[5]~FF" port: "I[0]" }
 }
net {
	name: "n7358"
	terminal	{ cell: "LUT__11502" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/tu_data[5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11534" port: "I[0]" }
	terminal	{ cell: "LUT__11528" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10932" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10731" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10955" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11377" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10987" port: "I[1]" }
 }
net {
	name: "n7350"
	terminal	{ cell: "LUT__11491" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "I[0]" }
 }
net {
	name: "n5134"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp6[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp3[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11500" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11019" port: "I[1]" }
 }
net {
	name: "n6184"
	terminal	{ cell: "LUT__9910" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[0]~FF" port: "I[1]" }
 }
net {
	name: "n4489"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxError[2]~FF" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9908" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[0]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9907" port: "I[0]" }
	terminal	{ cell: "LUT__9904" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11051" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11349" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11083" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[64][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[64][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11444" port: "I[2]" }
	terminal	{ cell: "LUT__11443" port: "I[3]" }
	terminal	{ cell: "LUT__11445" port: "I[0]" }
	terminal	{ cell: "LUT__13584" port: "I[1]" }
 }
net {
	name: "U1_PRBSGen/U3_PRBSGen/PRBSSft[2]"
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[2]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9786" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11283" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11143" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11219" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11175" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11205" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10566" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10495" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10548" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10530" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10602" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11337" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[6]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[6]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9906" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10653" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10584" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[386][28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[386][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10874" port: "I[1]" }
 }
net {
	name: "n6143"
	terminal	{ cell: "LUT__9788" port: "O" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[3]~FF" port: "I[0]" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[4]~FF" port: "I[0]" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[7]~FF" port: "I[0]" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PrbsDataOut[3]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10640" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10477" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10439" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10682" port: "I[0]" }
 }
net {
	name: "n7352"
	terminal	{ cell: "LUT__11494" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp4[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11501" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[7]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[7]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[8]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9857" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[8]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/DataShift[8]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxError[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp1[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11498" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10749" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp6[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp6[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11501" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[5].compare_unit_inst/exp2[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11497" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10767" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11308" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10856" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10843" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10502" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[448][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[448][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10407" port: "I[1]" }
	terminal	{ cell: "LUT__11516" port: "I[2]" }
	terminal	{ cell: "LUT__11514" port: "I[3]" }
	terminal	{ cell: "LUT__11515" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10555" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10484" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10573" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10627" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10911" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[3]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "U1_PRBSGen/U3_PRBSGen/PRBSSft[5]"
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[5]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9786" port: "I[3]" }
 }
net {
	name: "n3202"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i27" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[26]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[26]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9865" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i27" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[0]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__9915" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i2" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10774" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[3]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9907" port: "I[3]" }
	terminal	{ cell: "LUT__9902" port: "I[1]" }
	terminal	{ cell: "LUT__9910" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10830" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[13]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/conn8[1][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[5]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/conn8[0][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10756" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[7]_2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/conn8[0][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11204" port: "I[0]" }
 }
net {
	name: "U1_PRBSGen/U3_PRBSGen/PRBSSft[6]"
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[6]~FF" port: "O_seq" }
	terminal	{ cell: "U1_PRBSGen/U3_PRBSGen/PRBSSft[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9787" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/RPrimitData[1]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_RearMcstDecRom/U2_McstDecode" port: "RADDR[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/RPrimitData[3]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_RearMcstDecRom/U2_McstDecode" port: "RADDR[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/RPrimitData[6]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_RearMcstDecRom/U2_McstDecode" port: "RADDR[6]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/RDecFlagStr"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U3_RearMcstDecRom/U2_McstDecode" port: "RDATA[13]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11337" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[6]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" port: "RADDR[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[8]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" port: "RADDR[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[8]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[10]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" port: "RADDR[5]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[10]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[12]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" port: "RADDR[7]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[12]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[4]_2_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" port: "RADDR[11]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[4]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/RdAdjustDir"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U1_DlmtRom" port: "RDATA[10]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/PosAdjDir~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1301" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1292" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1290" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1288" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1286" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1284" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1282" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1280" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1278" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1276" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1274" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1272" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1270" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1268" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1266" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1264" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1257" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1252" port: "I[2]" }
 }
net {
	name: "n3205"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i25" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[24]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[24]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9869" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i25" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10860" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10986" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10738" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10917" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10954" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11002" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11092" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[19]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9691" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11082" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10903" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11050" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[23]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9694" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11114" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11266" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[8]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/PRBSShift[8]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxError[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__9908" port: "I[1]" }
	terminal	{ cell: "LUT__9910" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[385][43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[385][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11099" port: "I[0]" }
 }
net {
	name: "n3209"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i23" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[22]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[22]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9869" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i23" port: "I[0]" }
 }
net {
	name: "n6179"
	terminal	{ cell: "LUT__9903" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxError[2]~FF" port: "I[2]" }
 }
net {
	name: "n6180"
	terminal	{ cell: "LUT__9904" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/U0_PRBS9Chk/RxError[2]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10951" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11218" port: "I[0]" }
 }
net {
	name: "n3237"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i9" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[8]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[8]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9867" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i9" port: "I[0]" }
 }
net {
	name: "n3211"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i22" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[21]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[21]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9869" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i22" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11228" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11362" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[16]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9688" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11276" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10537" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11293" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10447" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10466" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11345" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11305" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11190" port: "I[0]" }
 }
net {
	name: "n3217"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i19" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[18]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[18]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9870" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i19" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/TxByteClkReg[0]"
	terminal	{ cell: "U2_Mcst2MII/TxByteClkReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/TxClkEn~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/TxByteClkReg[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/TxByteClkReg[1]"
	terminal	{ cell: "U2_Mcst2MII/TxByteClkReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/TxClkEn~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11356" port: "I[0]" }
 }
net {
	name: "n3198"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i4" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[3]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9914" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10647" port: "I[1]" }
 }
net {
	name: "n3215"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i20" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[19]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[19]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9870" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i20" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11373" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10459" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11333" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10689" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10439" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10792" port: "I[1]" }
 }
net {
	name: "n3196"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i5" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[4]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9914" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11322" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/TxByteGen[0]"
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[2]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10889" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10720" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10860" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9680" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10917" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10620" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10940" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10986" port: "I[1]" }
 }
net {
	name: "n3219"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i18" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[17]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[17]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9870" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i18" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11066" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10495" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11018" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/crc_data_out[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/axi_crc_i/edb_top_inst/Mcst2MII/crc_data_out[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9699" port: "I[0]" }
	terminal	{ cell: "LUT__9681" port: "I[0]" }
	terminal	{ cell: "LUT__11409" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10767" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/TxByteGen[2]"
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/TxByteClkReg[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[2]~FF" port: "I[2]" }
 }
net {
	name: "n7325"
	terminal	{ cell: "LUT__11399" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[2]~FF" port: "I[0]" }
 }
net {
	name: "n6310"
	terminal	{ cell: "LUT__10240" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10307" port: "I[1]" }
	terminal	{ cell: "LUT__10266" port: "I[0]" }
	terminal	{ cell: "LUT__10264" port: "I[3]" }
	terminal	{ cell: "LUT__10263" port: "I[1]" }
	terminal	{ cell: "LUT__10242" port: "I[1]" }
	terminal	{ cell: "LUT__10249" port: "I[1]" }
	terminal	{ cell: "LUT__11401" port: "I[0]" }
	terminal	{ cell: "LUT__11394" port: "I[2]" }
 }
net {
	name: "n7324"
	terminal	{ cell: "LUT__11398" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[2]~FF" port: "I[2]" }
 }
net {
	name: "n6304"
	terminal	{ cell: "LUT__10234" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[2]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__10295" port: "I[2]" }
	terminal	{ cell: "LUT__10293" port: "I[2]" }
	terminal	{ cell: "LUT__10235" port: "I[1]" }
	terminal	{ cell: "LUT__10435" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/module_state[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/module_state[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10304" port: "I[2]" }
	terminal	{ cell: "LUT__10294" port: "I[2]" }
	terminal	{ cell: "LUT__10293" port: "I[3]" }
	terminal	{ cell: "LUT__10250" port: "I[1]" }
	terminal	{ cell: "LUT__10247" port: "I[1]" }
	terminal	{ cell: "LUT__10207" port: "I[2]" }
	terminal	{ cell: "LUT__9675" port: "I[0]" }
	terminal	{ cell: "LUT__9672" port: "I[1]" }
	terminal	{ cell: "LUT__9668" port: "I[0]" }
	terminal	{ cell: "LUT__11394" port: "I[1]" }
	terminal	{ cell: "LUT__11395" port: "I[2]" }
	terminal	{ cell: "LUT__11631" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11098" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11174" port: "I[1]" }
 }
net {
	name: "n3221"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i17" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[16]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[16]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9871" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i17" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10682" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10846" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10664" port: "I[1]" }
 }
net {
	name: "n3190"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i8" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[7]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9917" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11158" port: "I[1]" }
 }
net {
	name: "n7309"
	terminal	{ cell: "LUT__11380" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[62]~FF" port: "I[1]" }
 }
net {
	name: "n7508"
	terminal	{ cell: "LUT__13572" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[62]~FF" port: "I[2]" }
 }
net {
	name: "n7299"
	terminal	{ cell: "LUT__11370" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[62]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[62]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11355" port: "I[1]" }
 }
net {
	name: "n7283"
	terminal	{ cell: "LUT__11352" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[60]~FF" port: "I[1]" }
 }
net {
	name: "n7503"
	terminal	{ cell: "LUT__13567" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[60]~FF" port: "I[2]" }
 }
net {
	name: "n7273"
	terminal	{ cell: "LUT__11342" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[60]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11330" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11250" port: "I[1]" }
 }
net {
	name: "n3188"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i9" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[8]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[8]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9917" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i9" port: "I[0]" }
 }
net {
	name: "n3223"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i16" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[15]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[15]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9871" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i16" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11263" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10785" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[450][61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[450][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11362" port: "I[1]" }
 }
net {
	name: "n3225"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i15" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[14]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[14]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9871" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10749" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10803" port: "I[1]" }
 }
net {
	name: "n7246"
	terminal	{ cell: "LUT__11312" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[57]~FF" port: "I[1]" }
 }
net {
	name: "n7493"
	terminal	{ cell: "LUT__13557" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[57]~FF" port: "I[2]" }
 }
net {
	name: "n7236"
	terminal	{ cell: "LUT__11302" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[57]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11290" port: "I[1]" }
 }
net {
	name: "n7194"
	terminal	{ cell: "LUT__11256" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[53]~FF" port: "I[0]" }
 }
net {
	name: "n7187"
	terminal	{ cell: "LUT__11249" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[53]~FF" port: "I[1]" }
 }
net {
	name: "n7181"
	terminal	{ cell: "LUT__11243" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[53]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11227" port: "I[1]" }
 }
net {
	name: "n7235"
	terminal	{ cell: "LUT__11300" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[56]~FF" port: "I[1]" }
 }
net {
	name: "n7488"
	terminal	{ cell: "LUT__13552" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[56]~FF" port: "I[2]" }
 }
net {
	name: "n7225"
	terminal	{ cell: "LUT__11290" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[56]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11275" port: "I[1]" }
 }
net {
	name: "n7224"
	terminal	{ cell: "LUT__11288" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[55]~FF" port: "I[0]" }
 }
net {
	name: "n7217"
	terminal	{ cell: "LUT__11281" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[55]~FF" port: "I[1]" }
 }
net {
	name: "n7211"
	terminal	{ cell: "LUT__11275" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[55]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11259" port: "I[1]" }
 }
net {
	name: "n5145"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp3~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp5~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp5"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp5~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11514" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10883" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10843" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10697" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/TxByteGen[1]"
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/TxByteGen[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp3"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[6].compare_unit_inst/exp3~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11514" port: "I[1]" }
 }
net {
	name: "n7179"
	terminal	{ cell: "LUT__11240" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[52]~FF" port: "I[0]" }
 }
net {
	name: "n7172"
	terminal	{ cell: "LUT__11233" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[52]~FF" port: "I[1]" }
 }
net {
	name: "n7166"
	terminal	{ cell: "LUT__11227" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[52]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11211" port: "I[1]" }
 }
net {
	name: "n7149"
	terminal	{ cell: "LUT__11208" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[50]~FF" port: "I[1]" }
 }
net {
	name: "n7483"
	terminal	{ cell: "LUT__13547" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[50]~FF" port: "I[2]" }
 }
net {
	name: "n7139"
	terminal	{ cell: "LUT__11198" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[50]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11183" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10492" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10528" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13590" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11012" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10581" port: "I[0]" }
 }
net {
	name: "n3229"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i13" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[12]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[12]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9867" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10563" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10638" port: "I[0]" }
 }
net {
	name: "n7123"
	terminal	{ cell: "LUT__11180" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[48]~FF" port: "I[0]" }
 }
net {
	name: "n7116"
	terminal	{ cell: "LUT__11173" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[48]~FF" port: "I[1]" }
 }
net {
	name: "n7110"
	terminal	{ cell: "LUT__11167" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[48]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11151" port: "I[1]" }
 }
net {
	name: "n7108"
	terminal	{ cell: "LUT__11164" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[47]~FF" port: "I[0]" }
 }
net {
	name: "n7101"
	terminal	{ cell: "LUT__11157" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[47]~FF" port: "I[1]" }
 }
net {
	name: "n7095"
	terminal	{ cell: "LUT__11151" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[47]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11135" port: "I[1]" }
 }
net {
	name: "n3180"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i13" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[12]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[12]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9917" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i13" port: "I[0]" }
 }
net {
	name: "n6902"
	terminal	{ cell: "LUT__10944" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[33]~FF" port: "I[1]" }
 }
net {
	name: "n7473"
	terminal	{ cell: "LUT__13537" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[33]~FF" port: "I[2]" }
 }
net {
	name: "n6895"
	terminal	{ cell: "LUT__10937" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[33]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10925" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11031" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10746" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10821" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10728" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10635" port: "I[0]" }
 }
net {
	name: "n7067"
	terminal	{ cell: "LUT__11120" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[44]~FF" port: "I[0]" }
 }
net {
	name: "n7060"
	terminal	{ cell: "LUT__11113" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[44]~FF" port: "I[1]" }
 }
net {
	name: "n7054"
	terminal	{ cell: "LUT__11107" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[44]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11091" port: "I[1]" }
 }
net {
	name: "n7007"
	terminal	{ cell: "LUT__11056" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[40]~FF" port: "I[0]" }
 }
net {
	name: "n7000"
	terminal	{ cell: "LUT__11049" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[40]~FF" port: "I[1]" }
 }
net {
	name: "n6994"
	terminal	{ cell: "LUT__11043" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[40]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11027" port: "I[1]" }
 }
net {
	name: "n7052"
	terminal	{ cell: "LUT__11104" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[43]~FF" port: "I[0]" }
 }
net {
	name: "n7045"
	terminal	{ cell: "LUT__11097" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[43]~FF" port: "I[1]" }
 }
net {
	name: "n7039"
	terminal	{ cell: "LUT__11091" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[43]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11075" port: "I[1]" }
 }
net {
	name: "n7037"
	terminal	{ cell: "LUT__11088" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[42]~FF" port: "I[0]" }
 }
net {
	name: "n7030"
	terminal	{ cell: "LUT__11081" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[42]~FF" port: "I[1]" }
 }
net {
	name: "n7024"
	terminal	{ cell: "LUT__11075" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[42]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11059" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10854" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[322][20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[322][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10741" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10907" port: "I[0]" }
 }
net {
	name: "n3233"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i11" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[10]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[10]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9866" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10881" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11208" port: "I[0]" }
 }
net {
	name: "n6151"
	terminal	{ cell: "LUT__9808" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[8]~FF" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[4]~FF" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[7]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[7]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[8]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9806" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[8]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[8]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[0]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxError[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__9806" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10962" port: "I[0]" }
 }
net {
	name: "n6992"
	terminal	{ cell: "LUT__11040" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[39]~FF" port: "I[0]" }
 }
net {
	name: "n6985"
	terminal	{ cell: "LUT__11033" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[39]~FF" port: "I[1]" }
 }
net {
	name: "n6979"
	terminal	{ cell: "LUT__11027" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[39]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11011" port: "I[1]" }
 }
net {
	name: "n6962"
	terminal	{ cell: "LUT__11008" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[37]~FF" port: "I[0]" }
 }
net {
	name: "n6955"
	terminal	{ cell: "LUT__11001" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[37]~FF" port: "I[1]" }
 }
net {
	name: "n6949"
	terminal	{ cell: "LUT__10995" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[37]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10979" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11010" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11042" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11058" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11210" port: "I[0]" }
 }
net {
	name: "n3235"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i10" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[9]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[9]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9866" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11134" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11136" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11106" port: "I[0]" }
 }
net {
	name: "n6932"
	terminal	{ cell: "LUT__10976" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[35]~FF" port: "I[0]" }
 }
net {
	name: "n6925"
	terminal	{ cell: "LUT__10969" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[35]~FF" port: "I[1]" }
 }
net {
	name: "n6919"
	terminal	{ cell: "LUT__10963" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[35]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10947" port: "I[1]" }
 }
net {
	name: "n6917"
	terminal	{ cell: "LUT__10960" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[34]~FF" port: "I[0]" }
 }
net {
	name: "n6910"
	terminal	{ cell: "LUT__10953" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[34]~FF" port: "I[1]" }
 }
net {
	name: "n6904"
	terminal	{ cell: "LUT__10947" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[34]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10937" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11247" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10823" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/RxRight[0]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxRight[0]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/PrbsRight~FF" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/RxRight[1]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxRight[1]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/PrbsRight~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/RxRight[3]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxRight[3]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/PrbsRight~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11305" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10944" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11258" port: "I[0]" }
 }
net {
	name: "n6883"
	terminal	{ cell: "LUT__10923" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[31]~FF" port: "I[0]" }
 }
net {
	name: "n6876"
	terminal	{ cell: "LUT__10916" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[31]~FF" port: "I[1]" }
 }
net {
	name: "n6870"
	terminal	{ cell: "LUT__10910" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[31]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10897" port: "I[1]" }
 }
net {
	name: "n6868"
	terminal	{ cell: "LUT__10907" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[30]~FF" port: "I[1]" }
 }
net {
	name: "n7464"
	terminal	{ cell: "LUT__13528" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[30]~FF" port: "I[2]" }
 }
net {
	name: "n6858"
	terminal	{ cell: "LUT__10897" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[30]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10882" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11319" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11385" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11352" port: "I[0]" }
 }
net {
	name: "n3168"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i19" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[18]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[18]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9920" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i19" port: "I[0]" }
 }
net {
	name: "n3239"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i8" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[7]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9867" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10492" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[66][56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[66][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11293" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13499" port: "I[0]" }
 }
net {
	name: "n7459"
	terminal	{ cell: "LUT__13522" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[27]~FF" port: "I[0]" }
 }
net {
	name: "n7457"
	terminal	{ cell: "LUT__13520" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[27]~FF" port: "I[1]" }
 }
net {
	name: "n6818"
	terminal	{ cell: "LUT__10855" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[27]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10839" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp1[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11442" port: "I[3]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[6]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[6]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9807" port: "I[3]" }
 }
net {
	name: "n6801"
	terminal	{ cell: "LUT__10836" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[25]~FF" port: "I[0]" }
 }
net {
	name: "n6794"
	terminal	{ cell: "LUT__10829" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[25]~FF" port: "I[1]" }
 }
net {
	name: "n6787"
	terminal	{ cell: "LUT__10822" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[25]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10528" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10617" port: "I[1]" }
 }
net {
	name: "n3241"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i7" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[6]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9866" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i7" port: "I[0]" }
 }
net {
	name: "n5100"
	terminal	{ cell: "LUT__11440" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp5[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11445" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[513][32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[513][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10935" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10581" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10599" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp4[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11444" port: "I[1]" }
 }
net {
	name: "n6751"
	terminal	{ cell: "LUT__10783" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[22]~FF" port: "I[2]" }
 }
net {
	name: "n6749"
	terminal	{ cell: "LUT__10781" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[22]~FF" port: "I[3]" }
 }
net {
	name: "n6717"
	terminal	{ cell: "LUT__10747" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[20]~FF" port: "I[2]" }
 }
net {
	name: "n6715"
	terminal	{ cell: "LUT__10745" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[20]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp1[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11442" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10728" port: "I[1]" }
 }
net {
	name: "n3243"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i6" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[5]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9867" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10644" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[128][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[128][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10406" port: "I[0]" }
	terminal	{ cell: "LUT__11454" port: "I[2]" }
	terminal	{ cell: "LUT__11453" port: "I[3]" }
	terminal	{ cell: "LUT__11455" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10764" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10838" port: "I[1]" }
 }
net {
	name: "n7455"
	terminal	{ cell: "LUT__13517" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[18]~FF" port: "I[1]" }
 }
net {
	name: "n6672"
	terminal	{ cell: "LUT__10701" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[18]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[17]~FF" port: "I[1]" }
 }
net {
	name: "n6670"
	terminal	{ cell: "LUT__10698" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[17]~FF" port: "I[2]" }
 }
net {
	name: "n6668"
	terminal	{ cell: "LUT__10696" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[17]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10481" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10973" port: "I[0]" }
 }
net {
	name: "n3160"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i23" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[22]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[22]"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/RightCnt[22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9919" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i23" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10935" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10994" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10909" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10432" port: "I[1]" }
 }
net {
	name: "n7449"
	terminal	{ cell: "LUT__13509" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[14]~FF" port: "I[1]" }
 }
net {
	name: "n6612"
	terminal	{ cell: "LUT__10639" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[14]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11274" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[4]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[4]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__9807" port: "I[0]" }
	terminal	{ cell: "LUT__9801" port: "I[0]" }
 }
net {
	name: "n4389"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxError[0]~FF" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[0]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__9808" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[0]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9806" port: "I[2]" }
	terminal	{ cell: "LUT__9802" port: "I[1]" }
 }
net {
	name: "n6593"
	terminal	{ cell: "LUT__10618" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[12]~FF" port: "I[2]" }
 }
net {
	name: "n6591"
	terminal	{ cell: "LUT__10616" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[12]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][39]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11026" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11106" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11074" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10552" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10517" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11210" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11042" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11134" port: "I[1]" }
 }
net {
	name: "n6542"
	terminal	{ cell: "LUT__10564" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[9]~FF" port: "I[2]" }
 }
net {
	name: "n6540"
	terminal	{ cell: "LUT__10562" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[9]~FF" port: "I[3]" }
 }
net {
	name: "n6508"
	terminal	{ cell: "LUT__10528" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[7]~FF" port: "I[1]" }
 }
net {
	name: "n6507"
	terminal	{ cell: "LUT__10527" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[7]~FF" port: "I[2]" }
 }
net {
	name: "n6492"
	terminal	{ cell: "LUT__10512" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[7]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10494" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10723" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11226" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10624" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_imdt_p2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11598" port: "I[1]" }
	terminal	{ cell: "LUT__11572" port: "I[1]" }
	terminal	{ cell: "LUT__11548" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10657" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11312" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10706" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11300" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[514][50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[514][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11208" port: "I[1]" }
 }
net {
	name: "n6457"
	terminal	{ cell: "LUT__10474" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[4]~FF" port: "I[1]" }
 }
net {
	name: "n6456"
	terminal	{ cell: "LUT__10473" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[4]~FF" port: "I[2]" }
 }
net {
	name: "n6441"
	terminal	{ cell: "LUT__10458" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[4]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10438" port: "I[1]" }
 }
net {
	name: "n2875"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i16" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[15]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10230" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/word_count[15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10238" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i16" port: "I[0]" }
 }
net {
	name: "n6440"
	terminal	{ cell: "LUT__10456" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[3]~FF" port: "I[1]" }
 }
net {
	name: "n6438"
	terminal	{ cell: "LUT__10454" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[3]~FF" port: "I[2]" }
 }
net {
	name: "n6422"
	terminal	{ cell: "LUT__10438" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[3]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[2]~FF" port: "I[1]" }
 }
net {
	name: "n6421"
	terminal	{ cell: "LUT__10436" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[2]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_out_shift_reg[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/data_out_shift_reg[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10404" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[321][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[321][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10450" port: "I[0]" }
 }
net {
	name: "n6163"
	terminal	{ cell: "LUT__9854" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxError[1]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_p1[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10899" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[2]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[2]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9806" port: "I[3]" }
 }
net {
	name: "n2876"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i15" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10230" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/word_count[14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10238" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i15" port: "I[0]" }
 }
net {
	name: "n2880"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10231" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/word_count[12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10238" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp3"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp3~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11522" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10824" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp6"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[7].compare_unit_inst/exp6~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11523" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[7]~FF" port: "I[1]" }
 }
net {
	name: "n6172"
	terminal	{ cell: "LUT__9868" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxRight[1]~FF" port: "I[0]" }
 }
net {
	name: "n6173"
	terminal	{ cell: "LUT__9869" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxRight[1]~FF" port: "I[1]" }
 }
net {
	name: "n6174"
	terminal	{ cell: "LUT__9870" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxRight[1]~FF" port: "I[2]" }
 }
net {
	name: "n6175"
	terminal	{ cell: "LUT__9871" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxRight[1]~FF" port: "I[3]" }
 }
net {
	name: "n4438"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/U0_PRBS9Chk/RxRight[1]~FF" port: "O" }
	terminal	{ cell: "LUT__9873" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp2"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[1].compare_unit_inst/exp2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__11455" port: "I[1]" }
 }
net {
	name: "n7376"
	terminal	{ cell: "LUT__11537" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/trigger_unit_inst/edb_top_inst/Mcst2MII/tu_trigger~FF" port: "I[0]" }
 }
net {
	name: "n7377"
	terminal	{ cell: "LUT__11538" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/trigger_unit_inst/edb_top_inst/Mcst2MII/tu_trigger~FF" port: "I[1]" }
 }
net {
	name: "n7375"
	terminal	{ cell: "LUT__11536" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/trigger_unit_inst/edb_top_inst/Mcst2MII/tu_trigger~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/tu_trigger"
	terminal	{ cell: "edb_top_inst/Mcst2MII/trigger_unit_inst/edb_top_inst/Mcst2MII/tu_trigger~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11572" port: "I[0]" }
 }
net {
	name: "n2884"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10231" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/word_count[10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10239" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i11" port: "I[0]" }
 }
net {
	name: "n2886"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10230" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/word_count[9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10239" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/opcode[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10243" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[1]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[1]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9807" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11351" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10949" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10588" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10927" port: "I[0]" }
 }
net {
	name: "n2892"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10228" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/word_count[6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10236" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i7" port: "I[0]" }
 }
net {
	name: "n2900"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10229" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/word_count[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10237" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i3" port: "I[0]" }
 }
net {
	name: "n2894"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10229" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/word_count[5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10236" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i6" port: "I[0]" }
 }
net {
	name: "n2896"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10229" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/word_count[4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10236" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i5" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[5]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[5]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9859" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_cu[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/cap_fifo_din_tu[9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11139" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[0]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[0]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9802" port: "I[0]" }
 }
net {
	name: "n2902"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10228" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/word_count[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/word_count[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10237" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i2" port: "I[0]" }
 }
net {
	name: "n2905"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[4]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/bit_count[4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10245" port: "I[1]" }
	terminal	{ cell: "LUT__9671" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11118" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[0]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/RightCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__9865" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i2" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[6]"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[6]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/PRBSShift[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9858" port: "I[3]" }
 }
net {
	name: "n7398"
	terminal	{ cell: "LUT__11562" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][0]~FF" port: "I[0]" }
 }
net {
	name: "n7409"
	terminal	{ cell: "LUT__11573" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[0][0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/register_conn[0][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10278" port: "I[1]" }
	terminal	{ cell: "LUT__11628" port: "I[0]" }
	terminal	{ cell: "LUT__11614" port: "I[2]" }
	terminal	{ cell: "LUT__11612" port: "I[0]" }
	terminal	{ cell: "LUT__11598" port: "I[2]" }
	terminal	{ cell: "LUT__11597" port: "I[3]" }
	terminal	{ cell: "LUT__11560" port: "I[2]" }
	terminal	{ cell: "LUT__11548" port: "I[3]" }
	terminal	{ cell: "LUT__11541" port: "I[2]" }
	terminal	{ cell: "LUT__11573" port: "I[2]" }
	terminal	{ cell: "LUT__11601" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11077" port: "I[0]" }
 }
net {
	name: "n2871"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i3" port: "I[0]" }
	terminal	{ cell: "LUT__11550" port: "I[0]" }
 }
net {
	name: "n2909"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[2]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/bit_count[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10244" port: "I[2]" }
	terminal	{ cell: "LUT__9670" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i3" port: "I[0]" }
 }
net {
	name: "n1238"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[1]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/bit_count[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/bit_count[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10244" port: "I[1]" }
	terminal	{ cell: "LUT__9670" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i2" port: "I[0]" }
 }
net {
	name: "n2873"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i2" port: "I[0]" }
	terminal	{ cell: "LUT__11556" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10788" port: "I[0]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[5]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[5]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/PRBSShift[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9808" port: "I[1]" }
 }
net {
	name: "n2844"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i17" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[16]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11549" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i17" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/opcode[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/opcode[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10243" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff1"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/str_sync_wbff2~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11200" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i3" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11231" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11292" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[65][33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[65][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__13589" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11279" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11304" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11332" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11317" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11564" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i10" port: "I[0]" }
	terminal	{ cell: "LUT__11625" port: "I[1]" }
 }
net {
	name: "n2808"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "cin" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[0]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__9816" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i2" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[3]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[3]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[4]~FF" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/DataShift[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__9953" port: "I[2]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[4]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/PRBSShift[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9962" port: "I[1]" }
	terminal	{ cell: "LUT__9958" port: "I[2]" }
	terminal	{ cell: "LUT__9953" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/row_addr[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i7" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_from_biu[5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10476" port: "I[3]" }
 }
net {
	name: "n2863"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i7" port: "I[0]" }
	terminal	{ cell: "LUT__11555" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10431" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[0]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__9967" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i2" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11613" port: "I[1]" }
	terminal	{ cell: "LUT__11571" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/data_from_biu[7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/edb_top_inst/Mcst2MII/data_from_biu[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10512" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10534" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10517" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10606" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11620" port: "I[1]" }
	terminal	{ cell: "LUT__11564" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11565" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i11" port: "I[0]" }
	terminal	{ cell: "LUT__11626" port: "I[1]" }
 }
net {
	name: "n6206"
	terminal	{ cell: "LUT__9970" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxRight[3]~FF" port: "I[0]" }
 }
net {
	name: "n6207"
	terminal	{ cell: "LUT__9971" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxRight[3]~FF" port: "I[1]" }
 }
net {
	name: "n6208"
	terminal	{ cell: "LUT__9972" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxRight[3]~FF" port: "I[2]" }
 }
net {
	name: "n6209"
	terminal	{ cell: "LUT__9973" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxRight[3]~FF" port: "I[3]" }
 }
net {
	name: "n4537"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/U0_PRBS9Chk/RxRight[3]~FF" port: "O" }
	terminal	{ cell: "LUT__9975" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10735" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10717" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11613" port: "I[2]" }
	terminal	{ cell: "LUT__11571" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10622" port: "I[1]" }
	terminal	{ cell: "LUT__11547" port: "I[1]" }
	terminal	{ cell: "LUT__11555" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10771" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10807" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/internal_register_select[4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/internal_register_select[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10270" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10841" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10824" port: "I[1]" }
 }
net {
	name: "n872"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i2" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[1]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9966" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10532" port: "I[1]" }
	terminal	{ cell: "LUT__11550" port: "I[1]" }
	terminal	{ cell: "LUT__11546" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10715" port: "I[1]" }
	terminal	{ cell: "LUT__11550" port: "I[3]" }
	terminal	{ cell: "LUT__11542" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10927" port: "I[1]" }
 }
net {
	name: "n3151"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i3" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[2]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9966" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_pos[12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_pos[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10704" port: "I[1]" }
	terminal	{ cell: "LUT__11558" port: "I[1]" }
	terminal	{ cell: "LUT__11543" port: "I[3]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[2]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10206" port: "I[1]" }
	terminal	{ cell: "LUT__10043" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i3" port: "I[0]" }
 }
net {
	name: "n3145"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i6" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[5]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9969" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11061" port: "I[1]" }
 }
net {
	name: "n7340"
	terminal	{ cell: "LUT__11465" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[2]~FF" port: "I[0]" }
 }
net {
	name: "n7342"
	terminal	{ cell: "LUT__11467" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[192][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[192][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[2]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__10429" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/tu_data[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/edb_top_inst/Mcst2MII/tu_data[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11533" port: "I[0]" }
	terminal	{ cell: "LUT__11526" port: "I[1]" }
 }
net {
	name: "n6156"
	terminal	{ cell: "LUT__9819" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxRight[0]~FF" port: "I[0]" }
 }
net {
	name: "n6157"
	terminal	{ cell: "LUT__9820" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxRight[0]~FF" port: "I[1]" }
 }
net {
	name: "n6158"
	terminal	{ cell: "LUT__9821" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxRight[0]~FF" port: "I[2]" }
 }
net {
	name: "n6159"
	terminal	{ cell: "LUT__9822" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxRight[0]~FF" port: "I[3]" }
 }
net {
	name: "n4388"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxRight[0]~FF" port: "O" }
	terminal	{ cell: "LUT__9824" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][29]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10893" port: "I[1]" }
 }
net {
	name: "n6381"
	terminal	{ cell: "LUT__10368" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[24]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11185" port: "I[1]" }
 }
net {
	name: "n3141"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i8" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[7]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9969" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10850" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10559" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10760" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10693" port: "I[1]" }
 }
net {
	name: "n6377"
	terminal	{ cell: "LUT__10360" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[20]~FF" port: "I[0]" }
 }
net {
	name: "n6373"
	terminal	{ cell: "LUT__10352" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[16]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11261" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][25]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10834" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11304" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[8]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/DataShift[8]~FF" port: "O_seq" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxError[0]~FF" port: "I[1]" }
 }
net {
	name: "n6147"
	terminal	{ cell: "LUT__9803" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/U0_PRBS9Chk/RxError[0]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11359" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[130][60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[130][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11344" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11339" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11391" port: "I[0]" }
 }
net {
	name: "n2950"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10223" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i12" port: "I[0]" }
 }
net {
	name: "n2966"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10225" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[129][54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[129][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11261" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11299" port: "I[0]" }
 }
net {
	name: "n2962"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10225" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i6" port: "I[0]" }
 }
net {
	name: "n3131"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i13" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[12]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[12]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9969" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11162" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10877" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__13581" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp2[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11463" port: "I[0]" }
 }
net {
	name: "n49"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i2" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[1]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9815" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11307" port: "I[0]" }
 }
net {
	name: "n3129"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i14" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[13]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[13]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9972" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11335" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11347" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10712" port: "I[0]" }
 }
net {
	name: "DataContCnt[22]"
	terminal	{ cell: "DataContCnt[22]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[22]~FF" port: "I[0]" }
 }
net {
	name: "n3458"
	terminal	{ cell: "DataContCnt[21]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[22]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10498" port: "I[0]" }
 }
net {
	name: "DataContCnt[21]"
	terminal	{ cell: "DataContCnt[21]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[21]~FF" port: "I[0]" }
 }
net {
	name: "DataContCnt[19]"
	terminal	{ cell: "DataContCnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[19]~FF" port: "I[0]" }
 }
net {
	name: "n3464"
	terminal	{ cell: "DataContCnt[18]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[19]~FF" port: "cin" }
 }
net {
	name: "n2958"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[7]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10222" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10778" port: "I[0]" }
 }
net {
	name: "n3125"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i16" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[15]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[15]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9973" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i16" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[16]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[16]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1153" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n349"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[15]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[16]~FF" port: "cin" }
 }
net {
	name: "n3298"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i3" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[2]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9815" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i3" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__222" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__221" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__220" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__219" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__222" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__221" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__220" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__219" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/n91"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__215" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrAddrCnt[0]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10631" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10488" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10577" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10506" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10760" port: "I[0]" }
 }
net {
	name: "LedFlashCnt[6]"
	terminal	{ cell: "LedFlashCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[6]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10667" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11127" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[22]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[22]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[22]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1152" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[2]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1163" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1160" port: "I[2]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10752" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[15]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__272" port: "I[1]" }
 }
net {
	name: "n3296"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i4" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[3]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9815" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10906" port: "I[1]" }
 }
net {
	name: "LedFlashCnt[14]"
	terminal	{ cell: "LedFlashCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[14]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10863" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][20]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10742" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][22]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10778" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10724" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10712" port: "I[1]" }
 }
net {
	name: "LedFlashCnt[9]"
	terminal	{ cell: "LedFlashCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[9]~FF" port: "I[0]" }
 }
net {
	name: "n3294"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i5" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[4]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9815" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i5" port: "I[0]" }
 }
net {
	name: "n6375"
	terminal	{ cell: "LUT__10356" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[18]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10595" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10577" port: "I[1]" }
 }
net {
	name: "n2946"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10223" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i14" port: "I[0]" }
 }
net {
	name: "n2944"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i15" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10225" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10421" port: "I[1]" }
 }
net {
	name: "n2948"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10223" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i13" port: "I[0]" }
 }
net {
	name: "n2968"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[2]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10224" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i3" port: "I[0]" }
 }
net {
	name: "n3292"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i6" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[5]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9818" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11351" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11311" port: "I[0]" }
 }
net {
	name: "n2956"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10222" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i9" port: "I[0]" }
 }
net {
	name: "LedFlashCnt[4]"
	terminal	{ cell: "LedFlashCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LedFlashCnt[4]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11238" port: "I[0]" }
 }
net {
	name: "n2964"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[4]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10225" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11178" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11006" port: "I[0]" }
 }
net {
	name: "n3290"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i7" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[6]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9817" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11386" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][40]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11054" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10958" port: "I[0]" }
 }
net {
	name: "jtag_inst1_TDI"
	terminal	{ cell: "jtag_inst1_TDI" port: "inpad" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[81]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__10173" port: "I[1]" }
	terminal	{ cell: "LUT__11409" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][32]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10934" port: "I[0]" }
 }
net {
	name: "n3354"
	terminal	{ cell: "sub_6/add_2/i3" port: "O" }
	terminal	{ cell: "TxDataLenCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "TxDataLenCnt[2]"
	terminal	{ cell: "TxDataLenCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9748" port: "I[2]" }
	terminal	{ cell: "sub_6/add_2/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][31]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10921" port: "I[0]" }
 }
net {
	name: "n3350"
	terminal	{ cell: "sub_6/add_2/i5" port: "O" }
	terminal	{ cell: "TxDataLenCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "TxDataLenCnt[4]"
	terminal	{ cell: "TxDataLenCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9747" port: "I[0]" }
	terminal	{ cell: "sub_6/add_2/i5" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[20]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[20]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[20]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1152" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n341"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[19]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[20]~FF" port: "cin" }
 }
net {
	name: "n3288"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i8" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[7]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9818" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][27]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10863" port: "I[0]" }
 }
net {
	name: "n3342"
	terminal	{ cell: "sub_6/add_2/i9" port: "O" }
	terminal	{ cell: "TxDataLenCnt[8]~FF" port: "I[1]" }
 }
net {
	name: "TxDataLenCnt[8]"
	terminal	{ cell: "TxDataLenCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9745" port: "I[0]" }
	terminal	{ cell: "sub_6/add_2/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[257][23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[257][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10796" port: "I[0]" }
 }
net {
	name: "n3338"
	terminal	{ cell: "sub_6/add_2/i11" port: "O" }
	terminal	{ cell: "TxDataLenCnt[10]~FF" port: "I[1]" }
 }
net {
	name: "TxDataLenCnt[10]"
	terminal	{ cell: "TxDataLenCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9745" port: "I[2]" }
	terminal	{ cell: "sub_6/add_2/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[54]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11264" port: "I[3]" }
 }
net {
	name: "n3334"
	terminal	{ cell: "sub_6/add_2/i13" port: "O" }
	terminal	{ cell: "TxDataLenCnt[12]~FF" port: "I[1]" }
 }
net {
	name: "TxDataLenCnt[12]"
	terminal	{ cell: "TxDataLenCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9746" port: "I[1]" }
	terminal	{ cell: "sub_6/add_2/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11216" port: "I[3]" }
 }
net {
	name: "n3330"
	terminal	{ cell: "sub_6/add_2/i15" port: "O" }
	terminal	{ cell: "TxDataLenCnt[14]~FF" port: "I[1]" }
 }
net {
	name: "TxDataLenCnt[14]"
	terminal	{ cell: "TxDataLenCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9746" port: "I[3]" }
	terminal	{ cell: "sub_6/add_2/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[52]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11229" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11203" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__207" port: "I[0]" }
 }
net {
	name: "DataContCnt[18]"
	terminal	{ cell: "DataContCnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[18]~FF" port: "I[0]" }
 }
net {
	name: "n3254"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i25" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[24]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[24]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9820" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i25" port: "I[0]" }
 }
net {
	name: "n3286"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i9" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[8]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[8]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9818" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[48]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11172" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_trig_mask[46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_trig_mask[46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11137" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrEn_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoWrEn~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__222" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__221" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__220" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__219" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__215" port: "I[1]" }
 }
net {
	name: "DataContCnt[16]"
	terminal	{ cell: "DataContCnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[16]~FF" port: "I[0]" }
 }
net {
	name: "n3470"
	terminal	{ cell: "DataContCnt[15]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[16]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[5]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__272" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[3]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1163" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[7]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__276" port: "I[0]" }
 }
net {
	name: "DataContCnt[15]"
	terminal	{ cell: "DataContCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[15]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[9]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__280" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNrzFlagReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1168" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[11]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[24]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[24]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[24]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1157" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[13]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1157" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n379"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[0]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[1]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n377"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[2]~FF" port: "cin" }
 }
net {
	name: "n3284"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i10" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[9]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[9]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9817" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[1]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp1[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11463" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[17]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[17]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__276" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[15]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1154" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[19]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[19]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__280" port: "I[1]" }
 }
net {
	name: "DataContCnt[13]"
	terminal	{ cell: "DataContCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[13]~FF" port: "I[0]" }
 }
net {
	name: "n3476"
	terminal	{ cell: "DataContCnt[12]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[13]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[7]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1150" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n365"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[7]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[8]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[1]~FF" port: "I[0]" }
 }
net {
	name: "n5113"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp3[0]~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp6[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp6[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp6[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11466" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[3]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/FifoDataBuff[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[3]~FF" port: "I[0]" }
 }
net {
	name: "n7337"
	terminal	{ cell: "LUT__11460" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp4[0]~FF" port: "I[0]" }
 }
net {
	name: "n5114"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp4[0]~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp5[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp4[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp4[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11466" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/InMiiDataEnReg[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/InMiiDataEnReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__209" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[5]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1151" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/n139_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__274" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[1]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11331" port: "I[1]" }
 }
net {
	name: "n3282"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i11" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[10]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[10]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9817" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11382" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][61]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11358" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n866_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1632" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[3]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][57]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11303" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/TxNibbCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__207" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n773_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1159" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkCnt[0]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n775_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1161" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11291" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxClkCnt[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxNibbEn~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1305" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n863_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1626" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxData[0]~FF" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n268"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i5" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[4]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n281"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i5" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[4]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i5" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i5" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1245" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1242" port: "I[0]" }
 }
net {
	name: "n3280"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i12" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[11]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[11]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9817" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i12" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[16]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[16]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1628" port: "I[1]" }
 }
net {
	name: "DataContCnt[8]"
	terminal	{ cell: "DataContCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[8]~FF" port: "I[0]" }
 }
net {
	name: "n3486"
	terminal	{ cell: "DataContCnt[7]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[8]~FF" port: "cin" }
 }
net {
	name: "n3484"
	terminal	{ cell: "DataContCnt[8]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[9]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1157" port: "I[0]" }
 }
net {
	name: "RxMcstLink_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1158" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__11654" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n778_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1176" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[4]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n781_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1179" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[0]~FF" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[0]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[0]~FF" port: "I[1]" }
 }
net {
	name: "DataContCnt[7]"
	terminal	{ cell: "DataContCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[7]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n780_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1178" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1179" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n788_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1188" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[2]~FF" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n789_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1189" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[2]~FF" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[2]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[6]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1628" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n794_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1196" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[4]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[8]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/WrAddrSync_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/WrAddrSync~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1331" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n787_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1187" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[6]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtn[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1229" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1217" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1188" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n862"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1625" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[14]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[10]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n798_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1202" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[6]~FF" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n799_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1203" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[6]~FF" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1338" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1337" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1336" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1335" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n612"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1331" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[1]~FF" port: "CE" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n804_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1210" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[8]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[12]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[4]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[4]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[4]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[4]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i5" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i5" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1318" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1249" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n192"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[4]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[5]~FF" port: "cin" }
 }
net {
	name: "n3278"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i13" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[12]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[12]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9818" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i13" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n240"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i6" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n853_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1326" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[5]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i6" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i6" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1326" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1318" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1249" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n814_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1224" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[12]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[16]~FF" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n260"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i2" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n175"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i2" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i2" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i2" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1319" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1250" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n817_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1229" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[14]~FF" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n819_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1231" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[14]~FF" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[14]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[14]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[7]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[7]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkOutEn~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/SmthClk~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n822_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1236" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[16]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n823_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1237" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[16]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[16]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[16]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[16]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkOutEn_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkOutEn~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1326" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1317" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n828_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1245" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltError~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11014" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n447"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1247" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[1]~FF" port: "CE" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n56"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i1" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[0]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n183"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i1" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i1" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i1" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1319" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1250" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[0]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DlmtPosRtnReg[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[0]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n180_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[0]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[1]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1252" port: "I[1]" }
 }
net {
	name: "n3276"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i14" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[13]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[13]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9821" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10938" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1301" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1257" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/DelimitPos[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/DelimitPos[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1624" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1622" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1620" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1260" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1240" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1239" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1237" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1236" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1234" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1233" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1231" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1226" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1223" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1220" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1219" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1212" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1209" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1206" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1205" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1201" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1198" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1195" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1193" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1192" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1191" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1189" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1187" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1186" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1185" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1184" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1182" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1181" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1179" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1176" port: "I[2]" }
 }
net {
	name: "DataContCnt[3]"
	terminal	{ cell: "DataContCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "n3496"
	terminal	{ cell: "DataContCnt[2]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[3]~FF" port: "cin" }
 }
net {
	name: "n3494"
	terminal	{ cell: "DataContCnt[3]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[4]~FF" port: "cin" }
 }
net {
	name: "RxMcstData[4]"
	terminal	{ cell: "RxMcstData[4]" port: "inpad" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[3]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1623" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1181" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1178" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10869" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][26]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10840" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[2]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1266" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1252" port: "I[0]" }
 }
net {
	name: "RxMcstData[2]"
	terminal	{ cell: "RxMcstData[2]" port: "inpad" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[4]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[3]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1270" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1266" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][19]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10716" port: "I[1]" }
 }
net {
	name: "n3274"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i15" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[14]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[14]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9822" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][23]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10788" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[8]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[7]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1278" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1274" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][21]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10752" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[10]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1282" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1278" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[7]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[15]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1621" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1191" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1174" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[12]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[3]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1286" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1282" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10685" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[20]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[20]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1236" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1234" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1229" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1226" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][16]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10667" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n834_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1264" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n502"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1304" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/AdjustCnt[2]~FF" port: "CE" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n836_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1268" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10948" port: "I[1]" }
 }
net {
	name: "n3272"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i16" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[15]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[15]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9822" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i16" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][13]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10623" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n840_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1276" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n847_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1290" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n842_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1280" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[1]~FF" port: "I[1]" }
 }
net {
	name: "PrbsErrCnt[1]"
	terminal	{ cell: "PrbsErrCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "PrbsErrCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__11634" port: "I[1]" }
	terminal	{ cell: "LUT__11657" port: "I[0]" }
 }
net {
	name: "n3508"
	terminal	{ cell: "add_24/i1" port: "cout" }
	terminal	{ cell: "PrbsErrCnt[1]~FF" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n844_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1284" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/RPrimitData[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][6]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10498" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][9]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10551" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10533" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][11]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10587" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[6]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/PrimitDataReg[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[5]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1274" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1270" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n838_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1272" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/U2_McstDecode/FPrimitData[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n270"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i4" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n283"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i4" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[3]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i4" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i4" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1243" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][12]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10605" port: "I[1]" }
 }
net {
	name: "DataContCnt[1]"
	terminal	{ cell: "DataContCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "n3498"
	terminal	{ cell: "DataContCnt[1]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[2]~FF" port: "cin" }
 }
net {
	name: "n3270"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i17" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[16]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[16]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9822" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i17" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n263"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i8" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[7]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n276"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i8" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[7]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i8" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i8" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1245" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1242" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][5]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10480" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][3]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10442" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[16]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[16]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[24]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1220" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1216" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1212" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[24]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[24]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1240" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[21]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[21]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1239" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1236" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1233" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1229" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][18]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10705" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n264"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i7" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[6]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n277"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i7" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[6]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/DmltErrCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i7" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i7" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1245" port: "I[2]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1242" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[18]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[18]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1230" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1226" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1220" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][63]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11382" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11184" port: "I[0]" }
 }
net {
	name: "n3268"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i18" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[17]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[17]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9821" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i18" port: "I[0]" }
 }
net {
	name: "DataContCnt[2]"
	terminal	{ cell: "DataContCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][14]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10643" port: "I[1]" }
 }
net {
	name: "RxMcstData[0]"
	terminal	{ cell: "RxMcstData[0]" port: "inpad" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11343" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][56]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11291" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][59]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11331" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11316" port: "I[0]" }
 }
net {
	name: "RxMcstData[5]"
	terminal	{ cell: "RxMcstData[5]" port: "inpad" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/McstDataIn[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10898" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][24]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10806" port: "I[1]" }
 }
net {
	name: "DataContCnt[5]"
	terminal	{ cell: "DataContCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "n3492"
	terminal	{ cell: "DataContCnt[4]~FF" port: "cout" }
	terminal	{ cell: "DataContCnt[5]~FF" port: "cin" }
 }
net {
	name: "n3266"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i19" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[18]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[18]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9821" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i19" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n850_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1305" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxClkCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11278" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11244" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/RxData[2]"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/RxData[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrData[2]~FF" port: "I[1]" }
 }
net {
	name: "n3104"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i27" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[26]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[26]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9967" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i27" port: "I[0]" }
 }
net {
	name: "n3105"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i26" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[25]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[25]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9967" port: "I[2]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i26" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][35]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10964" port: "I[1]" }
 }
net {
	name: "DataContCnt[4]"
	terminal	{ cell: "DataContCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[4]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][37]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10996" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11212" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11199" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[1]~FF" port: "I[0]" }
 }
net {
	name: "n2859"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[8]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/pos_counter[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i9" port: "I[0]" }
	terminal	{ cell: "LUT__11553" port: "I[0]" }
 }
net {
	name: "n3264"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i20" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[19]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[19]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9821" port: "I[3]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i20" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n257"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i3" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n173"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i3" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[5]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkGen[5]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][42]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11076" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11154" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][46]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11138" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n242"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i5" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[4]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n159"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i5" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/ClkDiffCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][47]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11154" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n797_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1201" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[10]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1202" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n807_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1215" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[10]~FF" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n809_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1217" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/PrimitData[10]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][45]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11123" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[5]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1626" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoWrAddrCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1338" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1337" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1336" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1335" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][44]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11110" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][43]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11094" port: "I[0]" }
 }
net {
	name: "n3262"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i21" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[20]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[20]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9816" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i21" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][41]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11060" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[7]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1630" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][50]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11199" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][51]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11212" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[9]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1634" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/InMiiDataEnReg[0]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/InMiiDataEnReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/InMiiDataEnReg[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1340" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][49]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11184" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[14]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxDV~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][38]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11014" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][36]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10982" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][55]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11278" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/InMiiDataEnReg[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/InMiiDataEnReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1340" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n633"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1340" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[1]~FF" port: "CE" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[18]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[18]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1157" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n343"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[18]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[19]~FF" port: "cin" }
 }
net {
	name: "n3260"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i22" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[21]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[21]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9820" port: "I[0]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i22" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][58]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11316" port: "I[1]" }
 }
net {
	name: "DataContCnt[9]"
	terminal	{ cell: "DataContCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[9]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[19]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoDataBuff[19]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1634" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][34]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10948" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][33]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10938" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U1_McstTx/n141_2"
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/LUT__278" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/U1_TxFifo/dffrs_132/TxData[3]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][60]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11343" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n867_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1634" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/dffrs_132/MiiRxDV~FF" port: "I[3]" }
 }
net {
	name: "n3115"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i21" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[20]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[20]"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/RightCnt[20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9967" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i21" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[1]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_RxFifo/FifoRdAddrCnt[1]~FF" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1634" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1632" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1630" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1628" port: "I[3]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1626" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][30]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10898" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[19]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[19]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1153" port: "I[3]" }
 }
net {
	name: "n3258"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i23" port: "O" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[22]~FF" port: "I[1]" }
 }
net {
	name: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[22]"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/RightCnt[22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9820" port: "I[1]" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i23" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[193][28]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[193][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10869" port: "I[0]" }
 }
net {
	name: "n7336"
	terminal	{ cell: "LUT__11458" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp3[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp3[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp3[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11465" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[8]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1150" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n363"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[8]~FF" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[9]~FF" port: "cin" }
 }
net {
	name: "DataContCnt[12]"
	terminal	{ cell: "DataContCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "DataContCnt[12]~FF" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[9]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1150" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[2]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1156" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/LinkCnt[12]_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LinkCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1153" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp5[0]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/GEN_PROBE[2].compare_unit_inst/exp5[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11467" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[449][17]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[449][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10689" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff2q"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/rdy_sync_tff2q~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11596" port: "I[3]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[194][53]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[194][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__11244" port: "I[1]" }
 }
net {
	name: "n2952"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/address_counter[10]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10222" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/register_conn[258][15]"
	terminal	{ cell: "edb_top_inst/Mcst2MII/register_conn[258][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10663" port: "I[1]" }
 }
net {
	name: "n6380"
	terminal	{ cell: "LUT__10366" port: "O" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/address_counter[23]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/Mcst2MII/la_stop_trig"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_stop_trig~FF" port: "O_seq" }
	terminal	{ cell: "LUT__10479" port: "I[0]" }
	terminal	{ cell: "LUT__11597" port: "I[0]" }
 }
net {
	name: "n3307"
	terminal	{ cell: "sub_8/add_2/i12" port: "O" }
	terminal	{ cell: "TxItvlLenCnt[11]~FF" port: "I[1]" }
 }
net {
	name: "TxItvlLenCnt[11]"
	terminal	{ cell: "TxItvlLenCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__9743" port: "I[2]" }
	terminal	{ cell: "sub_8/add_2/i12" port: "I[0]" }
 }
net {
	name: "n6716"
	terminal	{ cell: "LUT__10746" port: "O" }
	terminal	{ cell: "LUT__10747" port: "I[0]" }
 }
net {
	name: "n6707"
	terminal	{ cell: "LUT__10737" port: "O" }
	terminal	{ cell: "LUT__10745" port: "I[0]" }
 }
net {
	name: "n6714"
	terminal	{ cell: "LUT__10744" port: "O" }
	terminal	{ cell: "LUT__10745" port: "I[1]" }
 }
net {
	name: "n6710"
	terminal	{ cell: "LUT__10740" port: "O" }
	terminal	{ cell: "LUT__10744" port: "I[0]" }
 }
net {
	name: "n6713"
	terminal	{ cell: "LUT__10743" port: "O" }
	terminal	{ cell: "LUT__10744" port: "I[1]" }
 }
net {
	name: "n6333"
	terminal	{ cell: "LUT__10270" port: "O" }
	terminal	{ cell: "LUT__10744" port: "I[3]" }
	terminal	{ cell: "LUT__10726" port: "I[3]" }
	terminal	{ cell: "LUT__10677" port: "I[3]" }
	terminal	{ cell: "LUT__10633" port: "I[3]" }
	terminal	{ cell: "LUT__10597" port: "I[3]" }
	terminal	{ cell: "LUT__10561" port: "I[3]" }
	terminal	{ cell: "LUT__10543" port: "I[3]" }
	terminal	{ cell: "LUT__10526" port: "I[3]" }
	terminal	{ cell: "LUT__10518" port: "I[3]" }
	terminal	{ cell: "LUT__10508" port: "I[3]" }
	terminal	{ cell: "LUT__10500" port: "I[3]" }
	terminal	{ cell: "LUT__10490" port: "I[3]" }
	terminal	{ cell: "LUT__10482" port: "I[3]" }
	terminal	{ cell: "LUT__10472" port: "I[3]" }
	terminal	{ cell: "LUT__10464" port: "I[3]" }
	terminal	{ cell: "LUT__10453" port: "I[3]" }
	terminal	{ cell: "LUT__10444" port: "I[3]" }
	terminal	{ cell: "LUT__10424" port: "I[0]" }
	terminal	{ cell: "LUT__10298" port: "I[3]" }
	terminal	{ cell: "LUT__10291" port: "I[3]" }
	terminal	{ cell: "LUT__10277" port: "I[2]" }
	terminal	{ cell: "LUT__10274" port: "I[0]" }
	terminal	{ cell: "LUT__10271" port: "I[0]" }
	terminal	{ cell: "LUT__13588" port: "I[2]" }
	terminal	{ cell: "LUT__10579" port: "I[3]" }
	terminal	{ cell: "LUT__10615" port: "I[3]" }
	terminal	{ cell: "LUT__10695" port: "I[3]" }
	terminal	{ cell: "LUT__11374" port: "I[1]" }
	terminal	{ cell: "LUT__11346" port: "I[1]" }
	terminal	{ cell: "LUT__11334" port: "I[1]" }
	terminal	{ cell: "LUT__11306" port: "I[1]" }
	terminal	{ cell: "LUT__11294" port: "I[1]" }
	terminal	{ cell: "LUT__11202" port: "I[1]" }
	terminal	{ cell: "LUT__11126" port: "I[1]" }
	terminal	{ cell: "LUT__10929" port: "I[1]" }
	terminal	{ cell: "LUT__10901" port: "I[1]" }
	terminal	{ cell: "LUT__10826" port: "I[2]" }
	terminal	{ cell: "LUT__10816" port: "I[3]" }
	terminal	{ cell: "LUT__10798" port: "I[3]" }
	terminal	{ cell: "LUT__13509" port: "I[0]" }
	terminal	{ cell: "LUT__13513" port: "I[0]" }
	terminal	{ cell: "LUT__13517" port: "I[0]" }
	terminal	{ cell: "LUT__10780" port: "I[3]" }
	terminal	{ cell: "LUT__13583" port: "I[2]" }
	terminal	{ cell: "LUT__10762" port: "I[3]" }
 }
net {
	name: "n6712"
	terminal	{ cell: "LUT__10742" port: "O" }
	terminal	{ cell: "LUT__10743" port: "I[1]" }
 }
net {
	name: "n6711"
	terminal	{ cell: "LUT__10741" port: "O" }
	terminal	{ cell: "LUT__10743" port: "I[0]" }
 }
net {
	name: "n6708"
	terminal	{ cell: "LUT__10738" port: "O" }
	terminal	{ cell: "LUT__10740" port: "I[0]" }
 }
net {
	name: "n6709"
	terminal	{ cell: "LUT__10739" port: "O" }
	terminal	{ cell: "LUT__10740" port: "I[1]" }
 }
net {
	name: "n6702"
	terminal	{ cell: "LUT__10732" port: "O" }
	terminal	{ cell: "LUT__10737" port: "I[0]" }
 }
net {
	name: "n6703"
	terminal	{ cell: "LUT__10733" port: "O" }
	terminal	{ cell: "LUT__10737" port: "I[1]" }
 }
net {
	name: "n6706"
	terminal	{ cell: "LUT__10736" port: "O" }
	terminal	{ cell: "LUT__10737" port: "I[3]" }
 }
net {
	name: "n6704"
	terminal	{ cell: "LUT__10734" port: "O" }
	terminal	{ cell: "LUT__10736" port: "I[0]" }
 }
net {
	name: "n6705"
	terminal	{ cell: "LUT__10735" port: "O" }
	terminal	{ cell: "LUT__10736" port: "I[1]" }
 }
net {
	name: "n6334"
	terminal	{ cell: "LUT__10271" port: "O" }
	terminal	{ cell: "LUT__10736" port: "I[3]" }
	terminal	{ cell: "LUT__10718" port: "I[3]" }
	terminal	{ cell: "LUT__10687" port: "I[3]" }
	terminal	{ cell: "LUT__10669" port: "I[3]" }
	terminal	{ cell: "LUT__10658" port: "I[3]" }
	terminal	{ cell: "LUT__10645" port: "I[3]" }
	terminal	{ cell: "LUT__10625" port: "I[3]" }
	terminal	{ cell: "LUT__10607" port: "I[3]" }
	terminal	{ cell: "LUT__10589" port: "I[3]" }
	terminal	{ cell: "LUT__10553" port: "I[3]" }
	terminal	{ cell: "LUT__10433" port: "I[3]" }
	terminal	{ cell: "LUT__10535" port: "I[3]" }
	terminal	{ cell: "LUT__13570" port: "I[3]" }
	terminal	{ cell: "LUT__13560" port: "I[3]" }
	terminal	{ cell: "LUT__13555" port: "I[3]" }
	terminal	{ cell: "LUT__10571" port: "I[3]" }
	terminal	{ cell: "LUT__13550" port: "I[3]" }
	terminal	{ cell: "LUT__13540" port: "I[3]" }
	terminal	{ cell: "LUT__13526" port: "I[3]" }
	terminal	{ cell: "LUT__13496" port: "I[3]" }
	terminal	{ cell: "LUT__10707" port: "I[3]" }
	terminal	{ cell: "LUT__11384" port: "I[3]" }
	terminal	{ cell: "LUT__11361" port: "I[3]" }
	terminal	{ cell: "LUT__11318" port: "I[3]" }
	terminal	{ cell: "LUT__11281" port: "I[3]" }
	terminal	{ cell: "LUT__11262" port: "I[3]" }
	terminal	{ cell: "LUT__11246" port: "I[3]" }
	terminal	{ cell: "LUT__11233" port: "I[3]" }
	terminal	{ cell: "LUT__11214" port: "I[3]" }
	terminal	{ cell: "LUT__11186" port: "I[3]" }
	terminal	{ cell: "LUT__11170" port: "I[3]" }
	terminal	{ cell: "LUT__11157" port: "I[3]" }
	terminal	{ cell: "LUT__11141" port: "I[3]" }
	terminal	{ cell: "LUT__11113" port: "I[3]" }
	terminal	{ cell: "LUT__11097" port: "I[3]" }
	terminal	{ cell: "LUT__11078" port: "I[3]" }
	terminal	{ cell: "LUT__11062" port: "I[3]" }
	terminal	{ cell: "LUT__11046" port: "I[3]" }
	terminal	{ cell: "LUT__11030" port: "I[3]" }
	terminal	{ cell: "LUT__11017" port: "I[3]" }
	terminal	{ cell: "LUT__10998" port: "I[3]" }
	terminal	{ cell: "LUT__10985" port: "I[3]" }
	terminal	{ cell: "LUT__10966" port: "I[3]" }
	terminal	{ cell: "LUT__10950" port: "I[3]" }
	terminal	{ cell: "LUT__10916" port: "I[3]" }
	terminal	{ cell: "LUT__10888" port: "I[3]" }
	terminal	{ cell: "LUT__10872" port: "I[3]" }
	terminal	{ cell: "LUT__10842" port: "I[3]" }
	terminal	{ cell: "LUT__10825" port: "I[3]" }
	terminal	{ cell: "LUT__10808" port: "I[3]" }
	terminal	{ cell: "LUT__13521" port: "I[3]" }
	terminal	{ cell: "LUT__10790" port: "I[3]" }
	terminal	{ cell: "LUT__13531" port: "I[3]" }
	terminal	{ cell: "LUT__13536" port: "I[3]" }
	terminal	{ cell: "LUT__13545" port: "I[3]" }
	terminal	{ cell: "LUT__10772" port: "I[3]" }
	terminal	{ cell: "LUT__13565" port: "I[3]" }
	terminal	{ cell: "LUT__10754" port: "I[3]" }
 }
net {
	name: "n6340"
	terminal	{ cell: "LUT__10277" port: "O" }
	terminal	{ cell: "LUT__10733" port: "I[3]" }
	terminal	{ cell: "LUT__10704" port: "I[3]" }
	terminal	{ cell: "LUT__10684" port: "I[3]" }
	terminal	{ cell: "LUT__10666" port: "I[3]" }
	terminal	{ cell: "LUT__10655" port: "I[3]" }
	terminal	{ cell: "LUT__10642" port: "I[3]" }
	terminal	{ cell: "LUT__10622" port: "I[3]" }
	terminal	{ cell: "LUT__10604" port: "I[3]" }
	terminal	{ cell: "LUT__10586" port: "I[3]" }
	terminal	{ cell: "LUT__10568" port: "I[3]" }
	terminal	{ cell: "LUT__10550" port: "I[3]" }
	terminal	{ cell: "LUT__10532" port: "I[3]" }
	terminal	{ cell: "LUT__10497" port: "I[3]" }
	terminal	{ cell: "LUT__10479" port: "I[3]" }
	terminal	{ cell: "LUT__10461" port: "I[3]" }
	terminal	{ cell: "LUT__10441" port: "I[3]" }
	terminal	{ cell: "LUT__10428" port: "I[3]" }
	terminal	{ cell: "LUT__10405" port: "I[3]" }
	terminal	{ cell: "LUT__10278" port: "I[3]" }
	terminal	{ cell: "LUT__10515" port: "I[3]" }
	terminal	{ cell: "LUT__10715" port: "I[3]" }
	terminal	{ cell: "LUT__10805" port: "I[3]" }
	terminal	{ cell: "LUT__10787" port: "I[3]" }
	terminal	{ cell: "LUT__10769" port: "I[3]" }
	terminal	{ cell: "LUT__10751" port: "I[3]" }
 }
net {
	name: "n6701"
	terminal	{ cell: "LUT__10731" port: "O" }
	terminal	{ cell: "LUT__10732" port: "I[0]" }
 }
net {
	name: "n6337"
	terminal	{ cell: "LUT__10274" port: "O" }
	terminal	{ cell: "LUT__10732" port: "I[1]" }
	terminal	{ cell: "LUT__10714" port: "I[1]" }
	terminal	{ cell: "LUT__10703" port: "I[1]" }
	terminal	{ cell: "LUT__10665" port: "I[1]" }
	terminal	{ cell: "LUT__10654" port: "I[1]" }
	terminal	{ cell: "LUT__10641" port: "I[1]" }
	terminal	{ cell: "LUT__10621" port: "I[1]" }
	terminal	{ cell: "LUT__10585" port: "I[1]" }
	terminal	{ cell: "LUT__10549" port: "I[1]" }
	terminal	{ cell: "LUT__10514" port: "I[1]" }
	terminal	{ cell: "LUT__10496" port: "I[1]" }
	terminal	{ cell: "LUT__10478" port: "I[1]" }
	terminal	{ cell: "LUT__10460" port: "I[1]" }
	terminal	{ cell: "LUT__10440" port: "I[1]" }
	terminal	{ cell: "LUT__10428" port: "I[1]" }
	terminal	{ cell: "LUT__10276" port: "I[3]" }
	terminal	{ cell: "LUT__10531" port: "I[1]" }
	terminal	{ cell: "LUT__10567" port: "I[1]" }
	terminal	{ cell: "LUT__10603" port: "I[1]" }
	terminal	{ cell: "LUT__10683" port: "I[1]" }
	terminal	{ cell: "LUT__11386" port: "I[1]" }
	terminal	{ cell: "LUT__11357" port: "I[1]" }
	terminal	{ cell: "LUT__11320" port: "I[1]" }
	terminal	{ cell: "LUT__11277" port: "I[1]" }
	terminal	{ cell: "LUT__11264" port: "I[1]" }
	terminal	{ cell: "LUT__11248" port: "I[1]" }
	terminal	{ cell: "LUT__11229" port: "I[1]" }
	terminal	{ cell: "LUT__11216" port: "I[1]" }
	terminal	{ cell: "LUT__11188" port: "I[1]" }
	terminal	{ cell: "LUT__11172" port: "I[1]" }
	terminal	{ cell: "LUT__11153" port: "I[1]" }
	terminal	{ cell: "LUT__11137" port: "I[1]" }
	terminal	{ cell: "LUT__11109" port: "I[1]" }
	terminal	{ cell: "LUT__11093" port: "I[1]" }
	terminal	{ cell: "LUT__11080" port: "I[1]" }
	terminal	{ cell: "LUT__11064" port: "I[1]" }
	terminal	{ cell: "LUT__11048" port: "I[1]" }
	terminal	{ cell: "LUT__11032" port: "I[1]" }
	terminal	{ cell: "LUT__11013" port: "I[1]" }
	terminal	{ cell: "LUT__11000" port: "I[1]" }
	terminal	{ cell: "LUT__10981" port: "I[1]" }
	terminal	{ cell: "LUT__10968" port: "I[1]" }
	terminal	{ cell: "LUT__10952" port: "I[1]" }
	terminal	{ cell: "LUT__10912" port: "I[1]" }
	terminal	{ cell: "LUT__10884" port: "I[1]" }
	terminal	{ cell: "LUT__10868" port: "I[1]" }
	terminal	{ cell: "LUT__10857" port: "I[1]" }
	terminal	{ cell: "LUT__10844" port: "I[1]" }
	terminal	{ cell: "LUT__10828" port: "I[1]" }
	terminal	{ cell: "LUT__10804" port: "I[1]" }
	terminal	{ cell: "LUT__10786" port: "I[1]" }
	terminal	{ cell: "LUT__10768" port: "I[1]" }
	terminal	{ cell: "LUT__13585" port: "I[3]" }
	terminal	{ cell: "LUT__13589" port: "I[3]" }
	terminal	{ cell: "LUT__10750" port: "I[1]" }
 }
net {
	name: "n6699"
	terminal	{ cell: "LUT__10728" port: "O" }
	terminal	{ cell: "LUT__10729" port: "I[0]" }
 }
net {
	name: "n6362"
	terminal	{ cell: "LUT__10299" port: "O" }
	terminal	{ cell: "LUT__10729" port: "I[1]" }
	terminal	{ cell: "LUT__10701" port: "I[3]" }
	terminal	{ cell: "LUT__10698" port: "I[1]" }
	terminal	{ cell: "LUT__10680" port: "I[1]" }
	terminal	{ cell: "LUT__10652" port: "I[3]" }
	terminal	{ cell: "LUT__10639" port: "I[3]" }
	terminal	{ cell: "LUT__10636" port: "I[1]" }
	terminal	{ cell: "LUT__10618" port: "I[1]" }
	terminal	{ cell: "LUT__10600" port: "I[1]" }
	terminal	{ cell: "LUT__10582" port: "I[1]" }
	terminal	{ cell: "LUT__10564" port: "I[1]" }
	terminal	{ cell: "LUT__10546" port: "I[1]" }
	terminal	{ cell: "LUT__10302" port: "I[3]" }
	terminal	{ cell: "LUT__10747" port: "I[1]" }
	terminal	{ cell: "LUT__11183" port: "I[3]" }
	terminal	{ cell: "LUT__11167" port: "I[3]" }
	terminal	{ cell: "LUT__11151" port: "I[3]" }
	terminal	{ cell: "LUT__11135" port: "I[3]" }
	terminal	{ cell: "LUT__11107" port: "I[3]" }
	terminal	{ cell: "LUT__11211" port: "I[3]" }
	terminal	{ cell: "LUT__11091" port: "I[3]" }
	terminal	{ cell: "LUT__11227" port: "I[3]" }
	terminal	{ cell: "LUT__11075" port: "I[3]" }
	terminal	{ cell: "LUT__11243" port: "I[3]" }
	terminal	{ cell: "LUT__11259" port: "I[3]" }
	terminal	{ cell: "LUT__11059" port: "I[3]" }
	terminal	{ cell: "LUT__11275" port: "I[3]" }
	terminal	{ cell: "LUT__11043" port: "I[3]" }
	terminal	{ cell: "LUT__11027" port: "I[3]" }
	terminal	{ cell: "LUT__11315" port: "I[3]" }
	terminal	{ cell: "LUT__11011" port: "I[3]" }
	terminal	{ cell: "LUT__10995" port: "I[3]" }
	terminal	{ cell: "LUT__11355" port: "I[3]" }
	terminal	{ cell: "LUT__10979" port: "I[3]" }
	terminal	{ cell: "LUT__10963" port: "I[3]" }
	terminal	{ cell: "LUT__10947" port: "I[3]" }
	terminal	{ cell: "LUT__10910" port: "I[3]" }
	terminal	{ cell: "LUT__10882" port: "I[3]" }
	terminal	{ cell: "LUT__10866" port: "I[3]" }
	terminal	{ cell: "LUT__10855" port: "I[3]" }
	terminal	{ cell: "LUT__10839" port: "I[3]" }
	terminal	{ cell: "LUT__10822" port: "I[3]" }
	terminal	{ cell: "LUT__10819" port: "I[1]" }
	terminal	{ cell: "LUT__10801" port: "I[1]" }
	terminal	{ cell: "LUT__10783" port: "I[1]" }
	terminal	{ cell: "LUT__10765" port: "I[1]" }
 }
net {
	name: "n6693"
	terminal	{ cell: "LUT__10722" port: "O" }
	terminal	{ cell: "LUT__10726" port: "I[0]" }
 }
net {
	name: "n6696"
	terminal	{ cell: "LUT__10725" port: "O" }
	terminal	{ cell: "LUT__10726" port: "I[1]" }
 }
net {
	name: "n6697"
	terminal	{ cell: "LUT__10726" port: "O" }
	terminal	{ cell: "LUT__10727" port: "I[1]" }
 }
net {
	name: "n6694"
	terminal	{ cell: "LUT__10723" port: "O" }
	terminal	{ cell: "LUT__10725" port: "I[0]" }
 }
net {
	name: "n6695"
	terminal	{ cell: "LUT__10724" port: "O" }
	terminal	{ cell: "LUT__10725" port: "I[1]" }
 }
net {
	name: "n6691"
	terminal	{ cell: "LUT__10720" port: "O" }
	terminal	{ cell: "LUT__10722" port: "I[0]" }
 }
net {
	name: "n6692"
	terminal	{ cell: "LUT__10721" port: "O" }
	terminal	{ cell: "LUT__10722" port: "I[1]" }
 }
net {
	name: "n6685"
	terminal	{ cell: "LUT__10714" port: "O" }
	terminal	{ cell: "LUT__10719" port: "I[0]" }
 }
net {
	name: "n6686"
	terminal	{ cell: "LUT__10715" port: "O" }
	terminal	{ cell: "LUT__10719" port: "I[1]" }
 }
net {
	name: "n6689"
	terminal	{ cell: "LUT__10718" port: "O" }
	terminal	{ cell: "LUT__10719" port: "I[3]" }
 }
net {
	name: "n6690"
	terminal	{ cell: "LUT__10719" port: "O" }
	terminal	{ cell: "LUT__10727" port: "I[0]" }
 }
net {
	name: "n6687"
	terminal	{ cell: "LUT__10716" port: "O" }
	terminal	{ cell: "LUT__10718" port: "I[0]" }
 }
net {
	name: "n6688"
	terminal	{ cell: "LUT__10717" port: "O" }
	terminal	{ cell: "LUT__10718" port: "I[1]" }
 }
net {
	name: "n6684"
	terminal	{ cell: "LUT__10713" port: "O" }
	terminal	{ cell: "LUT__10714" port: "I[0]" }
 }
net {
	name: "n6683"
	terminal	{ cell: "LUT__10712" port: "O" }
	terminal	{ cell: "LUT__13516" port: "I[0]" }
 }
net {
	name: "n6681"
	terminal	{ cell: "LUT__10710" port: "O" }
	terminal	{ cell: "LUT__13516" port: "I[1]" }
 }
net {
	name: "n6680"
	terminal	{ cell: "LUT__10709" port: "O" }
	terminal	{ cell: "LUT__13515" port: "I[1]" }
 }
net {
	name: "n6674"
	terminal	{ cell: "LUT__10703" port: "O" }
	terminal	{ cell: "LUT__10708" port: "I[0]" }
 }
net {
	name: "n6675"
	terminal	{ cell: "LUT__10704" port: "O" }
	terminal	{ cell: "LUT__10708" port: "I[1]" }
 }
net {
	name: "n6678"
	terminal	{ cell: "LUT__10707" port: "O" }
	terminal	{ cell: "LUT__10708" port: "I[3]" }
 }
net {
	name: "n6679"
	terminal	{ cell: "LUT__10708" port: "O" }
	terminal	{ cell: "LUT__13517" port: "I[2]" }
 }
net {
	name: "n6677"
	terminal	{ cell: "LUT__10706" port: "O" }
	terminal	{ cell: "LUT__10707" port: "I[1]" }
 }
net {
	name: "n6676"
	terminal	{ cell: "LUT__10705" port: "O" }
	terminal	{ cell: "LUT__10707" port: "I[0]" }
 }
net {
	name: "n6673"
	terminal	{ cell: "LUT__10702" port: "O" }
	terminal	{ cell: "LUT__10703" port: "I[0]" }
 }
net {
	name: "n6671"
	terminal	{ cell: "LUT__10700" port: "O" }
	terminal	{ cell: "LUT__10701" port: "I[2]" }
 }
net {
	name: "n6669"
	terminal	{ cell: "LUT__10697" port: "O" }
	terminal	{ cell: "LUT__10698" port: "I[0]" }
 }
net {
	name: "n6660"
	terminal	{ cell: "LUT__10688" port: "O" }
	terminal	{ cell: "LUT__10696" port: "I[0]" }
 }
net {
	name: "n6667"
	terminal	{ cell: "LUT__10695" port: "O" }
	terminal	{ cell: "LUT__10696" port: "I[1]" }
 }
net {
	name: "n6664"
	terminal	{ cell: "LUT__10692" port: "O" }
	terminal	{ cell: "LUT__10694" port: "I[0]" }
 }
net {
	name: "n6665"
	terminal	{ cell: "LUT__10693" port: "O" }
	terminal	{ cell: "LUT__10694" port: "I[1]" }
 }
net {
	name: "n6666"
	terminal	{ cell: "LUT__10694" port: "O" }
	terminal	{ cell: "LUT__10695" port: "I[1]" }
 }
net {
	name: "n6662"
	terminal	{ cell: "LUT__10690" port: "O" }
	terminal	{ cell: "LUT__10691" port: "I[1]" }
 }
net {
	name: "n6661"
	terminal	{ cell: "LUT__10689" port: "O" }
	terminal	{ cell: "LUT__10691" port: "I[0]" }
 }
net {
	name: "n6655"
	terminal	{ cell: "LUT__10683" port: "O" }
	terminal	{ cell: "LUT__10688" port: "I[0]" }
 }
net {
	name: "n6656"
	terminal	{ cell: "LUT__10684" port: "O" }
	terminal	{ cell: "LUT__10688" port: "I[1]" }
 }
net {
	name: "n6659"
	terminal	{ cell: "LUT__10687" port: "O" }
	terminal	{ cell: "LUT__10688" port: "I[3]" }
 }
net {
	name: "n6657"
	terminal	{ cell: "LUT__10685" port: "O" }
	terminal	{ cell: "LUT__10687" port: "I[0]" }
 }
net {
	name: "n6658"
	terminal	{ cell: "LUT__10686" port: "O" }
	terminal	{ cell: "LUT__10687" port: "I[1]" }
 }
net {
	name: "n6654"
	terminal	{ cell: "LUT__10682" port: "O" }
	terminal	{ cell: "LUT__10683" port: "I[0]" }
 }
net {
	name: "n6652"
	terminal	{ cell: "LUT__10679" port: "O" }
	terminal	{ cell: "LUT__10680" port: "I[0]" }
 }
net {
	name: "n6643"
	terminal	{ cell: "LUT__10670" port: "O" }
	terminal	{ cell: "LUT__10678" port: "I[0]" }
 }
net {
	name: "n6650"
	terminal	{ cell: "LUT__10677" port: "O" }
	terminal	{ cell: "LUT__10678" port: "I[1]" }
 }
net {
	name: "n6646"
	terminal	{ cell: "LUT__10673" port: "O" }
	terminal	{ cell: "LUT__10677" port: "I[0]" }
 }
net {
	name: "n6649"
	terminal	{ cell: "LUT__10676" port: "O" }
	terminal	{ cell: "LUT__10677" port: "I[1]" }
 }
net {
	name: "n6647"
	terminal	{ cell: "LUT__10674" port: "O" }
	terminal	{ cell: "LUT__10676" port: "I[0]" }
 }
net {
	name: "n6648"
	terminal	{ cell: "LUT__10675" port: "O" }
	terminal	{ cell: "LUT__10676" port: "I[1]" }
 }
net {
	name: "n6644"
	terminal	{ cell: "LUT__10671" port: "O" }
	terminal	{ cell: "LUT__10673" port: "I[0]" }
 }
net {
	name: "n6645"
	terminal	{ cell: "LUT__10672" port: "O" }
	terminal	{ cell: "LUT__10673" port: "I[1]" }
 }
net {
	name: "n6638"
	terminal	{ cell: "LUT__10665" port: "O" }
	terminal	{ cell: "LUT__10670" port: "I[0]" }
 }
net {
	name: "n6639"
	terminal	{ cell: "LUT__10666" port: "O" }
	terminal	{ cell: "LUT__10670" port: "I[1]" }
 }
net {
	name: "n6642"
	terminal	{ cell: "LUT__10669" port: "O" }
	terminal	{ cell: "LUT__10670" port: "I[3]" }
 }
net {
	name: "n6640"
	terminal	{ cell: "LUT__10667" port: "O" }
	terminal	{ cell: "LUT__10669" port: "I[0]" }
 }
net {
	name: "n6641"
	terminal	{ cell: "LUT__10668" port: "O" }
	terminal	{ cell: "LUT__10669" port: "I[1]" }
 }
net {
	name: "n6637"
	terminal	{ cell: "LUT__10664" port: "O" }
	terminal	{ cell: "LUT__10665" port: "I[0]" }
 }
net {
	name: "n6635"
	terminal	{ cell: "LUT__10662" port: "O" }
	terminal	{ cell: "LUT__13511" port: "I[0]" }
 }
net {
	name: "n6634"
	terminal	{ cell: "LUT__10661" port: "O" }
	terminal	{ cell: "LUT__13512" port: "I[1]" }
 }
net {
	name: "n6633"
	terminal	{ cell: "LUT__10660" port: "O" }
	terminal	{ cell: "LUT__13511" port: "I[1]" }
 }
net {
	name: "n6629"
	terminal	{ cell: "LUT__10656" port: "O" }
	terminal	{ cell: "LUT__10658" port: "I[0]" }
 }
net {
	name: "n6630"
	terminal	{ cell: "LUT__10657" port: "O" }
	terminal	{ cell: "LUT__10658" port: "I[1]" }
 }
net {
	name: "n6631"
	terminal	{ cell: "LUT__10658" port: "O" }
	terminal	{ cell: "LUT__10659" port: "I[3]" }
 }
net {
	name: "n6628"
	terminal	{ cell: "LUT__10655" port: "O" }
	terminal	{ cell: "LUT__10659" port: "I[1]" }
 }
net {
	name: "n6626"
	terminal	{ cell: "LUT__10653" port: "O" }
	terminal	{ cell: "LUT__10654" port: "I[0]" }
 }
net {
	name: "n6627"
	terminal	{ cell: "LUT__10654" port: "O" }
	terminal	{ cell: "LUT__10659" port: "I[0]" }
 }
net {
	name: "n6624"
	terminal	{ cell: "LUT__10651" port: "O" }
	terminal	{ cell: "LUT__10652" port: "I[2]" }
 }
net {
	name: "n6623"
	terminal	{ cell: "LUT__10650" port: "O" }
	terminal	{ cell: "LUT__13508" port: "I[0]" }
 }
net {
	name: "n6622"
	terminal	{ cell: "LUT__10649" port: "O" }
	terminal	{ cell: "LUT__13507" port: "I[0]" }
 }
net {
	name: "n6621"
	terminal	{ cell: "LUT__10648" port: "O" }
	terminal	{ cell: "LUT__13508" port: "I[1]" }
 }
net {
	name: "n6614"
	terminal	{ cell: "LUT__10641" port: "O" }
	terminal	{ cell: "LUT__10646" port: "I[0]" }
 }
net {
	name: "n6615"
	terminal	{ cell: "LUT__10642" port: "O" }
	terminal	{ cell: "LUT__10646" port: "I[1]" }
 }
net {
	name: "n6618"
	terminal	{ cell: "LUT__10645" port: "O" }
	terminal	{ cell: "LUT__10646" port: "I[3]" }
 }
net {
	name: "n6619"
	terminal	{ cell: "LUT__10646" port: "O" }
	terminal	{ cell: "LUT__13509" port: "I[2]" }
 }
net {
	name: "n6616"
	terminal	{ cell: "LUT__10643" port: "O" }
	terminal	{ cell: "LUT__10645" port: "I[0]" }
 }
net {
	name: "n6617"
	terminal	{ cell: "LUT__10644" port: "O" }
	terminal	{ cell: "LUT__10645" port: "I[1]" }
 }
net {
	name: "n6613"
	terminal	{ cell: "LUT__10640" port: "O" }
	terminal	{ cell: "LUT__10641" port: "I[0]" }
 }
net {
	name: "n6611"
	terminal	{ cell: "LUT__10638" port: "O" }
	terminal	{ cell: "LUT__10639" port: "I[2]" }
 }
net {
	name: "n6609"
	terminal	{ cell: "LUT__10635" port: "O" }
	terminal	{ cell: "LUT__10636" port: "I[0]" }
 }
net {
	name: "n6600"
	terminal	{ cell: "LUT__10626" port: "O" }
	terminal	{ cell: "LUT__10634" port: "I[0]" }
 }
net {
	name: "n6607"
	terminal	{ cell: "LUT__10633" port: "O" }
	terminal	{ cell: "LUT__10634" port: "I[1]" }
 }
net {
	name: "n6603"
	terminal	{ cell: "LUT__10629" port: "O" }
	terminal	{ cell: "LUT__10633" port: "I[0]" }
 }
net {
	name: "n6606"
	terminal	{ cell: "LUT__10632" port: "O" }
	terminal	{ cell: "LUT__10633" port: "I[1]" }
 }
net {
	name: "n6604"
	terminal	{ cell: "LUT__10630" port: "O" }
	terminal	{ cell: "LUT__10632" port: "I[0]" }
 }
net {
	name: "n6605"
	terminal	{ cell: "LUT__10631" port: "O" }
	terminal	{ cell: "LUT__10632" port: "I[1]" }
 }
net {
	name: "n6601"
	terminal	{ cell: "LUT__10627" port: "O" }
	terminal	{ cell: "LUT__10629" port: "I[0]" }
 }
net {
	name: "n6602"
	terminal	{ cell: "LUT__10628" port: "O" }
	terminal	{ cell: "LUT__10629" port: "I[1]" }
 }
net {
	name: "n6595"
	terminal	{ cell: "LUT__10621" port: "O" }
	terminal	{ cell: "LUT__10626" port: "I[0]" }
 }
net {
	name: "n6596"
	terminal	{ cell: "LUT__10622" port: "O" }
	terminal	{ cell: "LUT__10626" port: "I[1]" }
 }
net {
	name: "n6599"
	terminal	{ cell: "LUT__10625" port: "O" }
	terminal	{ cell: "LUT__10626" port: "I[3]" }
 }
net {
	name: "n6597"
	terminal	{ cell: "LUT__10623" port: "O" }
	terminal	{ cell: "LUT__10625" port: "I[0]" }
 }
net {
	name: "n6598"
	terminal	{ cell: "LUT__10624" port: "O" }
	terminal	{ cell: "LUT__10625" port: "I[1]" }
 }
net {
	name: "n6594"
	terminal	{ cell: "LUT__10620" port: "O" }
	terminal	{ cell: "LUT__10621" port: "I[0]" }
 }
net {
	name: "LED[6]"
	terminal	{ cell: "LUT__11652" port: "O" }
	terminal	{ cell: "LED[6]" port: "outpad" }
 }
net {
	name: "n6592"
	terminal	{ cell: "LUT__10617" port: "O" }
	terminal	{ cell: "LUT__10618" port: "I[0]" }
 }
net {
	name: "n6583"
	terminal	{ cell: "LUT__10608" port: "O" }
	terminal	{ cell: "LUT__10616" port: "I[0]" }
 }
net {
	name: "n6590"
	terminal	{ cell: "LUT__10615" port: "O" }
	terminal	{ cell: "LUT__10616" port: "I[1]" }
 }
net {
	name: "n6587"
	terminal	{ cell: "LUT__10612" port: "O" }
	terminal	{ cell: "LUT__10614" port: "I[0]" }
 }
net {
	name: "n6588"
	terminal	{ cell: "LUT__10613" port: "O" }
	terminal	{ cell: "LUT__10614" port: "I[1]" }
 }
net {
	name: "n6589"
	terminal	{ cell: "LUT__10614" port: "O" }
	terminal	{ cell: "LUT__10615" port: "I[1]" }
 }
net {
	name: "n6585"
	terminal	{ cell: "LUT__10610" port: "O" }
	terminal	{ cell: "LUT__10611" port: "I[1]" }
 }
net {
	name: "n6584"
	terminal	{ cell: "LUT__10609" port: "O" }
	terminal	{ cell: "LUT__10611" port: "I[0]" }
 }
net {
	name: "n6578"
	terminal	{ cell: "LUT__10603" port: "O" }
	terminal	{ cell: "LUT__10608" port: "I[0]" }
 }
net {
	name: "n6579"
	terminal	{ cell: "LUT__10604" port: "O" }
	terminal	{ cell: "LUT__10608" port: "I[1]" }
 }
net {
	name: "n6582"
	terminal	{ cell: "LUT__10607" port: "O" }
	terminal	{ cell: "LUT__10608" port: "I[3]" }
 }
net {
	name: "n6580"
	terminal	{ cell: "LUT__10605" port: "O" }
	terminal	{ cell: "LUT__10607" port: "I[0]" }
 }
net {
	name: "n6581"
	terminal	{ cell: "LUT__10606" port: "O" }
	terminal	{ cell: "LUT__10607" port: "I[1]" }
 }
net {
	name: "n6577"
	terminal	{ cell: "LUT__10602" port: "O" }
	terminal	{ cell: "LUT__10603" port: "I[0]" }
 }
net {
	name: "n6575"
	terminal	{ cell: "LUT__10599" port: "O" }
	terminal	{ cell: "LUT__10600" port: "I[0]" }
 }
net {
	name: "n6566"
	terminal	{ cell: "LUT__10590" port: "O" }
	terminal	{ cell: "LUT__10598" port: "I[0]" }
 }
net {
	name: "n6573"
	terminal	{ cell: "LUT__10597" port: "O" }
	terminal	{ cell: "LUT__10598" port: "I[1]" }
 }
net {
	name: "n6569"
	terminal	{ cell: "LUT__10593" port: "O" }
	terminal	{ cell: "LUT__10597" port: "I[0]" }
 }
net {
	name: "n6572"
	terminal	{ cell: "LUT__10596" port: "O" }
	terminal	{ cell: "LUT__10597" port: "I[1]" }
 }
net {
	name: "n6570"
	terminal	{ cell: "LUT__10594" port: "O" }
	terminal	{ cell: "LUT__10596" port: "I[0]" }
 }
net {
	name: "n6571"
	terminal	{ cell: "LUT__10595" port: "O" }
	terminal	{ cell: "LUT__10596" port: "I[1]" }
 }
net {
	name: "n6567"
	terminal	{ cell: "LUT__10591" port: "O" }
	terminal	{ cell: "LUT__10593" port: "I[0]" }
 }
net {
	name: "n6568"
	terminal	{ cell: "LUT__10592" port: "O" }
	terminal	{ cell: "LUT__10593" port: "I[1]" }
 }
net {
	name: "n6561"
	terminal	{ cell: "LUT__10585" port: "O" }
	terminal	{ cell: "LUT__10590" port: "I[0]" }
 }
net {
	name: "n6562"
	terminal	{ cell: "LUT__10586" port: "O" }
	terminal	{ cell: "LUT__10590" port: "I[1]" }
 }
net {
	name: "n6565"
	terminal	{ cell: "LUT__10589" port: "O" }
	terminal	{ cell: "LUT__10590" port: "I[3]" }
 }
net {
	name: "n6563"
	terminal	{ cell: "LUT__10587" port: "O" }
	terminal	{ cell: "LUT__10589" port: "I[0]" }
 }
net {
	name: "n6564"
	terminal	{ cell: "LUT__10588" port: "O" }
	terminal	{ cell: "LUT__10589" port: "I[1]" }
 }
net {
	name: "n6560"
	terminal	{ cell: "LUT__10584" port: "O" }
	terminal	{ cell: "LUT__10585" port: "I[0]" }
 }
net {
	name: "n6558"
	terminal	{ cell: "LUT__10581" port: "O" }
	terminal	{ cell: "LUT__10582" port: "I[0]" }
 }
net {
	name: "n6549"
	terminal	{ cell: "LUT__10572" port: "O" }
	terminal	{ cell: "LUT__10580" port: "I[0]" }
 }
net {
	name: "n6556"
	terminal	{ cell: "LUT__10579" port: "O" }
	terminal	{ cell: "LUT__10580" port: "I[1]" }
 }
net {
	name: "n6553"
	terminal	{ cell: "LUT__10576" port: "O" }
	terminal	{ cell: "LUT__10578" port: "I[0]" }
 }
net {
	name: "n6554"
	terminal	{ cell: "LUT__10577" port: "O" }
	terminal	{ cell: "LUT__10578" port: "I[1]" }
 }
net {
	name: "n6555"
	terminal	{ cell: "LUT__10578" port: "O" }
	terminal	{ cell: "LUT__10579" port: "I[1]" }
 }
net {
	name: "n6550"
	terminal	{ cell: "LUT__10573" port: "O" }
	terminal	{ cell: "LUT__10575" port: "I[0]" }
 }
net {
	name: "n6551"
	terminal	{ cell: "LUT__10574" port: "O" }
	terminal	{ cell: "LUT__10575" port: "I[1]" }
 }
net {
	name: "n6552"
	terminal	{ cell: "LUT__10575" port: "O" }
	terminal	{ cell: "LUT__10579" port: "I[0]" }
 }
net {
	name: "n6544"
	terminal	{ cell: "LUT__10567" port: "O" }
	terminal	{ cell: "LUT__10572" port: "I[0]" }
 }
net {
	name: "n6545"
	terminal	{ cell: "LUT__10568" port: "O" }
	terminal	{ cell: "LUT__10572" port: "I[1]" }
 }
net {
	name: "n6548"
	terminal	{ cell: "LUT__10571" port: "O" }
	terminal	{ cell: "LUT__10572" port: "I[3]" }
 }
net {
	name: "n6547"
	terminal	{ cell: "LUT__10570" port: "O" }
	terminal	{ cell: "LUT__10571" port: "I[1]" }
 }
net {
	name: "n6546"
	terminal	{ cell: "LUT__10569" port: "O" }
	terminal	{ cell: "LUT__10571" port: "I[0]" }
 }
net {
	name: "n6543"
	terminal	{ cell: "LUT__10566" port: "O" }
	terminal	{ cell: "LUT__10567" port: "I[0]" }
 }
net {
	name: "n6541"
	terminal	{ cell: "LUT__10563" port: "O" }
	terminal	{ cell: "LUT__10564" port: "I[0]" }
 }
net {
	name: "n6532"
	terminal	{ cell: "LUT__10554" port: "O" }
	terminal	{ cell: "LUT__10562" port: "I[0]" }
 }
net {
	name: "n6539"
	terminal	{ cell: "LUT__10561" port: "O" }
	terminal	{ cell: "LUT__10562" port: "I[1]" }
 }
net {
	name: "n6535"
	terminal	{ cell: "LUT__10557" port: "O" }
	terminal	{ cell: "LUT__10561" port: "I[0]" }
 }
net {
	name: "n6538"
	terminal	{ cell: "LUT__10560" port: "O" }
	terminal	{ cell: "LUT__10561" port: "I[1]" }
 }
net {
	name: "n6536"
	terminal	{ cell: "LUT__10558" port: "O" }
	terminal	{ cell: "LUT__10560" port: "I[0]" }
 }
net {
	name: "n6537"
	terminal	{ cell: "LUT__10559" port: "O" }
	terminal	{ cell: "LUT__10560" port: "I[1]" }
 }
net {
	name: "n6533"
	terminal	{ cell: "LUT__10555" port: "O" }
	terminal	{ cell: "LUT__10557" port: "I[0]" }
 }
net {
	name: "n6534"
	terminal	{ cell: "LUT__10556" port: "O" }
	terminal	{ cell: "LUT__10557" port: "I[1]" }
 }
net {
	name: "n6527"
	terminal	{ cell: "LUT__10549" port: "O" }
	terminal	{ cell: "LUT__10554" port: "I[0]" }
 }
net {
	name: "n6528"
	terminal	{ cell: "LUT__10550" port: "O" }
	terminal	{ cell: "LUT__10554" port: "I[1]" }
 }
net {
	name: "n6531"
	terminal	{ cell: "LUT__10553" port: "O" }
	terminal	{ cell: "LUT__10554" port: "I[3]" }
 }
net {
	name: "n6529"
	terminal	{ cell: "LUT__10551" port: "O" }
	terminal	{ cell: "LUT__10553" port: "I[0]" }
 }
net {
	name: "n6530"
	terminal	{ cell: "LUT__10552" port: "O" }
	terminal	{ cell: "LUT__10553" port: "I[1]" }
 }
net {
	name: "n6526"
	terminal	{ cell: "LUT__10548" port: "O" }
	terminal	{ cell: "LUT__10549" port: "I[0]" }
 }
net {
	name: "n6524"
	terminal	{ cell: "LUT__10545" port: "O" }
	terminal	{ cell: "LUT__10546" port: "I[0]" }
 }
net {
	name: "n6515"
	terminal	{ cell: "LUT__10536" port: "O" }
	terminal	{ cell: "LUT__10544" port: "I[0]" }
 }
net {
	name: "n6522"
	terminal	{ cell: "LUT__10543" port: "O" }
	terminal	{ cell: "LUT__10544" port: "I[1]" }
 }
net {
	name: "n6518"
	terminal	{ cell: "LUT__10539" port: "O" }
	terminal	{ cell: "LUT__10543" port: "I[0]" }
 }
net {
	name: "n6521"
	terminal	{ cell: "LUT__10542" port: "O" }
	terminal	{ cell: "LUT__10543" port: "I[1]" }
 }
net {
	name: "n6519"
	terminal	{ cell: "LUT__10540" port: "O" }
	terminal	{ cell: "LUT__10542" port: "I[0]" }
 }
net {
	name: "n6520"
	terminal	{ cell: "LUT__10541" port: "O" }
	terminal	{ cell: "LUT__10542" port: "I[1]" }
 }
net {
	name: "n6517"
	terminal	{ cell: "LUT__10538" port: "O" }
	terminal	{ cell: "LUT__10539" port: "I[1]" }
 }
net {
	name: "n6516"
	terminal	{ cell: "LUT__10537" port: "O" }
	terminal	{ cell: "LUT__10539" port: "I[0]" }
 }
net {
	name: "n6510"
	terminal	{ cell: "LUT__10531" port: "O" }
	terminal	{ cell: "LUT__10536" port: "I[0]" }
 }
net {
	name: "n6511"
	terminal	{ cell: "LUT__10532" port: "O" }
	terminal	{ cell: "LUT__10536" port: "I[1]" }
 }
net {
	name: "n6514"
	terminal	{ cell: "LUT__10535" port: "O" }
	terminal	{ cell: "LUT__10536" port: "I[3]" }
 }
net {
	name: "n6513"
	terminal	{ cell: "LUT__10534" port: "O" }
	terminal	{ cell: "LUT__10535" port: "I[1]" }
 }
net {
	name: "n6512"
	terminal	{ cell: "LUT__10533" port: "O" }
	terminal	{ cell: "LUT__10535" port: "I[0]" }
 }
net {
	name: "n6509"
	terminal	{ cell: "LUT__10530" port: "O" }
	terminal	{ cell: "LUT__10531" port: "I[0]" }
 }
net {
	name: "n6499"
	terminal	{ cell: "LUT__10519" port: "O" }
	terminal	{ cell: "LUT__10527" port: "I[0]" }
 }
net {
	name: "n6506"
	terminal	{ cell: "LUT__10526" port: "O" }
	terminal	{ cell: "LUT__10527" port: "I[1]" }
 }
net {
	name: "n6430"
	terminal	{ cell: "LUT__10446" port: "O" }
	terminal	{ cell: "LUT__10527" port: "I[3]" }
	terminal	{ cell: "LUT__10509" port: "I[3]" }
	terminal	{ cell: "LUT__10473" port: "I[3]" }
	terminal	{ cell: "LUT__10454" port: "I[3]" }
	terminal	{ cell: "LUT__10491" port: "I[3]" }
	terminal	{ cell: "LUT__13572" port: "I[3]" }
	terminal	{ cell: "LUT__13562" port: "I[3]" }
	terminal	{ cell: "LUT__13542" port: "I[3]" }
	terminal	{ cell: "LUT__13528" port: "I[3]" }
	terminal	{ cell: "LUT__13533" port: "I[3]" }
	terminal	{ cell: "LUT__13537" port: "I[3]" }
	terminal	{ cell: "LUT__13547" port: "I[3]" }
	terminal	{ cell: "LUT__13552" port: "I[3]" }
	terminal	{ cell: "LUT__13557" port: "I[3]" }
	terminal	{ cell: "LUT__13567" port: "I[3]" }
 }
net {
	name: "n6502"
	terminal	{ cell: "LUT__10522" port: "O" }
	terminal	{ cell: "LUT__10526" port: "I[0]" }
 }
net {
	name: "n6505"
	terminal	{ cell: "LUT__10525" port: "O" }
	terminal	{ cell: "LUT__10526" port: "I[1]" }
 }
net {
	name: "n6503"
	terminal	{ cell: "LUT__10523" port: "O" }
	terminal	{ cell: "LUT__10525" port: "I[0]" }
 }
net {
	name: "n6504"
	terminal	{ cell: "LUT__10524" port: "O" }
	terminal	{ cell: "LUT__10525" port: "I[1]" }
 }
net {
	name: "n6500"
	terminal	{ cell: "LUT__10520" port: "O" }
	terminal	{ cell: "LUT__10522" port: "I[0]" }
 }
net {
	name: "n6501"
	terminal	{ cell: "LUT__10521" port: "O" }
	terminal	{ cell: "LUT__10522" port: "I[1]" }
 }
net {
	name: "n6496"
	terminal	{ cell: "LUT__10516" port: "O" }
	terminal	{ cell: "LUT__10518" port: "I[0]" }
 }
net {
	name: "n6497"
	terminal	{ cell: "LUT__10517" port: "O" }
	terminal	{ cell: "LUT__10518" port: "I[1]" }
 }
net {
	name: "n6498"
	terminal	{ cell: "LUT__10518" port: "O" }
	terminal	{ cell: "LUT__10519" port: "I[2]" }
 }
net {
	name: "n6493"
	terminal	{ cell: "LUT__10513" port: "O" }
	terminal	{ cell: "LUT__10514" port: "I[0]" }
 }
net {
	name: "n6494"
	terminal	{ cell: "LUT__10514" port: "O" }
	terminal	{ cell: "LUT__10519" port: "I[0]" }
 }
net {
	name: "n6358"
	terminal	{ cell: "LUT__10295" port: "O" }
	terminal	{ cell: "LUT__10512" port: "I[2]" }
	terminal	{ cell: "LUT__10494" port: "I[2]" }
	terminal	{ cell: "LUT__10476" port: "I[2]" }
	terminal	{ cell: "LUT__10458" port: "I[2]" }
	terminal	{ cell: "LUT__10438" port: "I[2]" }
	terminal	{ cell: "LUT__10418" port: "I[3]" }
	terminal	{ cell: "LUT__10404" port: "I[2]" }
	terminal	{ cell: "LUT__10302" port: "I[0]" }
	terminal	{ cell: "LUT__10296" port: "I[1]" }
	terminal	{ cell: "LUT__10455" port: "I[1]" }
 }
net {
	name: "n6482"
	terminal	{ cell: "LUT__10501" port: "O" }
	terminal	{ cell: "LUT__10509" port: "I[0]" }
 }
net {
	name: "n6489"
	terminal	{ cell: "LUT__10508" port: "O" }
	terminal	{ cell: "LUT__10509" port: "I[1]" }
 }
net {
	name: "n6485"
	terminal	{ cell: "LUT__10504" port: "O" }
	terminal	{ cell: "LUT__10508" port: "I[0]" }
 }
net {
	name: "n6488"
	terminal	{ cell: "LUT__10507" port: "O" }
	terminal	{ cell: "LUT__10508" port: "I[1]" }
 }
net {
	name: "n6487"
	terminal	{ cell: "LUT__10506" port: "O" }
	terminal	{ cell: "LUT__10507" port: "I[1]" }
 }
net {
	name: "n6486"
	terminal	{ cell: "LUT__10505" port: "O" }
	terminal	{ cell: "LUT__10507" port: "I[0]" }
 }
net {
	name: "n6483"
	terminal	{ cell: "LUT__10502" port: "O" }
	terminal	{ cell: "LUT__10504" port: "I[0]" }
 }
net {
	name: "n6484"
	terminal	{ cell: "LUT__10503" port: "O" }
	terminal	{ cell: "LUT__10504" port: "I[1]" }
 }
net {
	name: "n6477"
	terminal	{ cell: "LUT__10496" port: "O" }
	terminal	{ cell: "LUT__10501" port: "I[0]" }
 }
net {
	name: "n6478"
	terminal	{ cell: "LUT__10497" port: "O" }
	terminal	{ cell: "LUT__10501" port: "I[1]" }
 }
net {
	name: "n6481"
	terminal	{ cell: "LUT__10500" port: "O" }
	terminal	{ cell: "LUT__10501" port: "I[2]" }
 }
net {
	name: "n6479"
	terminal	{ cell: "LUT__10498" port: "O" }
	terminal	{ cell: "LUT__10500" port: "I[0]" }
 }
net {
	name: "n6480"
	terminal	{ cell: "LUT__10499" port: "O" }
	terminal	{ cell: "LUT__10500" port: "I[1]" }
 }
net {
	name: "n6476"
	terminal	{ cell: "LUT__10495" port: "O" }
	terminal	{ cell: "LUT__10496" port: "I[0]" }
 }
net {
	name: "n6468"
	terminal	{ cell: "LUT__10486" port: "O" }
	terminal	{ cell: "LUT__10490" port: "I[0]" }
 }
net {
	name: "n6471"
	terminal	{ cell: "LUT__10489" port: "O" }
	terminal	{ cell: "LUT__10490" port: "I[1]" }
 }
net {
	name: "n6472"
	terminal	{ cell: "LUT__10490" port: "O" }
	terminal	{ cell: "LUT__10491" port: "I[1]" }
 }
net {
	name: "n6469"
	terminal	{ cell: "LUT__10487" port: "O" }
	terminal	{ cell: "LUT__10489" port: "I[0]" }
 }
net {
	name: "n6470"
	terminal	{ cell: "LUT__10488" port: "O" }
	terminal	{ cell: "LUT__10489" port: "I[1]" }
 }
net {
	name: "n6466"
	terminal	{ cell: "LUT__10484" port: "O" }
	terminal	{ cell: "LUT__10486" port: "I[0]" }
 }
net {
	name: "n6467"
	terminal	{ cell: "LUT__10485" port: "O" }
	terminal	{ cell: "LUT__10486" port: "I[1]" }
 }
net {
	name: "n6462"
	terminal	{ cell: "LUT__10480" port: "O" }
	terminal	{ cell: "LUT__10482" port: "I[0]" }
 }
net {
	name: "n6463"
	terminal	{ cell: "LUT__10481" port: "O" }
	terminal	{ cell: "LUT__10482" port: "I[1]" }
 }
net {
	name: "n6464"
	terminal	{ cell: "LUT__10482" port: "O" }
	terminal	{ cell: "LUT__10483" port: "I[2]" }
 }
net {
	name: "n6461"
	terminal	{ cell: "LUT__10479" port: "O" }
	terminal	{ cell: "LUT__10483" port: "I[1]" }
 }
net {
	name: "n6459"
	terminal	{ cell: "LUT__10477" port: "O" }
	terminal	{ cell: "LUT__10478" port: "I[0]" }
 }
net {
	name: "n6460"
	terminal	{ cell: "LUT__10478" port: "O" }
	terminal	{ cell: "LUT__10483" port: "I[0]" }
 }
net {
	name: "n6448"
	terminal	{ cell: "LUT__10465" port: "O" }
	terminal	{ cell: "LUT__10473" port: "I[0]" }
 }
net {
	name: "n6455"
	terminal	{ cell: "LUT__10472" port: "O" }
	terminal	{ cell: "LUT__10473" port: "I[1]" }
 }
net {
	name: "n6451"
	terminal	{ cell: "LUT__10468" port: "O" }
	terminal	{ cell: "LUT__10472" port: "I[0]" }
 }
net {
	name: "n6454"
	terminal	{ cell: "LUT__10471" port: "O" }
	terminal	{ cell: "LUT__10472" port: "I[1]" }
 }
net {
	name: "n6453"
	terminal	{ cell: "LUT__10470" port: "O" }
	terminal	{ cell: "LUT__10471" port: "I[1]" }
 }
net {
	name: "n6452"
	terminal	{ cell: "LUT__10469" port: "O" }
	terminal	{ cell: "LUT__10471" port: "I[0]" }
 }
net {
	name: "n6449"
	terminal	{ cell: "LUT__10466" port: "O" }
	terminal	{ cell: "LUT__10468" port: "I[0]" }
 }
net {
	name: "n6450"
	terminal	{ cell: "LUT__10467" port: "O" }
	terminal	{ cell: "LUT__10468" port: "I[1]" }
 }
net {
	name: "n6443"
	terminal	{ cell: "LUT__10460" port: "O" }
	terminal	{ cell: "LUT__10465" port: "I[0]" }
 }
net {
	name: "n6444"
	terminal	{ cell: "LUT__10461" port: "O" }
	terminal	{ cell: "LUT__10465" port: "I[1]" }
 }
net {
	name: "n6447"
	terminal	{ cell: "LUT__10464" port: "O" }
	terminal	{ cell: "LUT__10465" port: "I[2]" }
 }
net {
	name: "n6445"
	terminal	{ cell: "LUT__10462" port: "O" }
	terminal	{ cell: "LUT__10464" port: "I[0]" }
 }
net {
	name: "n6446"
	terminal	{ cell: "LUT__10463" port: "O" }
	terminal	{ cell: "LUT__10464" port: "I[1]" }
 }
net {
	name: "n6442"
	terminal	{ cell: "LUT__10459" port: "O" }
	terminal	{ cell: "LUT__10460" port: "I[0]" }
 }
net {
	name: "n6429"
	terminal	{ cell: "LUT__10445" port: "O" }
	terminal	{ cell: "LUT__10454" port: "I[0]" }
 }
net {
	name: "n6437"
	terminal	{ cell: "LUT__10453" port: "O" }
	terminal	{ cell: "LUT__10454" port: "I[1]" }
 }
net {
	name: "n6433"
	terminal	{ cell: "LUT__10449" port: "O" }
	terminal	{ cell: "LUT__10453" port: "I[0]" }
 }
net {
	name: "n6436"
	terminal	{ cell: "LUT__10452" port: "O" }
	terminal	{ cell: "LUT__10453" port: "I[1]" }
 }
net {
	name: "n6434"
	terminal	{ cell: "LUT__10450" port: "O" }
	terminal	{ cell: "LUT__10452" port: "I[0]" }
 }
net {
	name: "n6435"
	terminal	{ cell: "LUT__10451" port: "O" }
	terminal	{ cell: "LUT__10452" port: "I[1]" }
 }
net {
	name: "n6431"
	terminal	{ cell: "LUT__10447" port: "O" }
	terminal	{ cell: "LUT__10449" port: "I[0]" }
 }
net {
	name: "n6432"
	terminal	{ cell: "LUT__10448" port: "O" }
	terminal	{ cell: "LUT__10449" port: "I[1]" }
 }
net {
	name: "n6420"
	terminal	{ cell: "LUT__10435" port: "O" }
	terminal	{ cell: "LUT__10446" port: "I[1]" }
	terminal	{ cell: "LUT__10436" port: "I[2]" }
 }
net {
	name: "n6356"
	terminal	{ cell: "LUT__10293" port: "O" }
	terminal	{ cell: "LUT__10446" port: "I[2]" }
	terminal	{ cell: "LUT__10296" port: "I[0]" }
 }
net {
	name: "n6424"
	terminal	{ cell: "LUT__10440" port: "O" }
	terminal	{ cell: "LUT__10445" port: "I[0]" }
 }
net {
	name: "n6425"
	terminal	{ cell: "LUT__10441" port: "O" }
	terminal	{ cell: "LUT__10445" port: "I[1]" }
 }
net {
	name: "n6428"
	terminal	{ cell: "LUT__10444" port: "O" }
	terminal	{ cell: "LUT__10445" port: "I[2]" }
 }
net {
	name: "n6426"
	terminal	{ cell: "LUT__10442" port: "O" }
	terminal	{ cell: "LUT__10444" port: "I[0]" }
 }
net {
	name: "n6427"
	terminal	{ cell: "LUT__10443" port: "O" }
	terminal	{ cell: "LUT__10444" port: "I[1]" }
 }
net {
	name: "n6423"
	terminal	{ cell: "LUT__10439" port: "O" }
	terminal	{ cell: "LUT__10440" port: "I[0]" }
 }
net {
	name: "n6419"
	terminal	{ cell: "LUT__10434" port: "O" }
	terminal	{ cell: "LUT__10436" port: "I[0]" }
 }
net {
	name: "n7446"
	terminal	{ cell: "LUT__13506" port: "O" }
	terminal	{ cell: "LUT__10436" port: "I[1]" }
 }
net {
	name: "n6403"
	terminal	{ cell: "LUT__10418" port: "O" }
	terminal	{ cell: "LUT__10436" port: "I[3]" }
 }
net {
	name: "n6413"
	terminal	{ cell: "LUT__10428" port: "O" }
	terminal	{ cell: "LUT__10434" port: "I[1]" }
 }
net {
	name: "n6418"
	terminal	{ cell: "LUT__10433" port: "O" }
	terminal	{ cell: "LUT__10434" port: "I[2]" }
 }
net {
	name: "n6415"
	terminal	{ cell: "LUT__10430" port: "O" }
	terminal	{ cell: "LUT__10433" port: "I[0]" }
 }
net {
	name: "n6417"
	terminal	{ cell: "LUT__10432" port: "O" }
	terminal	{ cell: "LUT__10433" port: "I[1]" }
 }
net {
	name: "n6416"
	terminal	{ cell: "LUT__10431" port: "O" }
	terminal	{ cell: "LUT__10432" port: "I[2]" }
 }
net {
	name: "n6414"
	terminal	{ cell: "LUT__10429" port: "O" }
	terminal	{ cell: "LUT__10430" port: "I[2]" }
 }
net {
	name: "n6411"
	terminal	{ cell: "LUT__10426" port: "O" }
	terminal	{ cell: "LUT__10428" port: "I[0]" }
 }
net {
	name: "n6412"
	terminal	{ cell: "LUT__10427" port: "O" }
	terminal	{ cell: "LUT__10428" port: "I[2]" }
 }
net {
	name: "n6410"
	terminal	{ cell: "LUT__10425" port: "O" }
	terminal	{ cell: "LUT__10426" port: "I[2]" }
 }
net {
	name: "n6409"
	terminal	{ cell: "LUT__10424" port: "O" }
	terminal	{ cell: "LUT__13572" port: "I[1]" }
	terminal	{ cell: "LUT__13562" port: "I[1]" }
	terminal	{ cell: "LUT__13542" port: "I[1]" }
	terminal	{ cell: "LUT__13528" port: "I[1]" }
	terminal	{ cell: "LUT__13506" port: "I[1]" }
	terminal	{ cell: "LUT__11368" port: "I[3]" }
	terminal	{ cell: "LUT__11328" port: "I[3]" }
	terminal	{ cell: "LUT__11288" port: "I[3]" }
	terminal	{ cell: "LUT__11272" port: "I[3]" }
	terminal	{ cell: "LUT__11256" port: "I[3]" }
	terminal	{ cell: "LUT__11240" port: "I[3]" }
	terminal	{ cell: "LUT__11224" port: "I[3]" }
	terminal	{ cell: "LUT__11196" port: "I[3]" }
	terminal	{ cell: "LUT__11180" port: "I[3]" }
	terminal	{ cell: "LUT__11164" port: "I[3]" }
	terminal	{ cell: "LUT__11148" port: "I[3]" }
	terminal	{ cell: "LUT__11120" port: "I[3]" }
	terminal	{ cell: "LUT__11104" port: "I[3]" }
	terminal	{ cell: "LUT__11088" port: "I[3]" }
	terminal	{ cell: "LUT__11072" port: "I[3]" }
	terminal	{ cell: "LUT__11056" port: "I[3]" }
	terminal	{ cell: "LUT__11040" port: "I[3]" }
	terminal	{ cell: "LUT__11024" port: "I[3]" }
	terminal	{ cell: "LUT__11008" port: "I[3]" }
	terminal	{ cell: "LUT__10992" port: "I[3]" }
	terminal	{ cell: "LUT__10976" port: "I[3]" }
	terminal	{ cell: "LUT__10960" port: "I[3]" }
	terminal	{ cell: "LUT__10923" port: "I[3]" }
	terminal	{ cell: "LUT__10895" port: "I[3]" }
	terminal	{ cell: "LUT__10879" port: "I[3]" }
	terminal	{ cell: "LUT__10852" port: "I[3]" }
	terminal	{ cell: "LUT__10836" port: "I[3]" }
	terminal	{ cell: "LUT__13505" port: "I[3]" }
	terminal	{ cell: "LUT__13520" port: "I[3]" }
	terminal	{ cell: "LUT__13533" port: "I[1]" }
	terminal	{ cell: "LUT__13537" port: "I[1]" }
	terminal	{ cell: "LUT__13547" port: "I[1]" }
	terminal	{ cell: "LUT__13552" port: "I[1]" }
	terminal	{ cell: "LUT__13557" port: "I[1]" }
	terminal	{ cell: "LUT__13567" port: "I[1]" }
	terminal	{ cell: "LUT__13575" port: "I[0]" }
 }
net {
	name: "n6407"
	terminal	{ cell: "LUT__10422" port: "O" }
	terminal	{ cell: "LUT__10423" port: "I[3]" }
 }
net {
	name: "n6406"
	terminal	{ cell: "LUT__10421" port: "O" }
	terminal	{ cell: "LUT__10423" port: "I[2]" }
 }
net {
	name: "n6405"
	terminal	{ cell: "LUT__10420" port: "O" }
	terminal	{ cell: "LUT__10423" port: "I[1]" }
 }
net {
	name: "n6402"
	terminal	{ cell: "LUT__10417" port: "O" }
	terminal	{ cell: "LUT__10418" port: "I[0]" }
 }
net {
	name: "n6361"
	terminal	{ cell: "LUT__10298" port: "O" }
	terminal	{ cell: "LUT__10418" port: "I[1]" }
	terminal	{ cell: "LUT__10415" port: "I[1]" }
	terminal	{ cell: "LUT__10299" port: "I[2]" }
	terminal	{ cell: "LUT__10455" port: "I[2]" }
 }
net {
	name: "n6401"
	terminal	{ cell: "LUT__10416" port: "O" }
	terminal	{ cell: "LUT__10417" port: "I[2]" }
 }
net {
	name: "n6329"
	terminal	{ cell: "LUT__10265" port: "O" }
	terminal	{ cell: "LUT__10415" port: "I[0]" }
	terminal	{ cell: "LUT__10299" port: "I[0]" }
	terminal	{ cell: "LUT__10293" port: "I[1]" }
	terminal	{ cell: "LUT__10282" port: "I[0]" }
	terminal	{ cell: "LUT__10266" port: "I[1]" }
	terminal	{ cell: "LUT__11394" port: "I[0]" }
 }
net {
	name: "n6396"
	terminal	{ cell: "LUT__10411" port: "O" }
	terminal	{ cell: "LUT__10414" port: "I[0]" }
 }
net {
	name: "n6397"
	terminal	{ cell: "LUT__10412" port: "O" }
	terminal	{ cell: "LUT__10414" port: "I[1]" }
 }
net {
	name: "n6398"
	terminal	{ cell: "LUT__10413" port: "O" }
	terminal	{ cell: "LUT__10414" port: "I[2]" }
 }
net {
	name: "n6399"
	terminal	{ cell: "LUT__10414" port: "O" }
	terminal	{ cell: "LUT__13501" port: "I[0]" }
 }
net {
	name: "n6392"
	terminal	{ cell: "LUT__10407" port: "O" }
	terminal	{ cell: "LUT__10410" port: "I[0]" }
 }
net {
	name: "n6393"
	terminal	{ cell: "LUT__10408" port: "O" }
	terminal	{ cell: "LUT__10410" port: "I[1]" }
 }
net {
	name: "n6394"
	terminal	{ cell: "LUT__10409" port: "O" }
	terminal	{ cell: "LUT__10410" port: "I[2]" }
 }
net {
	name: "n6395"
	terminal	{ cell: "LUT__10410" port: "O" }
	terminal	{ cell: "LUT__13501" port: "I[1]" }
 }
net {
	name: "n6391"
	terminal	{ cell: "LUT__10406" port: "O" }
	terminal	{ cell: "LUT__13582" port: "I[1]" }
 }
net {
	name: "n6390"
	terminal	{ cell: "LUT__10405" port: "O" }
	terminal	{ cell: "LUT__13586" port: "I[0]" }
 }
net {
	name: "n2981"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i12" port: "O" }
	terminal	{ cell: "LUT__10372" port: "I[0]" }
 }
net {
	name: "n2920"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i27" port: "O" }
	terminal	{ cell: "LUT__10372" port: "I[1]" }
 }
net {
	name: "n2983"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i11" port: "O" }
	terminal	{ cell: "LUT__10370" port: "I[0]" }
 }
net {
	name: "n2922"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i26" port: "O" }
	terminal	{ cell: "LUT__10370" port: "I[1]" }
 }
net {
	name: "n2985"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i10" port: "O" }
	terminal	{ cell: "LUT__10368" port: "I[0]" }
 }
net {
	name: "n2924"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i25" port: "O" }
	terminal	{ cell: "LUT__10368" port: "I[1]" }
 }
net {
	name: "n2987"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i9" port: "O" }
	terminal	{ cell: "LUT__10366" port: "I[0]" }
 }
net {
	name: "n2926"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i24" port: "O" }
	terminal	{ cell: "LUT__10366" port: "I[1]" }
 }
net {
	name: "n2989"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i8" port: "O" }
	terminal	{ cell: "LUT__10364" port: "I[0]" }
 }
net {
	name: "n2928"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i23" port: "O" }
	terminal	{ cell: "LUT__10364" port: "I[1]" }
 }
net {
	name: "n2991"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i7" port: "O" }
	terminal	{ cell: "LUT__10362" port: "I[0]" }
 }
net {
	name: "n2930"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i22" port: "O" }
	terminal	{ cell: "LUT__10362" port: "I[1]" }
 }
net {
	name: "n2993"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i6" port: "O" }
	terminal	{ cell: "LUT__10360" port: "I[0]" }
 }
net {
	name: "n2932"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i21" port: "O" }
	terminal	{ cell: "LUT__10360" port: "I[1]" }
 }
net {
	name: "n2995"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i5" port: "O" }
	terminal	{ cell: "LUT__10358" port: "I[0]" }
 }
net {
	name: "n2934"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i20" port: "O" }
	terminal	{ cell: "LUT__10358" port: "I[1]" }
 }
net {
	name: "n2997"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i4" port: "O" }
	terminal	{ cell: "LUT__10356" port: "I[0]" }
 }
net {
	name: "n2936"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i19" port: "O" }
	terminal	{ cell: "LUT__10356" port: "I[1]" }
 }
net {
	name: "n2999"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i3" port: "O" }
	terminal	{ cell: "LUT__10354" port: "I[0]" }
 }
net {
	name: "n2938"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i18" port: "O" }
	terminal	{ cell: "LUT__10354" port: "I[1]" }
 }
net {
	name: "n3001"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i2" port: "O" }
	terminal	{ cell: "LUT__10352" port: "I[0]" }
 }
net {
	name: "n2940"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i17" port: "O" }
	terminal	{ cell: "LUT__10352" port: "I[1]" }
 }
net {
	name: "n2942"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i16" port: "O" }
	terminal	{ cell: "LUT__10350" port: "I[1]" }
 }
net {
	name: "n6369"
	terminal	{ cell: "LUT__10311" port: "O" }
	terminal	{ cell: "LUT__10335" port: "I[0]" }
	terminal	{ cell: "LUT__10331" port: "I[0]" }
	terminal	{ cell: "LUT__10328" port: "I[2]" }
	terminal	{ cell: "LUT__10325" port: "I[3]" }
	terminal	{ cell: "LUT__10322" port: "I[2]" }
	terminal	{ cell: "LUT__10318" port: "I[0]" }
	terminal	{ cell: "LUT__10315" port: "I[2]" }
	terminal	{ cell: "LUT__10312" port: "I[3]" }
 }
net {
	name: "n6371"
	terminal	{ cell: "LUT__10332" port: "O" }
	terminal	{ cell: "LUT__10335" port: "I[1]" }
	terminal	{ cell: "LUT__10334" port: "I[1]" }
	terminal	{ cell: "LUT__10333" port: "I[1]" }
 }
net {
	name: "n6292"
	terminal	{ cell: "LUT__10220" port: "O" }
	terminal	{ cell: "LUT__10334" port: "I[0]" }
	terminal	{ cell: "LUT__10330" port: "I[0]" }
	terminal	{ cell: "LUT__10327" port: "I[2]" }
	terminal	{ cell: "LUT__10324" port: "I[3]" }
	terminal	{ cell: "LUT__10314" port: "I[2]" }
	terminal	{ cell: "LUT__10310" port: "I[3]" }
	terminal	{ cell: "LUT__10221" port: "I[1]" }
	terminal	{ cell: "LUT__10317" port: "I[0]" }
	terminal	{ cell: "LUT__10321" port: "I[2]" }
 }
net {
	name: "n6289"
	terminal	{ cell: "LUT__10213" port: "O" }
	terminal	{ cell: "LUT__10332" port: "I[2]" }
	terminal	{ cell: "LUT__10214" port: "I[1]" }
 }
net {
	name: "n6370"
	terminal	{ cell: "LUT__10319" port: "O" }
	terminal	{ cell: "LUT__10331" port: "I[1]" }
	terminal	{ cell: "LUT__10330" port: "I[1]" }
	terminal	{ cell: "LUT__10328" port: "I[1]" }
	terminal	{ cell: "LUT__10327" port: "I[1]" }
	terminal	{ cell: "LUT__10326" port: "I[1]" }
	terminal	{ cell: "LUT__10325" port: "I[1]" }
	terminal	{ cell: "LUT__10324" port: "I[1]" }
	terminal	{ cell: "LUT__10323" port: "I[1]" }
	terminal	{ cell: "LUT__10322" port: "I[3]" }
	terminal	{ cell: "LUT__10320" port: "I[3]" }
	terminal	{ cell: "LUT__10321" port: "I[3]" }
	terminal	{ cell: "LUT__10329" port: "I[1]" }
 }
net {
	name: "n6288"
	terminal	{ cell: "LUT__10212" port: "O" }
	terminal	{ cell: "LUT__10326" port: "I[2]" }
	terminal	{ cell: "LUT__10323" port: "I[3]" }
	terminal	{ cell: "LUT__10320" port: "I[2]" }
	terminal	{ cell: "LUT__10316" port: "I[0]" }
	terminal	{ cell: "LUT__10309" port: "I[3]" }
	terminal	{ cell: "LUT__10216" port: "I[0]" }
	terminal	{ cell: "LUT__10217" port: "I[0]" }
	terminal	{ cell: "LUT__10313" port: "I[2]" }
	terminal	{ cell: "LUT__10329" port: "I[0]" }
	terminal	{ cell: "LUT__10333" port: "I[0]" }
 }
net {
	name: "n6226"
	terminal	{ cell: "LUT__10046" port: "O" }
	terminal	{ cell: "LUT__10319" port: "I[2]" }
	terminal	{ cell: "LUT__10213" port: "I[2]" }
	terminal	{ cell: "LUT__10047" port: "I[2]" }
 }
net {
	name: "n6290"
	terminal	{ cell: "LUT__10214" port: "O" }
	terminal	{ cell: "LUT__10318" port: "I[1]" }
	terminal	{ cell: "LUT__10316" port: "I[1]" }
	terminal	{ cell: "LUT__10315" port: "I[1]" }
	terminal	{ cell: "LUT__10314" port: "I[1]" }
	terminal	{ cell: "LUT__10312" port: "I[1]" }
	terminal	{ cell: "LUT__10310" port: "I[1]" }
	terminal	{ cell: "LUT__10309" port: "I[1]" }
	terminal	{ cell: "LUT__10215" port: "I[2]" }
	terminal	{ cell: "LUT__10313" port: "I[1]" }
	terminal	{ cell: "LUT__10317" port: "I[1]" }
 }
net {
	name: "n6287"
	terminal	{ cell: "LUT__10211" port: "O" }
	terminal	{ cell: "LUT__10311" port: "I[0]" }
	terminal	{ cell: "LUT__10212" port: "I[1]" }
 }
net {
	name: "n6311"
	terminal	{ cell: "LUT__10241" port: "O" }
	terminal	{ cell: "LUT__10307" port: "I[0]" }
	terminal	{ cell: "LUT__10294" port: "I[3]" }
	terminal	{ cell: "LUT__10293" port: "I[0]" }
	terminal	{ cell: "LUT__10256" port: "I[1]" }
	terminal	{ cell: "LUT__10254" port: "I[3]" }
	terminal	{ cell: "LUT__10242" port: "I[2]" }
	terminal	{ cell: "LUT__10305" port: "I[2]" }
	terminal	{ cell: "LUT__13492" port: "I[1]" }
	terminal	{ cell: "LUT__11401" port: "I[1]" }
 }
net {
	name: "n6067"
	terminal	{ cell: "LUT__9673" port: "O" }
	terminal	{ cell: "LUT__10307" port: "I[2]" }
	terminal	{ cell: "LUT__9674" port: "I[1]" }
 }
net {
	name: "n7438"
	terminal	{ cell: "LUT__13498" port: "O" }
	terminal	{ cell: "LUT__10307" port: "I[3]" }
 }
net {
	name: "n6327"
	terminal	{ cell: "LUT__10263" port: "O" }
	terminal	{ cell: "LUT__10306" port: "I[0]" }
	terminal	{ cell: "LUT__10268" port: "I[0]" }
 }
net {
	name: "n6331"
	terminal	{ cell: "LUT__10267" port: "O" }
	terminal	{ cell: "LUT__10306" port: "I[1]" }
	terminal	{ cell: "LUT__10268" port: "I[1]" }
 }
net {
	name: "n6316"
	terminal	{ cell: "LUT__10247" port: "O" }
	terminal	{ cell: "LUT__10306" port: "I[2]" }
	terminal	{ cell: "LUT__10264" port: "I[2]" }
	terminal	{ cell: "LUT__10260" port: "I[2]" }
	terminal	{ cell: "LUT__10248" port: "I[1]" }
	terminal	{ cell: "LUT__10269" port: "I[3]" }
	terminal	{ cell: "LUT__11398" port: "I[2]" }
	terminal	{ cell: "LUT__11399" port: "I[3]" }
	terminal	{ cell: "LUT__13493" port: "I[1]" }
 }
net {
	name: "n6283"
	terminal	{ cell: "LUT__10206" port: "O" }
	terminal	{ cell: "LUT__10304" port: "I[0]" }
	terminal	{ cell: "LUT__10258" port: "I[2]" }
	terminal	{ cell: "LUT__10252" port: "I[1]" }
	terminal	{ cell: "LUT__10208" port: "I[2]" }
	terminal	{ cell: "LUT__10265" port: "I[0]" }
	terminal	{ cell: "LUT__13498" port: "I[0]" }
 }
net {
	name: "jtag_inst1_SHIFT"
	terminal	{ cell: "jtag_inst1_SHIFT" port: "inpad" }
	terminal	{ cell: "LUT__10304" port: "I[1]" }
	terminal	{ cell: "LUT__10098" port: "I[1]" }
	terminal	{ cell: "LUT__11633" port: "I[1]" }
 }
net {
	name: "n6366"
	terminal	{ cell: "LUT__10304" port: "O" }
	terminal	{ cell: "LUT__10305" port: "I[1]" }
 }
net {
	name: "n6364"
	terminal	{ cell: "LUT__10301" port: "O" }
	terminal	{ cell: "LUT__10302" port: "I[2]" }
 }
net {
	name: "n6363"
	terminal	{ cell: "LUT__10300" port: "O" }
	terminal	{ cell: "LUT__10301" port: "I[2]" }
 }
net {
	name: "n6360"
	terminal	{ cell: "LUT__10297" port: "O" }
	terminal	{ cell: "LUT__10298" port: "I[1]" }
 }
net {
	name: "n6343"
	terminal	{ cell: "LUT__10280" port: "O" }
	terminal	{ cell: "LUT__10298" port: "I[2]" }
	terminal	{ cell: "LUT__10281" port: "I[1]" }
 }
net {
	name: "n6357"
	terminal	{ cell: "LUT__10294" port: "O" }
	terminal	{ cell: "LUT__10295" port: "I[0]" }
	terminal	{ cell: "LUT__10435" port: "I[1]" }
 }
net {
	name: "n6315"
	terminal	{ cell: "LUT__10246" port: "O" }
	terminal	{ cell: "LUT__10295" port: "I[1]" }
	terminal	{ cell: "LUT__10264" port: "I[1]" }
	terminal	{ cell: "LUT__10263" port: "I[0]" }
	terminal	{ cell: "LUT__10248" port: "I[0]" }
	terminal	{ cell: "LUT__11399" port: "I[0]" }
	terminal	{ cell: "LUT__13493" port: "I[0]" }
 }
net {
	name: "n6314"
	terminal	{ cell: "LUT__10245" port: "O" }
	terminal	{ cell: "LUT__10294" port: "I[1]" }
	terminal	{ cell: "LUT__10246" port: "I[3]" }
 }
net {
	name: "n6342"
	terminal	{ cell: "LUT__10279" port: "O" }
	terminal	{ cell: "LUT__10292" port: "I[0]" }
 }
net {
	name: "n6354"
	terminal	{ cell: "LUT__10291" port: "O" }
	terminal	{ cell: "LUT__10292" port: "I[1]" }
 }
net {
	name: "n6349"
	terminal	{ cell: "LUT__10286" port: "O" }
	terminal	{ cell: "LUT__10291" port: "I[0]" }
 }
net {
	name: "n6353"
	terminal	{ cell: "LUT__10290" port: "O" }
	terminal	{ cell: "LUT__10291" port: "I[1]" }
 }
net {
	name: "n6350"
	terminal	{ cell: "LUT__10287" port: "O" }
	terminal	{ cell: "LUT__10290" port: "I[0]" }
 }
net {
	name: "n6351"
	terminal	{ cell: "LUT__10288" port: "O" }
	terminal	{ cell: "LUT__10290" port: "I[1]" }
 }
net {
	name: "n6352"
	terminal	{ cell: "LUT__10289" port: "O" }
	terminal	{ cell: "LUT__10290" port: "I[2]" }
 }
net {
	name: "n6346"
	terminal	{ cell: "LUT__10283" port: "O" }
	terminal	{ cell: "LUT__10286" port: "I[0]" }
 }
net {
	name: "n6347"
	terminal	{ cell: "LUT__10284" port: "O" }
	terminal	{ cell: "LUT__10286" port: "I[1]" }
 }
net {
	name: "n6348"
	terminal	{ cell: "LUT__10285" port: "O" }
	terminal	{ cell: "LUT__10286" port: "I[2]" }
 }
net {
	name: "n6344"
	terminal	{ cell: "LUT__10281" port: "O" }
	terminal	{ cell: "LUT__10282" port: "I[1]" }
	terminal	{ cell: "LUT__10435" port: "I[2]" }
 }
net {
	name: "n6341"
	terminal	{ cell: "LUT__10278" port: "O" }
	terminal	{ cell: "LUT__10279" port: "I[0]" }
 }
net {
	name: "n6339"
	terminal	{ cell: "LUT__10276" port: "O" }
	terminal	{ cell: "LUT__10279" port: "I[1]" }
 }
net {
	name: "n7436"
	terminal	{ cell: "LUT__13496" port: "O" }
	terminal	{ cell: "LUT__10279" port: "I[3]" }
 }
net {
	name: "n6335"
	terminal	{ cell: "LUT__10272" port: "O" }
	terminal	{ cell: "LUT__10276" port: "I[1]" }
	terminal	{ cell: "LUT__10273" port: "I[3]" }
	terminal	{ cell: "LUT__13504" port: "I[3]" }
 }
net {
	name: "n6338"
	terminal	{ cell: "LUT__10275" port: "O" }
	terminal	{ cell: "LUT__10276" port: "I[2]" }
 }
net {
	name: "n6332"
	terminal	{ cell: "LUT__10268" port: "O" }
	terminal	{ cell: "LUT__10269" port: "I[0]" }
 }
net {
	name: "n6330"
	terminal	{ cell: "LUT__10266" port: "O" }
	terminal	{ cell: "LUT__10267" port: "I[2]" }
 }
net {
	name: "n6322"
	terminal	{ cell: "LUT__10255" port: "O" }
	terminal	{ cell: "LUT__10264" port: "I[0]" }
	terminal	{ cell: "LUT__13492" port: "I[2]" }
 }
net {
	name: "n6303"
	terminal	{ cell: "LUT__10233" port: "O" }
	terminal	{ cell: "LUT__10263" port: "I[2]" }
	terminal	{ cell: "LUT__10254" port: "I[0]" }
	terminal	{ cell: "LUT__10234" port: "I[1]" }
 }
net {
	name: "n6325"
	terminal	{ cell: "LUT__10259" port: "O" }
	terminal	{ cell: "LUT__10263" port: "I[3]" }
	terminal	{ cell: "LUT__10260" port: "I[0]" }
 }
net {
	name: "n6326"
	terminal	{ cell: "LUT__10260" port: "O" }
	terminal	{ cell: "LUT__10261" port: "I[3]" }
	terminal	{ cell: "LUT__11410" port: "I[1]" }
	terminal	{ cell: "LUT__11404" port: "I[0]" }
 }
net {
	name: "n6324"
	terminal	{ cell: "LUT__10258" port: "O" }
	terminal	{ cell: "LUT__10259" port: "I[0]" }
 }
net {
	name: "n6069"
	terminal	{ cell: "LUT__9675" port: "O" }
	terminal	{ cell: "LUT__10254" port: "I[2]" }
	terminal	{ cell: "LUT__10234" port: "I[0]" }
	terminal	{ cell: "LUT__9676" port: "I[0]" }
	terminal	{ cell: "LUT__13498" port: "I[2]" }
 }
net {
	name: "n6321"
	terminal	{ cell: "LUT__10254" port: "O" }
	terminal	{ cell: "LUT__13492" port: "I[3]" }
	terminal	{ cell: "LUT__13493" port: "I[2]" }
 }
net {
	name: "n6320"
	terminal	{ cell: "LUT__10251" port: "O" }
	terminal	{ cell: "LUT__10252" port: "I[0]" }
 }
net {
	name: "n6222"
	terminal	{ cell: "LUT__10042" port: "O" }
	terminal	{ cell: "LUT__10252" port: "I[3]" }
	terminal	{ cell: "LUT__10208" port: "I[0]" }
	terminal	{ cell: "LUT__10070" port: "I[0]" }
	terminal	{ cell: "LUT__10044" port: "I[1]" }
 }
net {
	name: "n6312"
	terminal	{ cell: "LUT__10242" port: "O" }
	terminal	{ cell: "LUT__10250" port: "I[0]" }
 }
net {
	name: "n6318"
	terminal	{ cell: "LUT__10249" port: "O" }
	terminal	{ cell: "LUT__10250" port: "I[2]" }
 }
net {
	name: "n6317"
	terminal	{ cell: "LUT__10248" port: "O" }
	terminal	{ cell: "LUT__10250" port: "I[3]" }
 }
net {
	name: "n6319"
	terminal	{ cell: "LUT__10250" port: "O" }
	terminal	{ cell: "LUT__10253" port: "I[1]" }
	terminal	{ cell: "LUT__11596" port: "I[0]" }
	terminal	{ cell: "LUT__11579" port: "I[0]" }
 }
net {
	name: "n6064"
	terminal	{ cell: "LUT__9670" port: "O" }
	terminal	{ cell: "LUT__10246" port: "I[0]" }
	terminal	{ cell: "LUT__9673" port: "I[1]" }
 }
net {
	name: "n6313"
	terminal	{ cell: "LUT__10244" port: "O" }
	terminal	{ cell: "LUT__10246" port: "I[1]" }
 }
net {
	name: "n4837"
	terminal	{ cell: "LUT__10243" port: "O" }
	terminal	{ cell: "LUT__10246" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i1" port: "I[1]" }
 }
net {
	name: "n6305"
	terminal	{ cell: "LUT__10235" port: "O" }
	terminal	{ cell: "LUT__10242" port: "I[0]" }
 }
net {
	name: "n6306"
	terminal	{ cell: "LUT__10236" port: "O" }
	terminal	{ cell: "LUT__10240" port: "I[0]" }
 }
net {
	name: "n6307"
	terminal	{ cell: "LUT__10237" port: "O" }
	terminal	{ cell: "LUT__10240" port: "I[1]" }
 }
net {
	name: "n6308"
	terminal	{ cell: "LUT__10238" port: "O" }
	terminal	{ cell: "LUT__10240" port: "I[2]" }
 }
net {
	name: "n6309"
	terminal	{ cell: "LUT__10239" port: "O" }
	terminal	{ cell: "LUT__10240" port: "I[3]" }
 }
net {
	name: "n6302"
	terminal	{ cell: "LUT__10232" port: "O" }
	terminal	{ cell: "LUT__10235" port: "I[0]" }
	terminal	{ cell: "LUT__10249" port: "I[0]" }
 }
net {
	name: "n6298"
	terminal	{ cell: "LUT__10228" port: "O" }
	terminal	{ cell: "LUT__10232" port: "I[0]" }
 }
net {
	name: "n6299"
	terminal	{ cell: "LUT__10229" port: "O" }
	terminal	{ cell: "LUT__10232" port: "I[1]" }
 }
net {
	name: "n6300"
	terminal	{ cell: "LUT__10230" port: "O" }
	terminal	{ cell: "LUT__10232" port: "I[2]" }
 }
net {
	name: "n6301"
	terminal	{ cell: "LUT__10231" port: "O" }
	terminal	{ cell: "LUT__10232" port: "I[3]" }
 }
net {
	name: "n6294"
	terminal	{ cell: "LUT__10223" port: "O" }
	terminal	{ cell: "LUT__10226" port: "I[0]" }
 }
net {
	name: "n6295"
	terminal	{ cell: "LUT__10224" port: "O" }
	terminal	{ cell: "LUT__10226" port: "I[1]" }
 }
net {
	name: "n6296"
	terminal	{ cell: "LUT__10225" port: "O" }
	terminal	{ cell: "LUT__10226" port: "I[2]" }
 }
net {
	name: "n6293"
	terminal	{ cell: "LUT__10222" port: "O" }
	terminal	{ cell: "LUT__10223" port: "I[3]" }
 }
net {
	name: "n6286"
	terminal	{ cell: "LUT__10210" port: "O" }
	terminal	{ cell: "LUT__10220" port: "I[2]" }
	terminal	{ cell: "LUT__10211" port: "I[1]" }
 }
net {
	name: "n6291"
	terminal	{ cell: "LUT__10215" port: "O" }
	terminal	{ cell: "LUT__10216" port: "I[1]" }
	terminal	{ cell: "LUT__10217" port: "I[1]" }
	terminal	{ cell: "LUT__10221" port: "I[0]" }
 }
net {
	name: "n6285"
	terminal	{ cell: "LUT__10209" port: "O" }
	terminal	{ cell: "LUT__10210" port: "I[1]" }
 }
net {
	name: "n6225"
	terminal	{ cell: "LUT__10045" port: "O" }
	terminal	{ cell: "LUT__10208" port: "I[1]" }
	terminal	{ cell: "LUT__10047" port: "I[1]" }
 }
net {
	name: "n6258"
	terminal	{ cell: "LUT__10083" port: "O" }
	terminal	{ cell: "LUT__10175" port: "I[0]" }
	terminal	{ cell: "LUT__10084" port: "I[0]" }
 }
net {
	name: "n6101"
	terminal	{ cell: "LUT__9707" port: "O" }
	terminal	{ cell: "LUT__10175" port: "I[1]" }
	terminal	{ cell: "LUT__10167" port: "I[0]" }
	terminal	{ cell: "LUT__13478" port: "I[2]" }
 }
net {
	name: "n6280"
	terminal	{ cell: "LUT__10174" port: "O" }
	terminal	{ cell: "LUT__10175" port: "I[2]" }
 }
net {
	name: "n6279"
	terminal	{ cell: "LUT__10173" port: "O" }
	terminal	{ cell: "LUT__10174" port: "I[0]" }
 }
net {
	name: "n6277"
	terminal	{ cell: "LUT__10166" port: "O" }
	terminal	{ cell: "LUT__10174" port: "I[2]" }
	terminal	{ cell: "LUT__10167" port: "I[2]" }
 }
net {
	name: "n6096"
	terminal	{ cell: "LUT__9702" port: "O" }
	terminal	{ cell: "LUT__10168" port: "I[0]" }
	terminal	{ cell: "LUT__9703" port: "I[1]" }
	terminal	{ cell: "LUT__10067" port: "I[0]" }
	terminal	{ cell: "LUT__13478" port: "I[3]" }
	terminal	{ cell: "LUT__11629" port: "I[0]" }
 }
net {
	name: "n6278"
	terminal	{ cell: "LUT__10167" port: "O" }
	terminal	{ cell: "LUT__10168" port: "I[3]" }
 }
net {
	name: "n6255"
	terminal	{ cell: "LUT__10080" port: "O" }
	terminal	{ cell: "LUT__10167" port: "I[1]" }
	terminal	{ cell: "LUT__10081" port: "I[3]" }
 }
net {
	name: "n6273"
	terminal	{ cell: "LUT__10159" port: "O" }
	terminal	{ cell: "LUT__10162" port: "I[0]" }
 }
net {
	name: "n6274"
	terminal	{ cell: "LUT__10160" port: "O" }
	terminal	{ cell: "LUT__10162" port: "I[1]" }
 }
net {
	name: "n6231"
	terminal	{ cell: "LUT__10053" port: "O" }
	terminal	{ cell: "LUT__10162" port: "I[3]" }
	terminal	{ cell: "LUT__10100" port: "I[1]" }
	terminal	{ cell: "LUT__10082" port: "I[0]" }
	terminal	{ cell: "LUT__10081" port: "I[1]" }
	terminal	{ cell: "LUT__10078" port: "I[0]" }
	terminal	{ cell: "LUT__10061" port: "I[0]" }
	terminal	{ cell: "LUT__10059" port: "I[0]" }
	terminal	{ cell: "LUT__13489" port: "I[2]" }
 }
net {
	name: "n6242"
	terminal	{ cell: "LUT__10064" port: "O" }
	terminal	{ cell: "LUT__10160" port: "I[0]" }
	terminal	{ cell: "LUT__10094" port: "I[1]" }
	terminal	{ cell: "LUT__10082" port: "I[1]" }
	terminal	{ cell: "LUT__10066" port: "I[0]" }
 }
net {
	name: "n6220"
	terminal	{ cell: "LUT__10040" port: "O" }
	terminal	{ cell: "LUT__10159" port: "I[1]" }
	terminal	{ cell: "LUT__10094" port: "I[0]" }
	terminal	{ cell: "LUT__10093" port: "I[1]" }
	terminal	{ cell: "LUT__10074" port: "I[0]" }
	terminal	{ cell: "LUT__10041" port: "I[2]" }
	terminal	{ cell: "LUT__10067" port: "I[1]" }
	terminal	{ cell: "LUT__10099" port: "I[1]" }
	terminal	{ cell: "LUT__10173" port: "I[2]" }
 }
net {
	name: "n4646"
	terminal	{ cell: "LUT__10013" port: "O" }
	terminal	{ cell: "LUT__10104" port: "I[0]" }
	terminal	{ cell: "LUT__10103" port: "I[1]" }
	terminal	{ cell: "LUT__10064" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_24/i2" port: "I[1]" }
 }
net {
	name: "n6246"
	terminal	{ cell: "LUT__10068" port: "O" }
	terminal	{ cell: "LUT__10104" port: "I[3]" }
	terminal	{ cell: "LUT__10103" port: "I[0]" }
	terminal	{ cell: "LUT__10073" port: "I[1]" }
 }
net {
	name: "n6270"
	terminal	{ cell: "LUT__10100" port: "O" }
	terminal	{ cell: "LUT__10101" port: "I[0]" }
 }
net {
	name: "n6099"
	terminal	{ cell: "LUT__9705" port: "O" }
	terminal	{ cell: "LUT__10100" port: "I[0]" }
	terminal	{ cell: "LUT__9707" port: "I[1]" }
 }
net {
	name: "n6223"
	terminal	{ cell: "LUT__10043" port: "O" }
	terminal	{ cell: "LUT__10098" port: "I[0]" }
	terminal	{ cell: "LUT__10080" port: "I[1]" }
	terminal	{ cell: "LUT__10077" port: "I[0]" }
	terminal	{ cell: "LUT__10071" port: "I[3]" }
	terminal	{ cell: "LUT__10044" port: "I[2]" }
 }
net {
	name: "n6269"
	terminal	{ cell: "LUT__10098" port: "O" }
	terminal	{ cell: "LUT__10099" port: "I[0]" }
 }
net {
	name: "n6265"
	terminal	{ cell: "LUT__10093" port: "O" }
	terminal	{ cell: "LUT__10094" port: "I[2]" }
 }
net {
	name: "n6266"
	terminal	{ cell: "LUT__10094" port: "O" }
	terminal	{ cell: "LUT__10095" port: "I[0]" }
	terminal	{ cell: "LUT__10099" port: "I[2]" }
 }
net {
	name: "n6252"
	terminal	{ cell: "LUT__10077" port: "O" }
	terminal	{ cell: "LUT__10093" port: "I[0]" }
	terminal	{ cell: "LUT__10078" port: "I[1]" }
	terminal	{ cell: "LUT__13489" port: "I[0]" }
 }
net {
	name: "n6102"
	terminal	{ cell: "LUT__9708" port: "O" }
	terminal	{ cell: "LUT__10092" port: "I[3]" }
	terminal	{ cell: "LUT__10060" port: "I[0]" }
	terminal	{ cell: "LUT__9709" port: "I[0]" }
 }
net {
	name: "n6261"
	terminal	{ cell: "LUT__10086" port: "O" }
	terminal	{ cell: "LUT__10090" port: "I[0]" }
	terminal	{ cell: "LUT__10088" port: "I[2]" }
 }
net {
	name: "n6262"
	terminal	{ cell: "LUT__10087" port: "O" }
	terminal	{ cell: "LUT__10090" port: "I[1]" }
	terminal	{ cell: "LUT__10088" port: "I[0]" }
 }
net {
	name: "n6263"
	terminal	{ cell: "LUT__10090" port: "O" }
	terminal	{ cell: "LUT__10091" port: "I[3]" }
 }
net {
	name: "n6260"
	terminal	{ cell: "LUT__10085" port: "O" }
	terminal	{ cell: "LUT__10086" port: "I[2]" }
 }
net {
	name: "n6249"
	terminal	{ cell: "LUT__10071" port: "O" }
	terminal	{ cell: "LUT__10084" port: "I[1]" }
	terminal	{ cell: "LUT__10074" port: "I[1]" }
	terminal	{ cell: "LUT__10072" port: "I[0]" }
 }
net {
	name: "n6257"
	terminal	{ cell: "LUT__10082" port: "O" }
	terminal	{ cell: "LUT__10083" port: "I[3]" }
 }
net {
	name: "n6256"
	terminal	{ cell: "LUT__10081" port: "O" }
	terminal	{ cell: "LUT__10083" port: "I[2]" }
 }
net {
	name: "n6100"
	terminal	{ cell: "LUT__9706" port: "O" }
	terminal	{ cell: "LUT__10080" port: "I[2]" }
	terminal	{ cell: "LUT__9707" port: "I[2]" }
 }
net {
	name: "n6254"
	terminal	{ cell: "LUT__10079" port: "O" }
	terminal	{ cell: "LUT__10080" port: "I[3]" }
 }
net {
	name: "n6253"
	terminal	{ cell: "LUT__10078" port: "O" }
	terminal	{ cell: "LUT__10083" port: "I[0]" }
 }
net {
	name: "jtag_inst1_CAPTURE"
	terminal	{ cell: "jtag_inst1_CAPTURE" port: "inpad" }
	terminal	{ cell: "LUT__10077" port: "I[1]" }
	terminal	{ cell: "LUT__10070" port: "I[2]" }
	terminal	{ cell: "LUT__10265" port: "I[1]" }
	terminal	{ cell: "LUT__13497" port: "I[2]" }
 }
net {
	name: "n6244"
	terminal	{ cell: "LUT__10066" port: "O" }
	terminal	{ cell: "LUT__10074" port: "I[3]" }
	terminal	{ cell: "LUT__10068" port: "I[1]" }
 }
net {
	name: "n6250"
	terminal	{ cell: "LUT__10074" port: "O" }
	terminal	{ cell: "LUT__10075" port: "I[0]" }
	terminal	{ cell: "LUT__10091" port: "I[0]" }
 }
net {
	name: "n6248"
	terminal	{ cell: "LUT__10070" port: "O" }
	terminal	{ cell: "LUT__10071" port: "I[0]" }
 }
net {
	name: "n6239"
	terminal	{ cell: "LUT__10061" port: "O" }
	terminal	{ cell: "LUT__10068" port: "I[0]" }
 }
net {
	name: "n6245"
	terminal	{ cell: "LUT__10067" port: "O" }
	terminal	{ cell: "LUT__10068" port: "I[2]" }
	terminal	{ cell: "LUT__10075" port: "I[1]" }
	terminal	{ cell: "LUT__10091" port: "I[1]" }
 }
net {
	name: "n6098"
	terminal	{ cell: "LUT__9704" port: "O" }
	terminal	{ cell: "LUT__10064" port: "I[0]" }
	terminal	{ cell: "LUT__9705" port: "I[1]" }
 }
net {
	name: "n6241"
	terminal	{ cell: "LUT__10063" port: "O" }
	terminal	{ cell: "LUT__10064" port: "I[1]" }
 }
net {
	name: "n6240"
	terminal	{ cell: "LUT__10062" port: "O" }
	terminal	{ cell: "LUT__10064" port: "I[3]" }
 }
net {
	name: "n6237"
	terminal	{ cell: "LUT__10059" port: "O" }
	terminal	{ cell: "LUT__10061" port: "I[3]" }
 }
net {
	name: "n6232"
	terminal	{ cell: "LUT__10054" port: "O" }
	terminal	{ cell: "LUT__10058" port: "I[0]" }
 }
net {
	name: "n6233"
	terminal	{ cell: "LUT__10055" port: "O" }
	terminal	{ cell: "LUT__10058" port: "I[1]" }
 }
net {
	name: "n6234"
	terminal	{ cell: "LUT__10056" port: "O" }
	terminal	{ cell: "LUT__10058" port: "I[2]" }
 }
net {
	name: "n6235"
	terminal	{ cell: "LUT__10057" port: "O" }
	terminal	{ cell: "LUT__10058" port: "I[3]" }
 }
net {
	name: "n6236"
	terminal	{ cell: "LUT__10058" port: "O" }
	terminal	{ cell: "LUT__10059" port: "I[1]" }
 }
net {
	name: "n6227"
	terminal	{ cell: "LUT__10049" port: "O" }
	terminal	{ cell: "LUT__10053" port: "I[0]" }
 }
net {
	name: "n6228"
	terminal	{ cell: "LUT__10050" port: "O" }
	terminal	{ cell: "LUT__10053" port: "I[1]" }
 }
net {
	name: "n6229"
	terminal	{ cell: "LUT__10051" port: "O" }
	terminal	{ cell: "LUT__10053" port: "I[2]" }
 }
net {
	name: "n6230"
	terminal	{ cell: "LUT__10052" port: "O" }
	terminal	{ cell: "LUT__10053" port: "I[3]" }
 }
net {
	name: "n6202"
	terminal	{ cell: "LUT__9966" port: "O" }
	terminal	{ cell: "LUT__9970" port: "I[0]" }
 }
net {
	name: "n6203"
	terminal	{ cell: "LUT__9967" port: "O" }
	terminal	{ cell: "LUT__9970" port: "I[1]" }
 }
net {
	name: "n6204"
	terminal	{ cell: "LUT__9968" port: "O" }
	terminal	{ cell: "LUT__9970" port: "I[2]" }
 }
net {
	name: "n6205"
	terminal	{ cell: "LUT__9969" port: "O" }
	terminal	{ cell: "LUT__9970" port: "I[3]" }
 }
net {
	name: "n6199"
	terminal	{ cell: "LUT__9959" port: "O" }
	terminal	{ cell: "LUT__9960" port: "I[2]" }
 }
net {
	name: "n6198"
	terminal	{ cell: "LUT__9958" port: "O" }
	terminal	{ cell: "LUT__9960" port: "I[3]" }
 }
net {
	name: "n6194"
	terminal	{ cell: "LUT__9953" port: "O" }
	terminal	{ cell: "LUT__9955" port: "I[0]" }
 }
net {
	name: "n6195"
	terminal	{ cell: "LUT__9954" port: "O" }
	terminal	{ cell: "LUT__9955" port: "I[1]" }
 }
net {
	name: "n6188"
	terminal	{ cell: "LUT__9917" port: "O" }
	terminal	{ cell: "LUT__9918" port: "I[3]" }
 }
net {
	name: "n6187"
	terminal	{ cell: "LUT__9916" port: "O" }
	terminal	{ cell: "LUT__9918" port: "I[2]" }
 }
net {
	name: "n6186"
	terminal	{ cell: "LUT__9915" port: "O" }
	terminal	{ cell: "LUT__9918" port: "I[1]" }
 }
net {
	name: "n6182"
	terminal	{ cell: "LUT__9907" port: "O" }
	terminal	{ cell: "LUT__9908" port: "I[2]" }
 }
net {
	name: "n6181"
	terminal	{ cell: "LUT__9906" port: "O" }
	terminal	{ cell: "LUT__9908" port: "I[3]" }
 }
net {
	name: "n6176"
	terminal	{ cell: "LUT__9900" port: "O" }
	terminal	{ cell: "LUT__9903" port: "I[0]" }
 }
net {
	name: "n6177"
	terminal	{ cell: "LUT__9901" port: "O" }
	terminal	{ cell: "LUT__9903" port: "I[1]" }
 }
net {
	name: "n6178"
	terminal	{ cell: "LUT__9902" port: "O" }
	terminal	{ cell: "LUT__9903" port: "I[2]" }
 }
net {
	name: "n6168"
	terminal	{ cell: "LUT__9864" port: "O" }
	terminal	{ cell: "LUT__9868" port: "I[0]" }
 }
net {
	name: "n6169"
	terminal	{ cell: "LUT__9865" port: "O" }
	terminal	{ cell: "LUT__9868" port: "I[1]" }
 }
net {
	name: "n6170"
	terminal	{ cell: "LUT__9866" port: "O" }
	terminal	{ cell: "LUT__9868" port: "I[2]" }
 }
net {
	name: "n6171"
	terminal	{ cell: "LUT__9867" port: "O" }
	terminal	{ cell: "LUT__9868" port: "I[3]" }
 }
net {
	name: "n6166"
	terminal	{ cell: "LUT__9858" port: "O" }
	terminal	{ cell: "LUT__9859" port: "I[2]" }
 }
net {
	name: "n6165"
	terminal	{ cell: "LUT__9857" port: "O" }
	terminal	{ cell: "LUT__9859" port: "I[3]" }
 }
net {
	name: "n6161"
	terminal	{ cell: "LUT__9852" port: "O" }
	terminal	{ cell: "LUT__9854" port: "I[0]" }
 }
net {
	name: "n6162"
	terminal	{ cell: "LUT__9853" port: "O" }
	terminal	{ cell: "LUT__9854" port: "I[1]" }
 }
net {
	name: "n6152"
	terminal	{ cell: "LUT__9815" port: "O" }
	terminal	{ cell: "LUT__9819" port: "I[0]" }
 }
net {
	name: "n6153"
	terminal	{ cell: "LUT__9816" port: "O" }
	terminal	{ cell: "LUT__9819" port: "I[1]" }
 }
net {
	name: "n6154"
	terminal	{ cell: "LUT__9817" port: "O" }
	terminal	{ cell: "LUT__9819" port: "I[2]" }
 }
net {
	name: "n6155"
	terminal	{ cell: "LUT__9818" port: "O" }
	terminal	{ cell: "LUT__9819" port: "I[3]" }
 }
net {
	name: "n6150"
	terminal	{ cell: "LUT__9807" port: "O" }
	terminal	{ cell: "LUT__9808" port: "I[2]" }
 }
net {
	name: "n6149"
	terminal	{ cell: "LUT__9806" port: "O" }
	terminal	{ cell: "LUT__9808" port: "I[3]" }
 }
net {
	name: "n6146"
	terminal	{ cell: "LUT__9802" port: "O" }
	terminal	{ cell: "LUT__9803" port: "I[1]" }
 }
net {
	name: "n6145"
	terminal	{ cell: "LUT__9801" port: "O" }
	terminal	{ cell: "LUT__9803" port: "I[0]" }
 }
net {
	name: "n6142"
	terminal	{ cell: "LUT__9787" port: "O" }
	terminal	{ cell: "LUT__9788" port: "I[1]" }
 }
net {
	name: "n6141"
	terminal	{ cell: "LUT__9786" port: "O" }
	terminal	{ cell: "LUT__9788" port: "I[2]" }
 }
net {
	name: "n6139"
	terminal	{ cell: "LUT__9779" port: "O" }
	terminal	{ cell: "LUT__9780" port: "I[1]" }
 }
net {
	name: "n6138"
	terminal	{ cell: "LUT__9778" port: "O" }
	terminal	{ cell: "LUT__9780" port: "I[2]" }
 }
net {
	name: "n6136"
	terminal	{ cell: "LUT__9773" port: "O" }
	terminal	{ cell: "LUT__9774" port: "I[3]" }
 }
net {
	name: "n6134"
	terminal	{ cell: "LUT__9768" port: "O" }
	terminal	{ cell: "LUT__9769" port: "I[3]" }
 }
net {
	name: "n6129"
	terminal	{ cell: "LUT__9745" port: "O" }
	terminal	{ cell: "LUT__9749" port: "I[0]" }
 }
net {
	name: "n6130"
	terminal	{ cell: "LUT__9746" port: "O" }
	terminal	{ cell: "LUT__9749" port: "I[1]" }
 }
net {
	name: "n6131"
	terminal	{ cell: "LUT__9747" port: "O" }
	terminal	{ cell: "LUT__9749" port: "I[2]" }
 }
net {
	name: "n6132"
	terminal	{ cell: "LUT__9748" port: "O" }
	terminal	{ cell: "LUT__9749" port: "I[3]" }
 }
net {
	name: "n6127"
	terminal	{ cell: "LUT__9743" port: "O" }
	terminal	{ cell: "LUT__9744" port: "I[3]" }
 }
net {
	name: "n6124"
	terminal	{ cell: "LUT__9740" port: "O" }
	terminal	{ cell: "LUT__9742" port: "I[2]" }
 }
net {
	name: "n6125"
	terminal	{ cell: "LUT__9741" port: "O" }
	terminal	{ cell: "LUT__9742" port: "I[3]" }
 }
net {
	name: "LED[0]"
	terminal	{ cell: "LUT__9731" port: "O" }
	terminal	{ cell: "LED[0]" port: "outpad" }
 }
net {
	name: "n6095"
	terminal	{ cell: "LUT__9701" port: "O" }
	terminal	{ cell: "LUT__9730" port: "I[0]" }
 }
net {
	name: "n7419"
	terminal	{ cell: "LUT__13478" port: "O" }
	terminal	{ cell: "LUT__9730" port: "I[1]" }
 }
net {
	name: "n2722"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__9730" port: "I[2]" }
 }
net {
	name: "n6123"
	terminal	{ cell: "LUT__9729" port: "O" }
	terminal	{ cell: "LUT__9730" port: "I[3]" }
 }
net {
	name: "jtag_inst1_TDO"
	terminal	{ cell: "LUT__9730" port: "O" }
	terminal	{ cell: "jtag_inst1_TDO" port: "outpad" }
 }
net {
	name: "n2736"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__9729" port: "I[0]" }
 }
net {
	name: "n2778"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__9729" port: "I[1]" }
 }
net {
	name: "n2779"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__9729" port: "I[2]" }
 }
net {
	name: "n6118"
	terminal	{ cell: "LUT__9724" port: "O" }
	terminal	{ cell: "LUT__9728" port: "I[0]" }
 }
net {
	name: "n6119"
	terminal	{ cell: "LUT__9725" port: "O" }
	terminal	{ cell: "LUT__9728" port: "I[1]" }
 }
net {
	name: "n6120"
	terminal	{ cell: "LUT__9726" port: "O" }
	terminal	{ cell: "LUT__9728" port: "I[2]" }
 }
net {
	name: "n6121"
	terminal	{ cell: "LUT__9727" port: "O" }
	terminal	{ cell: "LUT__9728" port: "I[3]" }
 }
net {
	name: "n6122"
	terminal	{ cell: "LUT__9728" port: "O" }
	terminal	{ cell: "LUT__13578" port: "I[3]" }
 }
net {
	name: "n6113"
	terminal	{ cell: "LUT__9719" port: "O" }
	terminal	{ cell: "LUT__9723" port: "I[0]" }
 }
net {
	name: "n6114"
	terminal	{ cell: "LUT__9720" port: "O" }
	terminal	{ cell: "LUT__9723" port: "I[1]" }
 }
net {
	name: "n6115"
	terminal	{ cell: "LUT__9721" port: "O" }
	terminal	{ cell: "LUT__9723" port: "I[2]" }
 }
net {
	name: "n6116"
	terminal	{ cell: "LUT__9722" port: "O" }
	terminal	{ cell: "LUT__9723" port: "I[3]" }
 }
net {
	name: "n6117"
	terminal	{ cell: "LUT__9723" port: "O" }
	terminal	{ cell: "LUT__13578" port: "I[2]" }
 }
net {
	name: "n6112"
	terminal	{ cell: "LUT__9718" port: "O" }
	terminal	{ cell: "LUT__13577" port: "I[3]" }
 }
net {
	name: "n6111"
	terminal	{ cell: "LUT__9717" port: "O" }
	terminal	{ cell: "LUT__13577" port: "I[2]" }
 }
net {
	name: "n6110"
	terminal	{ cell: "LUT__9716" port: "O" }
	terminal	{ cell: "LUT__13578" port: "I[1]" }
 }
net {
	name: "n6105"
	terminal	{ cell: "LUT__9711" port: "O" }
	terminal	{ cell: "LUT__9715" port: "I[0]" }
 }
net {
	name: "n6106"
	terminal	{ cell: "LUT__9712" port: "O" }
	terminal	{ cell: "LUT__9715" port: "I[1]" }
 }
net {
	name: "n6107"
	terminal	{ cell: "LUT__9713" port: "O" }
	terminal	{ cell: "LUT__9715" port: "I[2]" }
 }
net {
	name: "n6108"
	terminal	{ cell: "LUT__9714" port: "O" }
	terminal	{ cell: "LUT__9715" port: "I[3]" }
 }
net {
	name: "n6109"
	terminal	{ cell: "LUT__9715" port: "O" }
	terminal	{ cell: "LUT__13578" port: "I[0]" }
 }
net {
	name: "n6103"
	terminal	{ cell: "LUT__9709" port: "O" }
	terminal	{ cell: "LUT__13478" port: "I[1]" }
 }
net {
	name: "n6071"
	terminal	{ cell: "LUT__9677" port: "O" }
	terminal	{ cell: "LUT__9701" port: "I[0]" }
 }
net {
	name: "n6094"
	terminal	{ cell: "LUT__9700" port: "O" }
	terminal	{ cell: "LUT__9701" port: "I[1]" }
 }
net {
	name: "n6092"
	terminal	{ cell: "LUT__9698" port: "O" }
	terminal	{ cell: "LUT__9700" port: "I[0]" }
 }
net {
	name: "n6093"
	terminal	{ cell: "LUT__9699" port: "O" }
	terminal	{ cell: "LUT__9700" port: "I[1]" }
 }
net {
	name: "n6068"
	terminal	{ cell: "LUT__9674" port: "O" }
	terminal	{ cell: "LUT__9700" port: "I[3]" }
	terminal	{ cell: "LUT__9677" port: "I[2]" }
 }
net {
	name: "n6076"
	terminal	{ cell: "LUT__9682" port: "O" }
	terminal	{ cell: "LUT__9698" port: "I[0]" }
 }
net {
	name: "n6081"
	terminal	{ cell: "LUT__9687" port: "O" }
	terminal	{ cell: "LUT__9698" port: "I[1]" }
 }
net {
	name: "n6086"
	terminal	{ cell: "LUT__9692" port: "O" }
	terminal	{ cell: "LUT__9698" port: "I[2]" }
 }
net {
	name: "n6091"
	terminal	{ cell: "LUT__9697" port: "O" }
	terminal	{ cell: "LUT__9698" port: "I[3]" }
 }
net {
	name: "n6087"
	terminal	{ cell: "LUT__9693" port: "O" }
	terminal	{ cell: "LUT__9697" port: "I[0]" }
 }
net {
	name: "n6088"
	terminal	{ cell: "LUT__9694" port: "O" }
	terminal	{ cell: "LUT__9697" port: "I[1]" }
 }
net {
	name: "n6089"
	terminal	{ cell: "LUT__9695" port: "O" }
	terminal	{ cell: "LUT__9697" port: "I[2]" }
 }
net {
	name: "n6090"
	terminal	{ cell: "LUT__9696" port: "O" }
	terminal	{ cell: "LUT__9697" port: "I[3]" }
 }
net {
	name: "n6082"
	terminal	{ cell: "LUT__9688" port: "O" }
	terminal	{ cell: "LUT__9692" port: "I[0]" }
 }
net {
	name: "n6083"
	terminal	{ cell: "LUT__9689" port: "O" }
	terminal	{ cell: "LUT__9692" port: "I[1]" }
 }
net {
	name: "n6084"
	terminal	{ cell: "LUT__9690" port: "O" }
	terminal	{ cell: "LUT__9692" port: "I[2]" }
 }
net {
	name: "n6085"
	terminal	{ cell: "LUT__9691" port: "O" }
	terminal	{ cell: "LUT__9692" port: "I[3]" }
 }
net {
	name: "n6077"
	terminal	{ cell: "LUT__9683" port: "O" }
	terminal	{ cell: "LUT__9687" port: "I[0]" }
 }
net {
	name: "n6078"
	terminal	{ cell: "LUT__9684" port: "O" }
	terminal	{ cell: "LUT__9687" port: "I[1]" }
 }
net {
	name: "n6079"
	terminal	{ cell: "LUT__9685" port: "O" }
	terminal	{ cell: "LUT__9687" port: "I[2]" }
 }
net {
	name: "n6080"
	terminal	{ cell: "LUT__9686" port: "O" }
	terminal	{ cell: "LUT__9687" port: "I[3]" }
 }
net {
	name: "n6072"
	terminal	{ cell: "LUT__9678" port: "O" }
	terminal	{ cell: "LUT__9682" port: "I[0]" }
 }
net {
	name: "n6073"
	terminal	{ cell: "LUT__9679" port: "O" }
	terminal	{ cell: "LUT__9682" port: "I[1]" }
 }
net {
	name: "n6074"
	terminal	{ cell: "LUT__9680" port: "O" }
	terminal	{ cell: "LUT__9682" port: "I[2]" }
 }
net {
	name: "n6075"
	terminal	{ cell: "LUT__9681" port: "O" }
	terminal	{ cell: "LUT__9682" port: "I[3]" }
 }
net {
	name: "n6070"
	terminal	{ cell: "LUT__9676" port: "O" }
	terminal	{ cell: "LUT__9677" port: "I[3]" }
 }
net {
	name: "jtag_inst1_SEL"
	terminal	{ cell: "jtag_inst1_SEL" port: "inpad" }
	terminal	{ cell: "LUT__11629" port: "I[1]" }
	terminal	{ cell: "LUT__11633" port: "I[0]" }
 }
net {
	name: "n6063"
	terminal	{ cell: "LUT__9669" port: "O" }
	terminal	{ cell: "LUT__9674" port: "I[0]" }
	terminal	{ cell: "LUT__9673" port: "I[2]" }
 }
net {
	name: "n6065"
	terminal	{ cell: "LUT__9671" port: "O" }
	terminal	{ cell: "LUT__9673" port: "I[0]" }
 }
net {
	name: "RxMcstClk"
	terminal	{ cell: "RxMcstClk" port: "inpad" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/CLKBUF__0" port: "IO_in" }
 }
net {
	name: "TxMcstClk"
	terminal	{ cell: "TxMcstClk" port: "inpad" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/CLKBUF__0" port: "IO_in" }
 }
net {
	name: "SysClk"
	terminal	{ cell: "SysClk" port: "inpad" }
	terminal	{ cell: "U2_Mcst2MII/U1_McstTx/CLKBUF__1" port: "IO_in" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n868"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/AUX_ADD_CI__U2_McstDecode/U1_McstDelimit/sub_7/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i1" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n869"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/AUX_ADD_CI__U1_ClkSmooth/sub_9/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i1" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n26_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i1" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i2" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n299"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i2" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i3" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n286"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i3" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i4" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n284"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i4" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i5" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n282"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i5" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i6" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n280"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i6" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i7" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n278"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i7" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/add_5/i8" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n51_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i2" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n275"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i3" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n273"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i4" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n271"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i5" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n269"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i6" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n267"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i7" port: "cin" }
 }
net {
	name: "n6185"
	terminal	{ cell: "LUT__9914" port: "O" }
	terminal	{ cell: "LUT__9918" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n265"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i8" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n57_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i1" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i2" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n261"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i2" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i3" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n258"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i3" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i4" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n252"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i4" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i5" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n243"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i5" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i6" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n241"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i6" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i7" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n234"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i7" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i8" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n586_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1320" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i1" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n184"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i2" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n176"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i3" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n174"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i4" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n169"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i5" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n160"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i6" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n157"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i6" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1326" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n158"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i7" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n154"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/sub_9/add_2/i8" port: "cin" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n451_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1251" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U1_ClkSmooth/add_7/i1" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n443_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1244" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/U2_McstDecode/U1_McstDelimit/sub_7/add_2/i1" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n861_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1624" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1625" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n859_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1622" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1623" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n857_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1620" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1621" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n851_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1318" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1320" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n852_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1319" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1320" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n829_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1249" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1251" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n830_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1250" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1251" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n826_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1242" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1244" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n827_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1243" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1244" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n818_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1230" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1231" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n808_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1216" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1231" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1217" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n815_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1226" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1227" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n813_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1223" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1227" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1224" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n811_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1220" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1224" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1221" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n810_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1219" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1221" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n785_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1185" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1215" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1202" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1188" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n786_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1186" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1215" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1202" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1188" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n805_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1212" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1213" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n803_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1209" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1213" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1210" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n801_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1206" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1210" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1207" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n800_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1205" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1207" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n776_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1174" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1203" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1189" port: "I[0]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1176" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n795_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1198" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1199" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n793_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1195" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1199" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1196" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n791_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1192" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1196" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1193" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n777_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1175" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1189" port: "I[1]" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1176" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n779_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1177" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1179" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n774_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1160" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1161" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n766_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1151" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1158" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n770_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1155" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1158" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n771_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1156" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1158" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n772_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1157" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1158" port: "I[3]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n767_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1152" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1155" port: "I[0]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n768_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1153" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1155" port: "I[1]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n769_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1154" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1155" port: "I[2]" }
 }
net {
	name: "U2_Mcst2MII/U2_McstRx/n765_2"
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1150" port: "O" }
	terminal	{ cell: "U2_Mcst2MII/U2_McstRx/LUT__1151" port: "I[0]" }
 }
net {
	name: "n6336"
	terminal	{ cell: "LUT__10273" port: "O" }
	terminal	{ cell: "LUT__13496" port: "I[2]" }
 }
net {
	name: "n6044"
	terminal	{ cell: "LUT__11634" port: "O" }
	terminal	{ cell: "add_24/i1" port: "I[1]" }
 }
net {
	name: "n39"
	terminal	{ cell: "sub_6/add_2/i1" port: "cout" }
	terminal	{ cell: "sub_6/add_2/i2" port: "cin" }
 }
net {
	name: "n3357"
	terminal	{ cell: "sub_6/add_2/i2" port: "cout" }
	terminal	{ cell: "sub_6/add_2/i3" port: "cin" }
 }
net {
	name: "n3355"
	terminal	{ cell: "sub_6/add_2/i3" port: "cout" }
	terminal	{ cell: "sub_6/add_2/i4" port: "cin" }
 }
net {
	name: "n3353"
	terminal	{ cell: "sub_6/add_2/i4" port: "cout" }
	terminal	{ cell: "sub_6/add_2/i5" port: "cin" }
 }
net {
	name: "n3351"
	terminal	{ cell: "sub_6/add_2/i5" port: "cout" }
	terminal	{ cell: "sub_6/add_2/i6" port: "cin" }
 }
net {
	name: "n3349"
	terminal	{ cell: "sub_6/add_2/i6" port: "cout" }
	terminal	{ cell: "sub_6/add_2/i7" port: "cin" }
 }
net {
	name: "n3347"
	terminal	{ cell: "sub_6/add_2/i7" port: "cout" }
	terminal	{ cell: "sub_6/add_2/i8" port: "cin" }
 }
net {
	name: "n3345"
	terminal	{ cell: "sub_6/add_2/i8" port: "cout" }
	terminal	{ cell: "sub_6/add_2/i9" port: "cin" }
 }
net {
	name: "n3343"
	terminal	{ cell: "sub_6/add_2/i9" port: "cout" }
	terminal	{ cell: "sub_6/add_2/i10" port: "cin" }
 }
net {
	name: "n3341"
	terminal	{ cell: "sub_6/add_2/i10" port: "cout" }
	terminal	{ cell: "sub_6/add_2/i11" port: "cin" }
 }
net {
	name: "n3339"
	terminal	{ cell: "sub_6/add_2/i11" port: "cout" }
	terminal	{ cell: "sub_6/add_2/i12" port: "cin" }
 }
net {
	name: "n3337"
	terminal	{ cell: "sub_6/add_2/i12" port: "cout" }
	terminal	{ cell: "sub_6/add_2/i13" port: "cin" }
 }
net {
	name: "n3335"
	terminal	{ cell: "sub_6/add_2/i13" port: "cout" }
	terminal	{ cell: "sub_6/add_2/i14" port: "cin" }
 }
net {
	name: "n3333"
	terminal	{ cell: "sub_6/add_2/i14" port: "cout" }
	terminal	{ cell: "sub_6/add_2/i15" port: "cin" }
 }
net {
	name: "n3331"
	terminal	{ cell: "sub_6/add_2/i15" port: "cout" }
	terminal	{ cell: "sub_6/add_2/i16" port: "cin" }
 }
net {
	name: "n48"
	terminal	{ cell: "sub_8/add_2/i1" port: "cout" }
	terminal	{ cell: "sub_8/add_2/i2" port: "cin" }
 }
net {
	name: "n3328"
	terminal	{ cell: "sub_8/add_2/i2" port: "cout" }
	terminal	{ cell: "sub_8/add_2/i3" port: "cin" }
 }
net {
	name: "n3326"
	terminal	{ cell: "sub_8/add_2/i3" port: "cout" }
	terminal	{ cell: "sub_8/add_2/i4" port: "cin" }
 }
net {
	name: "n3324"
	terminal	{ cell: "sub_8/add_2/i4" port: "cout" }
	terminal	{ cell: "sub_8/add_2/i5" port: "cin" }
 }
net {
	name: "n3322"
	terminal	{ cell: "sub_8/add_2/i5" port: "cout" }
	terminal	{ cell: "sub_8/add_2/i6" port: "cin" }
 }
net {
	name: "n3320"
	terminal	{ cell: "sub_8/add_2/i6" port: "cout" }
	terminal	{ cell: "sub_8/add_2/i7" port: "cin" }
 }
net {
	name: "n3318"
	terminal	{ cell: "sub_8/add_2/i7" port: "cout" }
	terminal	{ cell: "sub_8/add_2/i8" port: "cin" }
 }
net {
	name: "n3316"
	terminal	{ cell: "sub_8/add_2/i8" port: "cout" }
	terminal	{ cell: "sub_8/add_2/i9" port: "cin" }
 }
net {
	name: "n3314"
	terminal	{ cell: "sub_8/add_2/i9" port: "cout" }
	terminal	{ cell: "sub_8/add_2/i10" port: "cin" }
 }
net {
	name: "n6404"
	terminal	{ cell: "LUT__10419" port: "O" }
	terminal	{ cell: "LUT__10423" port: "I[0]" }
 }
net {
	name: "n3312"
	terminal	{ cell: "sub_8/add_2/i10" port: "cout" }
	terminal	{ cell: "sub_8/add_2/i11" port: "cin" }
 }
net {
	name: "n3310"
	terminal	{ cell: "sub_8/add_2/i11" port: "cout" }
	terminal	{ cell: "sub_8/add_2/i12" port: "cin" }
 }
net {
	name: "n3308"
	terminal	{ cell: "sub_8/add_2/i12" port: "cout" }
	terminal	{ cell: "sub_8/add_2/i13" port: "cin" }
 }
net {
	name: "n3306"
	terminal	{ cell: "sub_8/add_2/i13" port: "cout" }
	terminal	{ cell: "sub_8/add_2/i14" port: "cin" }
 }
net {
	name: "n6408"
	terminal	{ cell: "LUT__10423" port: "O" }
	terminal	{ cell: "LUT__13506" port: "I[0]" }
 }
net {
	name: "n3304"
	terminal	{ cell: "sub_8/add_2/i14" port: "cout" }
	terminal	{ cell: "sub_8/add_2/i15" port: "cin" }
 }
net {
	name: "n3302"
	terminal	{ cell: "sub_8/add_2/i15" port: "cout" }
	terminal	{ cell: "sub_8/add_2/i16" port: "cin" }
 }
net {
	name: "n50"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i2" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i3" port: "cin" }
 }
net {
	name: "n3299"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i3" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i4" port: "cin" }
 }
net {
	name: "n3297"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i4" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i5" port: "cin" }
 }
net {
	name: "n3295"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i5" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i6" port: "cin" }
 }
net {
	name: "n3293"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i6" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i7" port: "cin" }
 }
net {
	name: "n3291"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i7" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i8" port: "cin" }
 }
net {
	name: "n3289"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i8" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i9" port: "cin" }
 }
net {
	name: "n3287"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i9" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i10" port: "cin" }
 }
net {
	name: "n3285"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i10" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i11" port: "cin" }
 }
net {
	name: "n3283"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i11" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i12" port: "cin" }
 }
net {
	name: "n3281"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i12" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i13" port: "cin" }
 }
net {
	name: "n3279"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i13" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i14" port: "cin" }
 }
net {
	name: "n3277"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i14" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i15" port: "cin" }
 }
net {
	name: "n3275"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i15" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i16" port: "cin" }
 }
net {
	name: "n3273"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i16" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i17" port: "cin" }
 }
net {
	name: "n3271"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i17" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i18" port: "cin" }
 }
net {
	name: "n3269"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i18" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i19" port: "cin" }
 }
net {
	name: "n3267"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i19" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i20" port: "cin" }
 }
net {
	name: "n3265"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i20" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i21" port: "cin" }
 }
net {
	name: "n3263"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i21" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i22" port: "cin" }
 }
net {
	name: "n3261"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i22" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i23" port: "cin" }
 }
net {
	name: "n3259"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i23" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i24" port: "cin" }
 }
net {
	name: "n3257"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i24" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i25" port: "cin" }
 }
net {
	name: "n3255"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i25" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i26" port: "cin" }
 }
net {
	name: "n3253"
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i26" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U0_PRBS9Chk/add_30/i27" port: "cin" }
 }
net {
	name: "n776"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i2" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i3" port: "cin" }
 }
net {
	name: "n3250"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i3" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i4" port: "cin" }
 }
net {
	name: "n3248"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i4" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i5" port: "cin" }
 }
net {
	name: "n3246"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i5" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i6" port: "cin" }
 }
net {
	name: "n3244"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i6" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i7" port: "cin" }
 }
net {
	name: "n3242"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i7" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i8" port: "cin" }
 }
net {
	name: "n3240"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i8" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i9" port: "cin" }
 }
net {
	name: "n3238"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i9" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i10" port: "cin" }
 }
net {
	name: "n3236"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i10" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i11" port: "cin" }
 }
net {
	name: "n3234"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i11" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i12" port: "cin" }
 }
net {
	name: "n3232"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i12" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i13" port: "cin" }
 }
net {
	name: "n3230"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i13" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i14" port: "cin" }
 }
net {
	name: "n3228"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i14" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i15" port: "cin" }
 }
net {
	name: "n3226"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i15" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i16" port: "cin" }
 }
net {
	name: "n3224"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i16" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i17" port: "cin" }
 }
net {
	name: "n3222"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i17" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i18" port: "cin" }
 }
net {
	name: "n3220"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i18" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i19" port: "cin" }
 }
net {
	name: "n3218"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i19" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i20" port: "cin" }
 }
net {
	name: "n3216"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i20" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i21" port: "cin" }
 }
net {
	name: "n3214"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i21" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i22" port: "cin" }
 }
net {
	name: "n3212"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i22" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i23" port: "cin" }
 }
net {
	name: "n6465"
	terminal	{ cell: "LUT__10483" port: "O" }
	terminal	{ cell: "LUT__10491" port: "I[0]" }
 }
net {
	name: "n3210"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i23" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i24" port: "cin" }
 }
net {
	name: "n3208"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i24" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i25" port: "cin" }
 }
net {
	name: "n3206"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i25" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i26" port: "cin" }
 }
net {
	name: "n3204"
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i26" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U1_PRBS9Chk/add_30/i27" port: "cin" }
 }
net {
	name: "n825"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i2" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i3" port: "cin" }
 }
net {
	name: "n3201"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i3" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i4" port: "cin" }
 }
net {
	name: "n3199"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i4" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i5" port: "cin" }
 }
net {
	name: "n3197"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i5" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i6" port: "cin" }
 }
net {
	name: "n3195"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i6" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i7" port: "cin" }
 }
net {
	name: "n3193"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i7" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i8" port: "cin" }
 }
net {
	name: "n3191"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i8" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i9" port: "cin" }
 }
net {
	name: "n3189"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i9" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i10" port: "cin" }
 }
net {
	name: "n3187"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i10" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i11" port: "cin" }
 }
net {
	name: "n3185"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i11" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i12" port: "cin" }
 }
net {
	name: "n3183"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i12" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i13" port: "cin" }
 }
net {
	name: "n3181"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i13" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i14" port: "cin" }
 }
net {
	name: "n3179"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i14" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i15" port: "cin" }
 }
net {
	name: "n3177"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i15" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i16" port: "cin" }
 }
net {
	name: "n3175"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i16" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i17" port: "cin" }
 }
net {
	name: "n3173"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i17" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i18" port: "cin" }
 }
net {
	name: "n3171"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i18" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i19" port: "cin" }
 }
net {
	name: "RxMcstSClk"
	terminal	{ cell: "RxMcstSClk" port: "inpad" }
	terminal	{ cell: "RxMcstSClk~CLKBUF" port: "IO_in" }
 }
net {
	name: "n3169"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i19" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i20" port: "cin" }
 }
net {
	name: "LvdsTxClk"
	terminal	{ cell: "LvdsTxClk" port: "inpad" }
	terminal	{ cell: "LvdsTxClk~CLKBUF" port: "IO_in" }
 }
net {
	name: "DPllRefClk"
	terminal	{ cell: "DPllRefClk" port: "inpad" }
	terminal	{ cell: "DPllRefClk~CLKBUF" port: "IO_in" }
 }
net {
	name: "n3167"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i20" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i21" port: "cin" }
 }
net {
	name: "n3165"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i21" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i22" port: "cin" }
 }
net {
	name: "n6495"
	terminal	{ cell: "LUT__10515" port: "O" }
	terminal	{ cell: "LUT__10519" port: "I[1]" }
 }
net {
	name: "Clk50MIn"
	terminal	{ cell: "Clk50MIn" port: "inpad" }
	terminal	{ cell: "Clk50MIn~CLKBUF" port: "IO_in" }
 }
net {
	name: "n7525"
	terminal	{ cell: "LUT__13590" port: "O" }
	terminal	{ cell: "LUT__13591" port: "I[0]" }
 }
net {
	name: "n7524"
	terminal	{ cell: "LUT__13589" port: "O" }
	terminal	{ cell: "LUT__13591" port: "I[1]" }
 }
net {
	name: "n7472"
	terminal	{ cell: "LUT__13536" port: "O" }
	terminal	{ cell: "LUT__13591" port: "I[2]" }
 }
net {
	name: "n7526"
	terminal	{ cell: "LUT__13591" port: "O" }
	terminal	{ cell: "LUT__13537" port: "I[2]" }
 }
net {
	name: "n7523"
	terminal	{ cell: "LUT__13588" port: "O" }
	terminal	{ cell: "LUT__13589" port: "I[1]" }
 }
net {
	name: "n7441"
	terminal	{ cell: "LUT__13501" port: "O" }
	terminal	{ cell: "LUT__13586" port: "I[1]" }
	terminal	{ cell: "LUT__13583" port: "I[3]" }
 }
net {
	name: "n7521"
	terminal	{ cell: "LUT__13585" port: "O" }
	terminal	{ cell: "LUT__13586" port: "I[2]" }
 }
net {
	name: "n3163"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i22" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i23" port: "cin" }
 }
net {
	name: "n3161"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i23" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i24" port: "cin" }
 }
net {
	name: "n3159"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i24" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i25" port: "cin" }
 }
net {
	name: "n3157"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i25" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i26" port: "cin" }
 }
net {
	name: "jtag_inst1_TCK"
	terminal	{ cell: "jtag_inst1_TCK" port: "inpad" }
	terminal	{ cell: "CLKBUF__3" port: "IO_in" }
 }
net {
	name: "n3155"
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i26" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U2_PRBS9Chk/add_30/i27" port: "cin" }
 }
net {
	name: "n7517"
	terminal	{ cell: "LUT__13581" port: "O" }
	terminal	{ cell: "LUT__13582" port: "I[2]" }
 }
net {
	name: "n7516"
	terminal	{ cell: "LUT__13580" port: "O" }
	terminal	{ cell: "LUT__13582" port: "I[3]" }
 }
net {
	name: "n7518"
	terminal	{ cell: "LUT__13582" port: "O" }
	terminal	{ cell: "LUT__13583" port: "I[0]" }
 }
net {
	name: "n7514"
	terminal	{ cell: "LUT__13578" port: "O" }
	terminal	{ cell: "LUT__13579" port: "I[1]" }
 }
net {
	name: "n873"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i2" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i3" port: "cin" }
 }
net {
	name: "n3152"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i3" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i4" port: "cin" }
 }
net {
	name: "n3150"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i4" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i5" port: "cin" }
 }
net {
	name: "n3148"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i5" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i6" port: "cin" }
 }
net {
	name: "n7319"
	terminal	{ cell: "LUT__11391" port: "O" }
	terminal	{ cell: "LUT__13574" port: "I[0]" }
 }
net {
	name: "n7317"
	terminal	{ cell: "LUT__11389" port: "O" }
	terminal	{ cell: "LUT__13574" port: "I[1]" }
 }
net {
	name: "n7509"
	terminal	{ cell: "LUT__13573" port: "O" }
	terminal	{ cell: "LUT__13574" port: "I[3]" }
 }
net {
	name: "n7510"
	terminal	{ cell: "LUT__13574" port: "O" }
	terminal	{ cell: "LUT__13575" port: "I[1]" }
 }
net {
	name: "n3146"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i6" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i7" port: "cin" }
 }
net {
	name: "n7505"
	terminal	{ cell: "LUT__13569" port: "O" }
	terminal	{ cell: "LUT__13572" port: "I[0]" }
 }
net {
	name: "n7507"
	terminal	{ cell: "LUT__13571" port: "O" }
	terminal	{ cell: "LUT__13572" port: "I[2]" }
 }
net {
	name: "n7304"
	terminal	{ cell: "LUT__11375" port: "O" }
	terminal	{ cell: "LUT__13571" port: "I[0]" }
 }
net {
	name: "n7506"
	terminal	{ cell: "LUT__13570" port: "O" }
	terminal	{ cell: "LUT__13571" port: "I[1]" }
 }
net {
	name: "n7301"
	terminal	{ cell: "LUT__11372" port: "O" }
	terminal	{ cell: "LUT__13570" port: "I[0]" }
 }
net {
	name: "n7300"
	terminal	{ cell: "LUT__11371" port: "O" }
	terminal	{ cell: "LUT__13570" port: "I[1]" }
 }
net {
	name: "n3144"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i7" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i8" port: "cin" }
 }
net {
	name: "n3142"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i8" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i9" port: "cin" }
 }
net {
	name: "n3140"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i9" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i10" port: "cin" }
 }
net {
	name: "n7278"
	terminal	{ cell: "LUT__11347" port: "O" }
	terminal	{ cell: "LUT__13566" port: "I[0]" }
 }
net {
	name: "n7501"
	terminal	{ cell: "LUT__13565" port: "O" }
	terminal	{ cell: "LUT__13566" port: "I[1]" }
 }
net {
	name: "n7502"
	terminal	{ cell: "LUT__13566" port: "O" }
	terminal	{ cell: "LUT__13567" port: "I[2]" }
 }
net {
	name: "n3138"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i10" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i11" port: "cin" }
 }
net {
	name: "n7282"
	terminal	{ cell: "LUT__11351" port: "O" }
	terminal	{ cell: "LUT__13564" port: "I[0]" }
 }
net {
	name: "n7280"
	terminal	{ cell: "LUT__11349" port: "O" }
	terminal	{ cell: "LUT__13564" port: "I[1]" }
 }
net {
	name: "n7499"
	terminal	{ cell: "LUT__13563" port: "O" }
	terminal	{ cell: "LUT__13564" port: "I[3]" }
 }
net {
	name: "n7500"
	terminal	{ cell: "LUT__13564" port: "O" }
	terminal	{ cell: "LUT__13567" port: "I[0]" }
 }
net {
	name: "n7495"
	terminal	{ cell: "LUT__13559" port: "O" }
	terminal	{ cell: "LUT__13562" port: "I[0]" }
 }
net {
	name: "n7497"
	terminal	{ cell: "LUT__13561" port: "O" }
	terminal	{ cell: "LUT__13562" port: "I[2]" }
 }
net {
	name: "n3136"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i11" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i12" port: "cin" }
 }
net {
	name: "n3134"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i12" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i13" port: "cin" }
 }
net {
	name: "n7264"
	terminal	{ cell: "LUT__11332" port: "O" }
	terminal	{ cell: "LUT__13560" port: "I[0]" }
 }
net {
	name: "n7263"
	terminal	{ cell: "LUT__11331" port: "O" }
	terminal	{ cell: "LUT__13560" port: "I[1]" }
 }
net {
	name: "n7496"
	terminal	{ cell: "LUT__13560" port: "O" }
	terminal	{ cell: "LUT__13561" port: "I[1]" }
 }
net {
	name: "n7270"
	terminal	{ cell: "LUT__11338" port: "O" }
	terminal	{ cell: "LUT__13558" port: "I[0]" }
 }
net {
	name: "n7268"
	terminal	{ cell: "LUT__11336" port: "O" }
	terminal	{ cell: "LUT__13558" port: "I[1]" }
 }
net {
	name: "n7494"
	terminal	{ cell: "LUT__13558" port: "O" }
	terminal	{ cell: "LUT__13559" port: "I[3]" }
 }
net {
	name: "n3132"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i13" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i14" port: "cin" }
 }
net {
	name: "n7241"
	terminal	{ cell: "LUT__11307" port: "O" }
	terminal	{ cell: "LUT__13556" port: "I[0]" }
 }
net {
	name: "n7491"
	terminal	{ cell: "LUT__13555" port: "O" }
	terminal	{ cell: "LUT__13556" port: "I[1]" }
 }
net {
	name: "n7492"
	terminal	{ cell: "LUT__13556" port: "O" }
	terminal	{ cell: "LUT__13557" port: "I[2]" }
 }
net {
	name: "n7238"
	terminal	{ cell: "LUT__11304" port: "O" }
	terminal	{ cell: "LUT__13555" port: "I[0]" }
 }
net {
	name: "n7237"
	terminal	{ cell: "LUT__11303" port: "O" }
	terminal	{ cell: "LUT__13555" port: "I[1]" }
 }
net {
	name: "n7245"
	terminal	{ cell: "LUT__11311" port: "O" }
	terminal	{ cell: "LUT__13554" port: "I[0]" }
 }
net {
	name: "n7243"
	terminal	{ cell: "LUT__11309" port: "O" }
	terminal	{ cell: "LUT__13554" port: "I[1]" }
 }
net {
	name: "n7489"
	terminal	{ cell: "LUT__13553" port: "O" }
	terminal	{ cell: "LUT__13554" port: "I[3]" }
 }
net {
	name: "n7490"
	terminal	{ cell: "LUT__13554" port: "O" }
	terminal	{ cell: "LUT__13557" port: "I[0]" }
 }
net {
	name: "n3130"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i14" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i15" port: "cin" }
 }
net {
	name: "n3128"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i15" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i16" port: "cin" }
 }
net {
	name: "n3126"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i16" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i17" port: "cin" }
 }
net {
	name: "n3124"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i17" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i18" port: "cin" }
 }
net {
	name: "n7227"
	terminal	{ cell: "LUT__11292" port: "O" }
	terminal	{ cell: "LUT__13550" port: "I[0]" }
 }
net {
	name: "n7226"
	terminal	{ cell: "LUT__11291" port: "O" }
	terminal	{ cell: "LUT__13550" port: "I[1]" }
 }
net {
	name: "n7486"
	terminal	{ cell: "LUT__13550" port: "O" }
	terminal	{ cell: "LUT__13551" port: "I[1]" }
 }
net {
	name: "n3122"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i18" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i19" port: "cin" }
 }
net {
	name: "n7233"
	terminal	{ cell: "LUT__11298" port: "O" }
	terminal	{ cell: "LUT__13548" port: "I[0]" }
 }
net {
	name: "n7231"
	terminal	{ cell: "LUT__11296" port: "O" }
	terminal	{ cell: "LUT__13548" port: "I[1]" }
 }
net {
	name: "n7484"
	terminal	{ cell: "LUT__13548" port: "O" }
	terminal	{ cell: "LUT__13549" port: "I[3]" }
 }
net {
	name: "n7144"
	terminal	{ cell: "LUT__11203" port: "O" }
	terminal	{ cell: "LUT__13546" port: "I[0]" }
 }
net {
	name: "n7481"
	terminal	{ cell: "LUT__13545" port: "O" }
	terminal	{ cell: "LUT__13546" port: "I[1]" }
 }
net {
	name: "n7482"
	terminal	{ cell: "LUT__13546" port: "O" }
	terminal	{ cell: "LUT__13547" port: "I[2]" }
 }
net {
	name: "n3120"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i19" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i20" port: "cin" }
 }
net {
	name: "n3118"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i20" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i21" port: "cin" }
 }
net {
	name: "n3116"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i21" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i22" port: "cin" }
 }
net {
	name: "n7475"
	terminal	{ cell: "LUT__13539" port: "O" }
	terminal	{ cell: "LUT__13542" port: "I[0]" }
 }
net {
	name: "n7477"
	terminal	{ cell: "LUT__13541" port: "O" }
	terminal	{ cell: "LUT__13542" port: "I[2]" }
 }
net {
	name: "n3114"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i22" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i23" port: "cin" }
 }
net {
	name: "n7070"
	terminal	{ cell: "LUT__11124" port: "O" }
	terminal	{ cell: "LUT__13540" port: "I[0]" }
 }
net {
	name: "n7069"
	terminal	{ cell: "LUT__11123" port: "O" }
	terminal	{ cell: "LUT__13540" port: "I[1]" }
 }
net {
	name: "n7476"
	terminal	{ cell: "LUT__13540" port: "O" }
	terminal	{ cell: "LUT__13541" port: "I[1]" }
 }
net {
	name: "n7077"
	terminal	{ cell: "LUT__11131" port: "O" }
	terminal	{ cell: "LUT__13539" port: "I[0]" }
 }
net {
	name: "n7075"
	terminal	{ cell: "LUT__11129" port: "O" }
	terminal	{ cell: "LUT__13539" port: "I[1]" }
 }
net {
	name: "n7474"
	terminal	{ cell: "LUT__13538" port: "O" }
	terminal	{ cell: "LUT__13539" port: "I[3]" }
 }
net {
	name: "n7076"
	terminal	{ cell: "LUT__11130" port: "O" }
	terminal	{ cell: "LUT__13538" port: "I[0]" }
 }
net {
	name: "n7074"
	terminal	{ cell: "LUT__11128" port: "O" }
	terminal	{ cell: "LUT__13538" port: "I[1]" }
 }
net {
	name: "n3112"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i23" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i24" port: "cin" }
 }
net {
	name: "n3110"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i24" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i25" port: "cin" }
 }
net {
	name: "n3108"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i25" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i26" port: "cin" }
 }
net {
	name: "n6900"
	terminal	{ cell: "LUT__10942" port: "O" }
	terminal	{ cell: "LUT__13534" port: "I[0]" }
 }
net {
	name: "n6898"
	terminal	{ cell: "LUT__10940" port: "O" }
	terminal	{ cell: "LUT__13534" port: "I[1]" }
 }
net {
	name: "n7470"
	terminal	{ cell: "LUT__13534" port: "O" }
	terminal	{ cell: "LUT__13535" port: "I[3]" }
 }
net {
	name: "n3106"
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i26" port: "cout" }
	terminal	{ cell: "U0_PRBS9Chk/U3_PRBS9Chk/add_30/i27" port: "cin" }
 }
net {
	name: "n6889"
	terminal	{ cell: "LUT__10930" port: "O" }
	terminal	{ cell: "LUT__13532" port: "I[0]" }
 }
net {
	name: "n7467"
	terminal	{ cell: "LUT__13531" port: "O" }
	terminal	{ cell: "LUT__13532" port: "I[1]" }
 }
net {
	name: "n7468"
	terminal	{ cell: "LUT__13532" port: "O" }
	terminal	{ cell: "LUT__13533" port: "I[2]" }
 }
net {
	name: "n6893"
	terminal	{ cell: "LUT__10934" port: "O" }
	terminal	{ cell: "LUT__13530" port: "I[0]" }
 }
net {
	name: "n6891"
	terminal	{ cell: "LUT__10932" port: "O" }
	terminal	{ cell: "LUT__13530" port: "I[1]" }
 }
net {
	name: "n7465"
	terminal	{ cell: "LUT__13529" port: "O" }
	terminal	{ cell: "LUT__13530" port: "I[3]" }
 }
net {
	name: "n7466"
	terminal	{ cell: "LUT__13530" port: "O" }
	terminal	{ cell: "LUT__13533" port: "I[0]" }
 }
net {
	name: "n922"
	terminal	{ cell: "U4_LoopBuff/add_12/i2" port: "cout" }
	terminal	{ cell: "U4_LoopBuff/add_12/i3" port: "cin" }
 }
net {
	name: "n7461"
	terminal	{ cell: "LUT__13525" port: "O" }
	terminal	{ cell: "LUT__13528" port: "I[0]" }
 }
net {
	name: "n7463"
	terminal	{ cell: "LUT__13527" port: "O" }
	terminal	{ cell: "LUT__13528" port: "I[2]" }
 }
net {
	name: "n6863"
	terminal	{ cell: "LUT__10902" port: "O" }
	terminal	{ cell: "LUT__13527" port: "I[0]" }
 }
net {
	name: "n7462"
	terminal	{ cell: "LUT__13526" port: "O" }
	terminal	{ cell: "LUT__13527" port: "I[1]" }
 }
net {
	name: "n6860"
	terminal	{ cell: "LUT__10899" port: "O" }
	terminal	{ cell: "LUT__13526" port: "I[0]" }
 }
net {
	name: "n6859"
	terminal	{ cell: "LUT__10898" port: "O" }
	terminal	{ cell: "LUT__13526" port: "I[1]" }
 }
net {
	name: "n6866"
	terminal	{ cell: "LUT__10905" port: "O" }
	terminal	{ cell: "LUT__13524" port: "I[0]" }
 }
net {
	name: "n6864"
	terminal	{ cell: "LUT__10903" port: "O" }
	terminal	{ cell: "LUT__13524" port: "I[1]" }
 }
net {
	name: "n7460"
	terminal	{ cell: "LUT__13524" port: "O" }
	terminal	{ cell: "LUT__13525" port: "I[3]" }
 }
net {
	name: "n6820"
	terminal	{ cell: "LUT__10857" port: "O" }
	terminal	{ cell: "LUT__13522" port: "I[1]" }
 }
net {
	name: "n7458"
	terminal	{ cell: "LUT__13521" port: "O" }
	terminal	{ cell: "LUT__13522" port: "I[2]" }
 }
net {
	name: "n1019"
	terminal	{ cell: "U4_LoopBuff/add_73/i2" port: "cout" }
	terminal	{ cell: "U4_LoopBuff/add_73/i3" port: "cin" }
 }
net {
	name: "n1115"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i3" port: "cin" }
 }
net {
	name: "n3038"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i4" port: "cin" }
 }
net {
	name: "n3036"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i5" port: "cin" }
 }
net {
	name: "n3034"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/add_29/i6" port: "cin" }
 }
net {
	name: "n6586"
	terminal	{ cell: "LUT__10611" port: "O" }
	terminal	{ cell: "LUT__10615" port: "I[0]" }
 }
net {
	name: "n1119"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i2" port: "cin" }
 }
net {
	name: "n3031"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i3" port: "cin" }
 }
net {
	name: "n7453"
	terminal	{ cell: "LUT__13515" port: "O" }
	terminal	{ cell: "LUT__13516" port: "I[3]" }
 }
net {
	name: "n7454"
	terminal	{ cell: "LUT__13516" port: "O" }
	terminal	{ cell: "LUT__13517" port: "I[1]" }
 }
net {
	name: "n3029"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i4" port: "cin" }
 }
net {
	name: "n3027"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i5" port: "cin" }
 }
net {
	name: "n3025"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i6" port: "cin" }
 }
net {
	name: "n3023"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i6" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i7" port: "cin" }
 }
net {
	name: "n7447"
	terminal	{ cell: "LUT__13507" port: "O" }
	terminal	{ cell: "LUT__13508" port: "I[3]" }
 }
net {
	name: "n7448"
	terminal	{ cell: "LUT__13508" port: "O" }
	terminal	{ cell: "LUT__13509" port: "I[1]" }
 }
net {
	name: "n6620"
	terminal	{ cell: "LUT__10647" port: "O" }
	terminal	{ cell: "LUT__13507" port: "I[1]" }
 }
net {
	name: "n7445"
	terminal	{ cell: "LUT__13505" port: "O" }
	terminal	{ cell: "LUT__13506" port: "I[2]" }
 }
net {
	name: "n3021"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i7" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i8" port: "cin" }
 }
net {
	name: "n3019"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i8" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i9" port: "cin" }
 }
net {
	name: "n3017"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i9" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i10" port: "cin" }
 }
net {
	name: "n7442"
	terminal	{ cell: "LUT__13502" port: "O" }
	terminal	{ cell: "LUT__13503" port: "I[3]" }
 }
net {
	name: "n3015"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i10" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i11" port: "cin" }
 }
net {
	name: "n7439"
	terminal	{ cell: "LUT__13499" port: "O" }
	terminal	{ cell: "LUT__13500" port: "I[2]" }
 }
net {
	name: "n7437"
	terminal	{ cell: "LUT__13497" port: "O" }
	terminal	{ cell: "LUT__13498" port: "I[3]" }
 }
net {
	name: "n3013"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i11" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i12" port: "cin" }
 }
net {
	name: "n3011"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i12" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i13" port: "cin" }
 }
net {
	name: "n7435"
	terminal	{ cell: "LUT__13495" port: "O" }
	terminal	{ cell: "LUT__13496" port: "I[1]" }
 }
net {
	name: "n7434"
	terminal	{ cell: "LUT__13494" port: "O" }
	terminal	{ cell: "LUT__13495" port: "I[3]" }
 }
net {
	name: "n3009"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i13" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i14" port: "cin" }
 }
net {
	name: "n7432"
	terminal	{ cell: "LUT__13492" port: "O" }
	terminal	{ cell: "LUT__13493" port: "I[3]" }
 }
net {
	name: "n7430"
	terminal	{ cell: "LUT__13489" port: "O" }
	terminal	{ cell: "LUT__13490" port: "I[2]" }
 }
net {
	name: "n3007"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i14" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i15" port: "cin" }
 }
net {
	name: "n3005"
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i15" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i16" port: "cin" }
 }
net {
	name: "n3002"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i3" port: "cin" }
 }
net {
	name: "n7426"
	terminal	{ cell: "LUT__13485" port: "O" }
	terminal	{ cell: "LUT__13486" port: "I[3]" }
 }
net {
	name: "n3000"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i4" port: "cin" }
 }
net {
	name: "n7424"
	terminal	{ cell: "LUT__13483" port: "O" }
	terminal	{ cell: "LUT__13484" port: "I[3]" }
 }
net {
	name: "n7422"
	terminal	{ cell: "LUT__13481" port: "O" }
	terminal	{ cell: "LUT__13482" port: "I[3]" }
 }
net {
	name: "n2998"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i5" port: "cin" }
 }
net {
	name: "n2996"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i6" port: "cin" }
 }
net {
	name: "n2994"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i6" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i7" port: "cin" }
 }
net {
	name: "n6632"
	terminal	{ cell: "LUT__10659" port: "O" }
	terminal	{ cell: "LUT__13513" port: "I[2]" }
 }
net {
	name: "n7528"
	terminal	{ cell: "AUX_ADD_CI__sub_8/add_2/i1" port: "cout" }
	terminal	{ cell: "sub_8/add_2/i1" port: "cin" }
 }
net {
	name: "n2992"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i7" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i8" port: "cin" }
 }
net {
	name: "n7530"
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/Mcst2MII/sub_59/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i1" port: "cin" }
 }
net {
	name: "n6636"
	terminal	{ cell: "LUT__10663" port: "O" }
	terminal	{ cell: "LUT__13512" port: "I[0]" }
 }
net {
	name: "n7531"
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/debug_hub_inst/sub_28/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i1" port: "cin" }
 }
net {
	name: "n7420"
	terminal	{ cell: "LUT__13479" port: "O" }
	terminal	{ cell: "LUT__13480" port: "I[3]" }
 }
net {
	name: "n2990"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i8" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i9" port: "cin" }
 }
net {
	name: "n2988"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i9" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i10" port: "cin" }
 }
net {
	name: "n2986"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i10" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i11" port: "cin" }
 }
net {
	name: "n7515"
	terminal	{ cell: "LUT__13579" port: "O" }
	terminal	{ cell: "LUT__13478" port: "I[0]" }
 }
net {
	name: "n2984"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i11" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_45/i12" port: "cin" }
 }
net {
	name: "LED[2]"
	terminal	{ cell: "LUT__11656" port: "O" }
	terminal	{ cell: "LED[2]" port: "outpad" }
 }
net {
	name: "LED[4]"
	terminal	{ cell: "LUT__11654" port: "O" }
	terminal	{ cell: "LED[4]" port: "outpad" }
 }
net {
	name: "n1237"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i2" port: "cin" }
 }
net {
	name: "n2971"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i3" port: "cin" }
 }
net {
	name: "n2969"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i4" port: "cin" }
 }
net {
	name: "n2967"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i5" port: "cin" }
 }
net {
	name: "n2965"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i6" port: "cin" }
 }
net {
	name: "n2963"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i6" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i7" port: "cin" }
 }
net {
	name: "n2961"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i7" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i8" port: "cin" }
 }
net {
	name: "n6663"
	terminal	{ cell: "LUT__10691" port: "O" }
	terminal	{ cell: "LUT__10695" port: "I[0]" }
 }
net {
	name: "n2959"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i8" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i9" port: "cin" }
 }
net {
	name: "n2957"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i9" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i10" port: "cin" }
 }
net {
	name: "n2955"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i10" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i11" port: "cin" }
 }
net {
	name: "n2953"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i11" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i12" port: "cin" }
 }
net {
	name: "n7417"
	terminal	{ cell: "LUT__11630" port: "O" }
	terminal	{ cell: "LUT__11632" port: "I[0]" }
 }
net {
	name: "n7416"
	terminal	{ cell: "LUT__11629" port: "O" }
	terminal	{ cell: "LUT__11632" port: "I[1]" }
 }
net {
	name: "n7418"
	terminal	{ cell: "LUT__11631" port: "O" }
	terminal	{ cell: "LUT__11632" port: "I[2]" }
 }
net {
	name: "n2951"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i12" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i13" port: "cin" }
 }
net {
	name: "n7407"
	terminal	{ cell: "LUT__11571" port: "O" }
	terminal	{ cell: "LUT__11628" port: "I[2]" }
	terminal	{ cell: "LUT__11597" port: "I[2]" }
	terminal	{ cell: "LUT__11573" port: "I[0]" }
 }
net {
	name: "n2949"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i13" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i14" port: "cin" }
 }
net {
	name: "n2947"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i14" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i15" port: "cin" }
 }
net {
	name: "n2945"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i15" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i16" port: "cin" }
 }
net {
	name: "n2786"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i9" port: "O" }
	terminal	{ cell: "LUT__11624" port: "I[0]" }
 }
net {
	name: "n7413"
	terminal	{ cell: "LUT__11601" port: "O" }
	terminal	{ cell: "LUT__11624" port: "I[2]" }
	terminal	{ cell: "LUT__11622" port: "I[2]" }
	terminal	{ cell: "LUT__11620" port: "I[2]" }
	terminal	{ cell: "LUT__11618" port: "I[2]" }
	terminal	{ cell: "LUT__11616" port: "I[2]" }
	terminal	{ cell: "LUT__11602" port: "I[2]" }
	terminal	{ cell: "LUT__11615" port: "I[1]" }
	terminal	{ cell: "LUT__11617" port: "I[2]" }
	terminal	{ cell: "LUT__11619" port: "I[2]" }
	terminal	{ cell: "LUT__11621" port: "I[2]" }
	terminal	{ cell: "LUT__11623" port: "I[2]" }
	terminal	{ cell: "LUT__11625" port: "I[2]" }
	terminal	{ cell: "LUT__11626" port: "I[2]" }
	terminal	{ cell: "LUT__11627" port: "I[2]" }
 }
net {
	name: "n2943"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i16" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i17" port: "cin" }
 }
net {
	name: "n6682"
	terminal	{ cell: "LUT__10711" port: "O" }
	terminal	{ cell: "LUT__13515" port: "I[0]" }
 }
net {
	name: "n2790"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i7" port: "O" }
	terminal	{ cell: "LUT__11622" port: "I[0]" }
 }
net {
	name: "n2794"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i5" port: "O" }
	terminal	{ cell: "LUT__11620" port: "I[0]" }
 }
net {
	name: "n2941"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i17" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i18" port: "cin" }
 }
net {
	name: "n2939"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i18" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i19" port: "cin" }
 }
net {
	name: "n2798"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i3" port: "O" }
	terminal	{ cell: "LUT__11618" port: "I[0]" }
 }
net {
	name: "n2705"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i1" port: "O" }
	terminal	{ cell: "LUT__11616" port: "I[0]" }
 }
net {
	name: "n2937"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i19" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i20" port: "cin" }
 }
net {
	name: "n7406"
	terminal	{ cell: "LUT__11570" port: "O" }
	terminal	{ cell: "LUT__11613" port: "I[0]" }
	terminal	{ cell: "LUT__11571" port: "I[2]" }
 }
net {
	name: "n7415"
	terminal	{ cell: "LUT__11612" port: "O" }
	terminal	{ cell: "LUT__11613" port: "I[3]" }
 }
net {
	name: "n2935"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i20" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i21" port: "cin" }
 }
net {
	name: "n2933"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i21" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i22" port: "cin" }
 }
net {
	name: "n2931"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i22" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i23" port: "cin" }
 }
net {
	name: "n2929"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i23" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i24" port: "cin" }
 }
net {
	name: "n2927"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i24" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i25" port: "cin" }
 }
net {
	name: "n2925"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i25" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i26" port: "cin" }
 }
net {
	name: "n2923"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i26" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_46/i27" port: "cin" }
 }
net {
	name: "n1239"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i3" port: "cin" }
 }
net {
	name: "n2910"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i4" port: "cin" }
 }
net {
	name: "n7383"
	terminal	{ cell: "LUT__11547" port: "O" }
	terminal	{ cell: "LUT__11598" port: "I[3]" }
	terminal	{ cell: "LUT__11548" port: "I[2]" }
 }
net {
	name: "n7411"
	terminal	{ cell: "LUT__11598" port: "O" }
	terminal	{ cell: "LUT__11599" port: "I[1]" }
 }
net {
	name: "n7408"
	terminal	{ cell: "LUT__11572" port: "O" }
	terminal	{ cell: "LUT__11597" port: "I[1]" }
	terminal	{ cell: "LUT__11573" port: "I[1]" }
 }
net {
	name: "n2908"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i5" port: "cin" }
 }
net {
	name: "n2906"
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/add_52/i6" port: "cin" }
 }
net {
	name: "n1243"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i2" port: "cin" }
 }
net {
	name: "n2903"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i3" port: "cin" }
 }
net {
	name: "n2901"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i4" port: "cin" }
 }
net {
	name: "n2899"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i5" port: "cin" }
 }
net {
	name: "n2897"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i6" port: "cin" }
 }
net {
	name: "n2895"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i6" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i7" port: "cin" }
 }
net {
	name: "n2893"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i7" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i8" port: "cin" }
 }
net {
	name: "n2891"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i8" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i9" port: "cin" }
 }
net {
	name: "n2889"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i9" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i10" port: "cin" }
 }
net {
	name: "n2887"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i10" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i11" port: "cin" }
 }
net {
	name: "n2885"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i11" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i12" port: "cin" }
 }
net {
	name: "n2883"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i12" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i13" port: "cin" }
 }
net {
	name: "n2881"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i13" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i14" port: "cin" }
 }
net {
	name: "n7404"
	terminal	{ cell: "LUT__11568" port: "O" }
	terminal	{ cell: "LUT__11570" port: "I[1]" }
 }
net {
	name: "n2879"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i14" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i15" port: "cin" }
 }
net {
	name: "n7402"
	terminal	{ cell: "LUT__11566" port: "O" }
	terminal	{ cell: "LUT__11567" port: "I[3]" }
 }
net {
	name: "n7401"
	terminal	{ cell: "LUT__11565" port: "O" }
	terminal	{ cell: "LUT__11567" port: "I[2]" }
 }
net {
	name: "n7400"
	terminal	{ cell: "LUT__11564" port: "O" }
	terminal	{ cell: "LUT__11567" port: "I[1]" }
 }
net {
	name: "n2877"
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i15" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/sub_59/add_2/i16" port: "cin" }
 }
net {
	name: "n2874"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i3" port: "cin" }
 }
net {
	name: "n7396"
	terminal	{ cell: "LUT__11560" port: "O" }
	terminal	{ cell: "LUT__11561" port: "I[3]" }
 }
net {
	name: "n2872"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i4" port: "cin" }
 }
net {
	name: "n7394"
	terminal	{ cell: "LUT__11558" port: "O" }
	terminal	{ cell: "LUT__11561" port: "I[1]" }
 }
net {
	name: "n7392"
	terminal	{ cell: "LUT__11556" port: "O" }
	terminal	{ cell: "LUT__11557" port: "I[3]" }
 }
net {
	name: "n2870"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i5" port: "cin" }
 }
net {
	name: "n2868"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i6" port: "cin" }
 }
net {
	name: "n7388"
	terminal	{ cell: "LUT__11552" port: "O" }
	terminal	{ cell: "LUT__11554" port: "I[0]" }
 }
net {
	name: "n7389"
	terminal	{ cell: "LUT__11553" port: "O" }
	terminal	{ cell: "LUT__11554" port: "I[1]" }
 }
net {
	name: "n7390"
	terminal	{ cell: "LUT__11554" port: "O" }
	terminal	{ cell: "LUT__11557" port: "I[1]" }
 }
net {
	name: "n2866"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i6" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i7" port: "cin" }
 }
net {
	name: "n7386"
	terminal	{ cell: "LUT__11550" port: "O" }
	terminal	{ cell: "LUT__11551" port: "I[1]" }
 }
net {
	name: "n7385"
	terminal	{ cell: "LUT__11549" port: "O" }
	terminal	{ cell: "LUT__11551" port: "I[0]" }
 }
net {
	name: "n7384"
	terminal	{ cell: "LUT__11548" port: "O" }
	terminal	{ cell: "LUT__11562" port: "I[0]" }
 }
net {
	name: "n2864"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i7" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i8" port: "cin" }
 }
net {
	name: "n2862"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i8" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i9" port: "cin" }
 }
net {
	name: "n2860"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i9" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i10" port: "cin" }
 }
net {
	name: "n2858"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i10" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i11" port: "cin" }
 }
net {
	name: "n7380"
	terminal	{ cell: "LUT__11544" port: "O" }
	terminal	{ cell: "LUT__11545" port: "I[2]" }
 }
net {
	name: "n2856"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i11" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i12" port: "cin" }
 }
net {
	name: "n7378"
	terminal	{ cell: "LUT__11542" port: "O" }
	terminal	{ cell: "LUT__11545" port: "I[0]" }
 }
net {
	name: "n2854"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i12" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i13" port: "cin" }
 }
net {
	name: "n2852"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i13" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i14" port: "cin" }
 }
net {
	name: "n2850"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i14" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i15" port: "cin" }
 }
net {
	name: "n7369"
	terminal	{ cell: "LUT__11530" port: "O" }
	terminal	{ cell: "LUT__11536" port: "I[0]" }
 }
net {
	name: "n7374"
	terminal	{ cell: "LUT__11535" port: "O" }
	terminal	{ cell: "LUT__11536" port: "I[1]" }
 }
net {
	name: "n2848"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i15" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i16" port: "cin" }
 }
net {
	name: "n7373"
	terminal	{ cell: "LUT__11534" port: "O" }
	terminal	{ cell: "LUT__11535" port: "I[3]" }
 }
net {
	name: "n7372"
	terminal	{ cell: "LUT__11533" port: "O" }
	terminal	{ cell: "LUT__11535" port: "I[2]" }
 }
net {
	name: "n7371"
	terminal	{ cell: "LUT__11532" port: "O" }
	terminal	{ cell: "LUT__11535" port: "I[1]" }
 }
net {
	name: "n2846"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i16" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/add_12/i17" port: "cin" }
 }
net {
	name: "n7367"
	terminal	{ cell: "LUT__11528" port: "O" }
	terminal	{ cell: "LUT__11530" port: "I[2]" }
 }
net {
	name: "n7365"
	terminal	{ cell: "LUT__11526" port: "O" }
	terminal	{ cell: "LUT__11530" port: "I[0]" }
 }
net {
	name: "n7357"
	terminal	{ cell: "LUT__11501" port: "O" }
	terminal	{ cell: "LUT__11502" port: "I[2]" }
 }
net {
	name: "n7355"
	terminal	{ cell: "LUT__11499" port: "O" }
	terminal	{ cell: "LUT__11500" port: "I[1]" }
 }
net {
	name: "n7351"
	terminal	{ cell: "LUT__11493" port: "O" }
	terminal	{ cell: "LUT__11494" port: "I[0]" }
 }
net {
	name: "n7349"
	terminal	{ cell: "LUT__11490" port: "O" }
	terminal	{ cell: "LUT__11491" port: "I[0]" }
 }
net {
	name: "n2706"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i2" port: "cin" }
 }
net {
	name: "n2800"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i2" port: "O" }
	terminal	{ cell: "LUT__11617" port: "I[0]" }
 }
net {
	name: "n2801"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i3" port: "cin" }
 }
net {
	name: "n2799"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i4" port: "cin" }
 }
net {
	name: "n2796"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i4" port: "O" }
	terminal	{ cell: "LUT__11619" port: "I[0]" }
 }
net {
	name: "n2797"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i5" port: "cin" }
 }
net {
	name: "n2795"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i6" port: "cin" }
 }
net {
	name: "n2792"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i6" port: "O" }
	terminal	{ cell: "LUT__11621" port: "I[0]" }
 }
net {
	name: "n2793"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i6" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i7" port: "cin" }
 }
net {
	name: "n2791"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i7" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i8" port: "cin" }
 }
net {
	name: "n2788"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i8" port: "O" }
	terminal	{ cell: "LUT__11623" port: "I[0]" }
 }
net {
	name: "n2789"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i8" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i9" port: "cin" }
 }
net {
	name: "n2787"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i9" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i10" port: "cin" }
 }
net {
	name: "n2784"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i10" port: "O" }
	terminal	{ cell: "LUT__11625" port: "I[0]" }
 }
net {
	name: "n2785"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i10" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i11" port: "cin" }
 }
net {
	name: "n2782"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i11" port: "O" }
	terminal	{ cell: "LUT__11626" port: "I[0]" }
 }
net {
	name: "n2783"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i11" port: "cout" }
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i12" port: "cin" }
 }
net {
	name: "n2781"
	terminal	{ cell: "edb_top_inst/Mcst2MII/la_biu_inst/fifo_with_read_inst/add_22/i12" port: "O" }
	terminal	{ cell: "LUT__11627" port: "I[0]" }
 }
net {
	name: "n7338"
	terminal	{ cell: "LUT__11463" port: "O" }
	terminal	{ cell: "LUT__11464" port: "I[2]" }
 }
net {
	name: "n7339"
	terminal	{ cell: "LUT__11464" port: "O" }
	terminal	{ cell: "LUT__11465" port: "I[1]" }
 }
net {
	name: "n2737"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i3" port: "cin" }
 }
net {
	name: "n2780"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i4" port: "cin" }
 }
net {
	name: "n2723"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i2" port: "cin" }
 }
net {
	name: "n7331"
	terminal	{ cell: "LUT__11444" port: "O" }
	terminal	{ cell: "LUT__11445" port: "I[2]" }
 }
net {
	name: "n7529"
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/DPLLTest/vio_core_inst/sub_36/add_2/i1" port: "cin" }
 }
net {
	name: "n7527"
	terminal	{ cell: "AUX_ADD_CI__sub_6/add_2/i1" port: "cout" }
	terminal	{ cell: "sub_6/add_2/i1" port: "cin" }
 }
net {
	name: "n7327"
	terminal	{ cell: "LUT__11409" port: "O" }
	terminal	{ cell: "LUT__11410" port: "I[0]" }
 }
net {
	name: "n7322"
	terminal	{ cell: "LUT__11395" port: "O" }
	terminal	{ cell: "LUT__11396" port: "I[0]" }
 }
net {
	name: "n7321"
	terminal	{ cell: "LUT__11394" port: "O" }
	terminal	{ cell: "LUT__11396" port: "I[2]" }
 }
net {
	name: "n7318"
	terminal	{ cell: "LUT__11390" port: "O" }
	terminal	{ cell: "LUT__13573" port: "I[0]" }
 }
net {
	name: "n7316"
	terminal	{ cell: "LUT__11388" port: "O" }
	terminal	{ cell: "LUT__13573" port: "I[1]" }
 }
net {
	name: "n7313"
	terminal	{ cell: "LUT__11385" port: "O" }
	terminal	{ cell: "LUT__11386" port: "I[0]" }
 }
net {
	name: "n6791"
	terminal	{ cell: "LUT__10826" port: "O" }
	terminal	{ cell: "LUT__11386" port: "I[2]" }
	terminal	{ cell: "LUT__11375" port: "I[1]" }
	terminal	{ cell: "LUT__11357" port: "I[2]" }
	terminal	{ cell: "LUT__11320" port: "I[2]" }
	terminal	{ cell: "LUT__11295" port: "I[1]" }
	terminal	{ cell: "LUT__11277" port: "I[2]" }
	terminal	{ cell: "LUT__11264" port: "I[2]" }
	terminal	{ cell: "LUT__11248" port: "I[2]" }
	terminal	{ cell: "LUT__11229" port: "I[2]" }
	terminal	{ cell: "LUT__11216" port: "I[2]" }
	terminal	{ cell: "LUT__11188" port: "I[2]" }
	terminal	{ cell: "LUT__11172" port: "I[2]" }
	terminal	{ cell: "LUT__11153" port: "I[2]" }
	terminal	{ cell: "LUT__11137" port: "I[2]" }
	terminal	{ cell: "LUT__11127" port: "I[1]" }
	terminal	{ cell: "LUT__11109" port: "I[2]" }
	terminal	{ cell: "LUT__11203" port: "I[1]" }
	terminal	{ cell: "LUT__11093" port: "I[2]" }
	terminal	{ cell: "LUT__11080" port: "I[2]" }
	terminal	{ cell: "LUT__11064" port: "I[2]" }
	terminal	{ cell: "LUT__11048" port: "I[2]" }
	terminal	{ cell: "LUT__11032" port: "I[2]" }
	terminal	{ cell: "LUT__11307" port: "I[1]" }
	terminal	{ cell: "LUT__11013" port: "I[2]" }
	terminal	{ cell: "LUT__11000" port: "I[2]" }
	terminal	{ cell: "LUT__11335" port: "I[1]" }
	terminal	{ cell: "LUT__11347" port: "I[1]" }
	terminal	{ cell: "LUT__10981" port: "I[2]" }
	terminal	{ cell: "LUT__10968" port: "I[2]" }
	terminal	{ cell: "LUT__10952" port: "I[2]" }
	terminal	{ cell: "LUT__10930" port: "I[1]" }
	terminal	{ cell: "LUT__10912" port: "I[2]" }
	terminal	{ cell: "LUT__10902" port: "I[1]" }
	terminal	{ cell: "LUT__10884" port: "I[2]" }
	terminal	{ cell: "LUT__10868" port: "I[2]" }
	terminal	{ cell: "LUT__10857" port: "I[2]" }
	terminal	{ cell: "LUT__10844" port: "I[2]" }
	terminal	{ cell: "LUT__10828" port: "I[2]" }
 }
net {
	name: "n7314"
	terminal	{ cell: "LUT__11386" port: "O" }
	terminal	{ cell: "LUT__11387" port: "I[1]" }
 }
net {
	name: "n7310"
	terminal	{ cell: "LUT__11382" port: "O" }
	terminal	{ cell: "LUT__11384" port: "I[0]" }
 }
net {
	name: "n7311"
	terminal	{ cell: "LUT__11383" port: "O" }
	terminal	{ cell: "LUT__11384" port: "I[1]" }
 }
net {
	name: "n7312"
	terminal	{ cell: "LUT__11384" port: "O" }
	terminal	{ cell: "LUT__11387" port: "I[2]" }
 }
net {
	name: "n7307"
	terminal	{ cell: "LUT__11378" port: "O" }
	terminal	{ cell: "LUT__13568" port: "I[0]" }
 }
net {
	name: "n7306"
	terminal	{ cell: "LUT__11377" port: "O" }
	terminal	{ cell: "LUT__13569" port: "I[1]" }
 }
net {
	name: "n7305"
	terminal	{ cell: "LUT__11376" port: "O" }
	terminal	{ cell: "LUT__13568" port: "I[1]" }
 }
net {
	name: "n7303"
	terminal	{ cell: "LUT__11374" port: "O" }
	terminal	{ cell: "LUT__11375" port: "I[2]" }
 }
net {
	name: "n7302"
	terminal	{ cell: "LUT__11373" port: "O" }
	terminal	{ cell: "LUT__11374" port: "I[0]" }
 }
net {
	name: "n7294"
	terminal	{ cell: "LUT__11364" port: "O" }
	terminal	{ cell: "LUT__11368" port: "I[0]" }
 }
net {
	name: "n7297"
	terminal	{ cell: "LUT__11367" port: "O" }
	terminal	{ cell: "LUT__11368" port: "I[1]" }
 }
net {
	name: "n7296"
	terminal	{ cell: "LUT__11366" port: "O" }
	terminal	{ cell: "LUT__11367" port: "I[1]" }
 }
net {
	name: "n7295"
	terminal	{ cell: "LUT__11365" port: "O" }
	terminal	{ cell: "LUT__11367" port: "I[0]" }
 }
net {
	name: "n7292"
	terminal	{ cell: "LUT__11362" port: "O" }
	terminal	{ cell: "LUT__11364" port: "I[0]" }
 }
net {
	name: "n7293"
	terminal	{ cell: "LUT__11363" port: "O" }
	terminal	{ cell: "LUT__11364" port: "I[1]" }
 }
net {
	name: "n7287"
	terminal	{ cell: "LUT__11357" port: "O" }
	terminal	{ cell: "LUT__11361" port: "I[0]" }
 }
net {
	name: "n7290"
	terminal	{ cell: "LUT__11360" port: "O" }
	terminal	{ cell: "LUT__11361" port: "I[1]" }
 }
net {
	name: "n7288"
	terminal	{ cell: "LUT__11358" port: "O" }
	terminal	{ cell: "LUT__11360" port: "I[0]" }
 }
net {
	name: "n7289"
	terminal	{ cell: "LUT__11359" port: "O" }
	terminal	{ cell: "LUT__11360" port: "I[1]" }
 }
net {
	name: "n7286"
	terminal	{ cell: "LUT__11356" port: "O" }
	terminal	{ cell: "LUT__11357" port: "I[0]" }
 }
net {
	name: "n7284"
	terminal	{ cell: "LUT__11354" port: "O" }
	terminal	{ cell: "LUT__11355" port: "I[2]" }
 }
net {
	name: "n7281"
	terminal	{ cell: "LUT__11350" port: "O" }
	terminal	{ cell: "LUT__13563" port: "I[0]" }
 }
net {
	name: "n7279"
	terminal	{ cell: "LUT__11348" port: "O" }
	terminal	{ cell: "LUT__13563" port: "I[1]" }
 }
net {
	name: "n7276"
	terminal	{ cell: "LUT__11345" port: "O" }
	terminal	{ cell: "LUT__11346" port: "I[0]" }
 }
net {
	name: "n7277"
	terminal	{ cell: "LUT__11346" port: "O" }
	terminal	{ cell: "LUT__11347" port: "I[2]" }
 }
net {
	name: "n7275"
	terminal	{ cell: "LUT__11344" port: "O" }
	terminal	{ cell: "LUT__13565" port: "I[0]" }
 }
net {
	name: "n7274"
	terminal	{ cell: "LUT__11343" port: "O" }
	terminal	{ cell: "LUT__13565" port: "I[1]" }
 }
net {
	name: "n7269"
	terminal	{ cell: "LUT__11337" port: "O" }
	terminal	{ cell: "LUT__13559" port: "I[1]" }
 }
net {
	name: "n7265"
	terminal	{ cell: "LUT__11333" port: "O" }
	terminal	{ cell: "LUT__11334" port: "I[0]" }
 }
net {
	name: "n7266"
	terminal	{ cell: "LUT__11334" port: "O" }
	terminal	{ cell: "LUT__11335" port: "I[2]" }
 }
net {
	name: "n7257"
	terminal	{ cell: "LUT__11324" port: "O" }
	terminal	{ cell: "LUT__11328" port: "I[0]" }
 }
net {
	name: "n7260"
	terminal	{ cell: "LUT__11327" port: "O" }
	terminal	{ cell: "LUT__11328" port: "I[1]" }
 }
net {
	name: "n7258"
	terminal	{ cell: "LUT__11325" port: "O" }
	terminal	{ cell: "LUT__11327" port: "I[0]" }
 }
net {
	name: "n7259"
	terminal	{ cell: "LUT__11326" port: "O" }
	terminal	{ cell: "LUT__11327" port: "I[1]" }
 }
net {
	name: "n7255"
	terminal	{ cell: "LUT__11322" port: "O" }
	terminal	{ cell: "LUT__11324" port: "I[0]" }
 }
net {
	name: "n7256"
	terminal	{ cell: "LUT__11323" port: "O" }
	terminal	{ cell: "LUT__11324" port: "I[1]" }
 }
net {
	name: "n7253"
	terminal	{ cell: "LUT__11320" port: "O" }
	terminal	{ cell: "LUT__11321" port: "I[1]" }
 }
net {
	name: "n7251"
	terminal	{ cell: "LUT__11318" port: "O" }
	terminal	{ cell: "LUT__11321" port: "I[2]" }
 }
net {
	name: "n7252"
	terminal	{ cell: "LUT__11319" port: "O" }
	terminal	{ cell: "LUT__11320" port: "I[0]" }
 }
net {
	name: "n7249"
	terminal	{ cell: "LUT__11316" port: "O" }
	terminal	{ cell: "LUT__11318" port: "I[0]" }
 }
net {
	name: "n7250"
	terminal	{ cell: "LUT__11317" port: "O" }
	terminal	{ cell: "LUT__11318" port: "I[1]" }
 }
net {
	name: "n7247"
	terminal	{ cell: "LUT__11314" port: "O" }
	terminal	{ cell: "LUT__11315" port: "I[2]" }
 }
net {
	name: "n7244"
	terminal	{ cell: "LUT__11310" port: "O" }
	terminal	{ cell: "LUT__13553" port: "I[0]" }
 }
net {
	name: "n7242"
	terminal	{ cell: "LUT__11308" port: "O" }
	terminal	{ cell: "LUT__13553" port: "I[1]" }
 }
net {
	name: "n7239"
	terminal	{ cell: "LUT__11305" port: "O" }
	terminal	{ cell: "LUT__11306" port: "I[0]" }
 }
net {
	name: "n7240"
	terminal	{ cell: "LUT__11306" port: "O" }
	terminal	{ cell: "LUT__11307" port: "I[2]" }
 }
net {
	name: "n7232"
	terminal	{ cell: "LUT__11297" port: "O" }
	terminal	{ cell: "LUT__13549" port: "I[1]" }
 }
net {
	name: "n7229"
	terminal	{ cell: "LUT__11294" port: "O" }
	terminal	{ cell: "LUT__11295" port: "I[2]" }
 }
net {
	name: "n7230"
	terminal	{ cell: "LUT__11295" port: "O" }
	terminal	{ cell: "LUT__13551" port: "I[0]" }
 }
net {
	name: "n7228"
	terminal	{ cell: "LUT__11293" port: "O" }
	terminal	{ cell: "LUT__11294" port: "I[0]" }
 }
net {
	name: "n7220"
	terminal	{ cell: "LUT__11284" port: "O" }
	terminal	{ cell: "LUT__11288" port: "I[0]" }
 }
net {
	name: "n7223"
	terminal	{ cell: "LUT__11287" port: "O" }
	terminal	{ cell: "LUT__11288" port: "I[1]" }
 }
net {
	name: "n7222"
	terminal	{ cell: "LUT__11286" port: "O" }
	terminal	{ cell: "LUT__11287" port: "I[1]" }
 }
net {
	name: "n7221"
	terminal	{ cell: "LUT__11285" port: "O" }
	terminal	{ cell: "LUT__11287" port: "I[0]" }
 }
net {
	name: "n7218"
	terminal	{ cell: "LUT__11282" port: "O" }
	terminal	{ cell: "LUT__11284" port: "I[0]" }
 }
net {
	name: "n7219"
	terminal	{ cell: "LUT__11283" port: "O" }
	terminal	{ cell: "LUT__11284" port: "I[1]" }
 }
net {
	name: "n7213"
	terminal	{ cell: "LUT__11277" port: "O" }
	terminal	{ cell: "LUT__11281" port: "I[0]" }
 }
net {
	name: "n7216"
	terminal	{ cell: "LUT__11280" port: "O" }
	terminal	{ cell: "LUT__11281" port: "I[1]" }
 }
net {
	name: "n7214"
	terminal	{ cell: "LUT__11278" port: "O" }
	terminal	{ cell: "LUT__11280" port: "I[0]" }
 }
net {
	name: "n7215"
	terminal	{ cell: "LUT__11279" port: "O" }
	terminal	{ cell: "LUT__11280" port: "I[1]" }
 }
net {
	name: "n7212"
	terminal	{ cell: "LUT__11276" port: "O" }
	terminal	{ cell: "LUT__11277" port: "I[0]" }
 }
net {
	name: "n7210"
	terminal	{ cell: "LUT__11274" port: "O" }
	terminal	{ cell: "LUT__11275" port: "I[2]" }
 }
net {
	name: "n7205"
	terminal	{ cell: "LUT__11268" port: "O" }
	terminal	{ cell: "LUT__11272" port: "I[0]" }
 }
net {
	name: "n7208"
	terminal	{ cell: "LUT__11271" port: "O" }
	terminal	{ cell: "LUT__11272" port: "I[1]" }
 }
net {
	name: "n7207"
	terminal	{ cell: "LUT__11270" port: "O" }
	terminal	{ cell: "LUT__11271" port: "I[1]" }
 }
net {
	name: "n7206"
	terminal	{ cell: "LUT__11269" port: "O" }
	terminal	{ cell: "LUT__11271" port: "I[0]" }
 }
net {
	name: "n7203"
	terminal	{ cell: "LUT__11266" port: "O" }
	terminal	{ cell: "LUT__11268" port: "I[0]" }
 }
net {
	name: "n7204"
	terminal	{ cell: "LUT__11267" port: "O" }
	terminal	{ cell: "LUT__11268" port: "I[1]" }
 }
net {
	name: "n7201"
	terminal	{ cell: "LUT__11264" port: "O" }
	terminal	{ cell: "LUT__11265" port: "I[1]" }
 }
net {
	name: "n7199"
	terminal	{ cell: "LUT__11262" port: "O" }
	terminal	{ cell: "LUT__11265" port: "I[2]" }
 }
net {
	name: "n7200"
	terminal	{ cell: "LUT__11263" port: "O" }
	terminal	{ cell: "LUT__11264" port: "I[0]" }
 }
net {
	name: "n7197"
	terminal	{ cell: "LUT__11260" port: "O" }
	terminal	{ cell: "LUT__11262" port: "I[0]" }
 }
net {
	name: "n7198"
	terminal	{ cell: "LUT__11261" port: "O" }
	terminal	{ cell: "LUT__11262" port: "I[1]" }
 }
net {
	name: "LED[1]"
	terminal	{ cell: "LUT__11657" port: "O" }
	terminal	{ cell: "LED[1]" port: "outpad" }
 }
net {
	name: "n7195"
	terminal	{ cell: "LUT__11258" port: "O" }
	terminal	{ cell: "LUT__11259" port: "I[2]" }
 }
net {
	name: "n7190"
	terminal	{ cell: "LUT__11252" port: "O" }
	terminal	{ cell: "LUT__11256" port: "I[0]" }
 }
net {
	name: "n7193"
	terminal	{ cell: "LUT__11255" port: "O" }
	terminal	{ cell: "LUT__11256" port: "I[1]" }
 }
net {
	name: "n7192"
	terminal	{ cell: "LUT__11254" port: "O" }
	terminal	{ cell: "LUT__11255" port: "I[1]" }
 }
net {
	name: "n7191"
	terminal	{ cell: "LUT__11253" port: "O" }
	terminal	{ cell: "LUT__11255" port: "I[0]" }
 }
net {
	name: "n7188"
	terminal	{ cell: "LUT__11250" port: "O" }
	terminal	{ cell: "LUT__11252" port: "I[0]" }
 }
net {
	name: "n7189"
	terminal	{ cell: "LUT__11251" port: "O" }
	terminal	{ cell: "LUT__11252" port: "I[1]" }
 }
net {
	name: "n7186"
	terminal	{ cell: "LUT__11248" port: "O" }
	terminal	{ cell: "LUT__11249" port: "I[1]" }
 }
net {
	name: "n7184"
	terminal	{ cell: "LUT__11246" port: "O" }
	terminal	{ cell: "LUT__11249" port: "I[2]" }
 }
net {
	name: "n7185"
	terminal	{ cell: "LUT__11247" port: "O" }
	terminal	{ cell: "LUT__11248" port: "I[0]" }
 }
net {
	name: "n7182"
	terminal	{ cell: "LUT__11244" port: "O" }
	terminal	{ cell: "LUT__11246" port: "I[0]" }
 }
net {
	name: "n7183"
	terminal	{ cell: "LUT__11245" port: "O" }
	terminal	{ cell: "LUT__11246" port: "I[1]" }
 }
net {
	name: "n7180"
	terminal	{ cell: "LUT__11242" port: "O" }
	terminal	{ cell: "LUT__11243" port: "I[2]" }
 }
net {
	name: "n7175"
	terminal	{ cell: "LUT__11236" port: "O" }
	terminal	{ cell: "LUT__11240" port: "I[0]" }
 }
net {
	name: "n7178"
	terminal	{ cell: "LUT__11239" port: "O" }
	terminal	{ cell: "LUT__11240" port: "I[1]" }
 }
net {
	name: "n7177"
	terminal	{ cell: "LUT__11238" port: "O" }
	terminal	{ cell: "LUT__11239" port: "I[1]" }
 }
net {
	name: "n7176"
	terminal	{ cell: "LUT__11237" port: "O" }
	terminal	{ cell: "LUT__11239" port: "I[0]" }
 }
net {
	name: "n7173"
	terminal	{ cell: "LUT__11234" port: "O" }
	terminal	{ cell: "LUT__11236" port: "I[0]" }
 }
net {
	name: "n7174"
	terminal	{ cell: "LUT__11235" port: "O" }
	terminal	{ cell: "LUT__11236" port: "I[1]" }
 }
net {
	name: "n7168"
	terminal	{ cell: "LUT__11229" port: "O" }
	terminal	{ cell: "LUT__11233" port: "I[0]" }
 }
net {
	name: "n7171"
	terminal	{ cell: "LUT__11232" port: "O" }
	terminal	{ cell: "LUT__11233" port: "I[1]" }
 }
net {
	name: "n7169"
	terminal	{ cell: "LUT__11230" port: "O" }
	terminal	{ cell: "LUT__11232" port: "I[0]" }
 }
net {
	name: "n7170"
	terminal	{ cell: "LUT__11231" port: "O" }
	terminal	{ cell: "LUT__11232" port: "I[1]" }
 }
net {
	name: "n7167"
	terminal	{ cell: "LUT__11228" port: "O" }
	terminal	{ cell: "LUT__11229" port: "I[0]" }
 }
net {
	name: "n7165"
	terminal	{ cell: "LUT__11226" port: "O" }
	terminal	{ cell: "LUT__11227" port: "I[2]" }
 }
net {
	name: "n7160"
	terminal	{ cell: "LUT__11220" port: "O" }
	terminal	{ cell: "LUT__11224" port: "I[0]" }
 }
net {
	name: "n7163"
	terminal	{ cell: "LUT__11223" port: "O" }
	terminal	{ cell: "LUT__11224" port: "I[1]" }
 }
net {
	name: "n7162"
	terminal	{ cell: "LUT__11222" port: "O" }
	terminal	{ cell: "LUT__11223" port: "I[1]" }
 }
net {
	name: "n7161"
	terminal	{ cell: "LUT__11221" port: "O" }
	terminal	{ cell: "LUT__11223" port: "I[0]" }
 }
net {
	name: "n7158"
	terminal	{ cell: "LUT__11218" port: "O" }
	terminal	{ cell: "LUT__11220" port: "I[0]" }
 }
net {
	name: "n7159"
	terminal	{ cell: "LUT__11219" port: "O" }
	terminal	{ cell: "LUT__11220" port: "I[1]" }
 }
net {
	name: "n7156"
	terminal	{ cell: "LUT__11216" port: "O" }
	terminal	{ cell: "LUT__11217" port: "I[1]" }
 }
net {
	name: "n7154"
	terminal	{ cell: "LUT__11214" port: "O" }
	terminal	{ cell: "LUT__11217" port: "I[2]" }
 }
net {
	name: "n7155"
	terminal	{ cell: "LUT__11215" port: "O" }
	terminal	{ cell: "LUT__11216" port: "I[0]" }
 }
net {
	name: "n7152"
	terminal	{ cell: "LUT__11212" port: "O" }
	terminal	{ cell: "LUT__11214" port: "I[0]" }
 }
net {
	name: "n7153"
	terminal	{ cell: "LUT__11213" port: "O" }
	terminal	{ cell: "LUT__11214" port: "I[1]" }
 }
net {
	name: "n7150"
	terminal	{ cell: "LUT__11210" port: "O" }
	terminal	{ cell: "LUT__11211" port: "I[2]" }
 }
net {
	name: "n7147"
	terminal	{ cell: "LUT__11206" port: "O" }
	terminal	{ cell: "LUT__13543" port: "I[0]" }
 }
net {
	name: "n7146"
	terminal	{ cell: "LUT__11205" port: "O" }
	terminal	{ cell: "LUT__13544" port: "I[1]" }
 }
net {
	name: "n7145"
	terminal	{ cell: "LUT__11204" port: "O" }
	terminal	{ cell: "LUT__13543" port: "I[1]" }
 }
net {
	name: "n7142"
	terminal	{ cell: "LUT__11201" port: "O" }
	terminal	{ cell: "LUT__11202" port: "I[0]" }
 }
net {
	name: "n7143"
	terminal	{ cell: "LUT__11202" port: "O" }
	terminal	{ cell: "LUT__11203" port: "I[2]" }
 }
net {
	name: "n7141"
	terminal	{ cell: "LUT__11200" port: "O" }
	terminal	{ cell: "LUT__13545" port: "I[0]" }
 }
net {
	name: "n7140"
	terminal	{ cell: "LUT__11199" port: "O" }
	terminal	{ cell: "LUT__13545" port: "I[1]" }
 }
net {
	name: "n7134"
	terminal	{ cell: "LUT__11192" port: "O" }
	terminal	{ cell: "LUT__11196" port: "I[0]" }
 }
net {
	name: "n7137"
	terminal	{ cell: "LUT__11195" port: "O" }
	terminal	{ cell: "LUT__11196" port: "I[1]" }
 }
net {
	name: "n7136"
	terminal	{ cell: "LUT__11194" port: "O" }
	terminal	{ cell: "LUT__11195" port: "I[1]" }
 }
net {
	name: "n7135"
	terminal	{ cell: "LUT__11193" port: "O" }
	terminal	{ cell: "LUT__11195" port: "I[0]" }
 }
net {
	name: "n7132"
	terminal	{ cell: "LUT__11190" port: "O" }
	terminal	{ cell: "LUT__11192" port: "I[0]" }
 }
net {
	name: "n7133"
	terminal	{ cell: "LUT__11191" port: "O" }
	terminal	{ cell: "LUT__11192" port: "I[1]" }
 }
net {
	name: "n7130"
	terminal	{ cell: "LUT__11188" port: "O" }
	terminal	{ cell: "LUT__11189" port: "I[1]" }
 }
net {
	name: "n7128"
	terminal	{ cell: "LUT__11186" port: "O" }
	terminal	{ cell: "LUT__11189" port: "I[2]" }
 }
net {
	name: "n7129"
	terminal	{ cell: "LUT__11187" port: "O" }
	terminal	{ cell: "LUT__11188" port: "I[0]" }
 }
net {
	name: "n7126"
	terminal	{ cell: "LUT__11184" port: "O" }
	terminal	{ cell: "LUT__11186" port: "I[0]" }
 }
net {
	name: "n7127"
	terminal	{ cell: "LUT__11185" port: "O" }
	terminal	{ cell: "LUT__11186" port: "I[1]" }
 }
net {
	name: "n7124"
	terminal	{ cell: "LUT__11182" port: "O" }
	terminal	{ cell: "LUT__11183" port: "I[2]" }
 }
net {
	name: "n7119"
	terminal	{ cell: "LUT__11176" port: "O" }
	terminal	{ cell: "LUT__11180" port: "I[0]" }
 }
net {
	name: "n7122"
	terminal	{ cell: "LUT__11179" port: "O" }
	terminal	{ cell: "LUT__11180" port: "I[1]" }
 }
net {
	name: "n7121"
	terminal	{ cell: "LUT__11178" port: "O" }
	terminal	{ cell: "LUT__11179" port: "I[1]" }
 }
net {
	name: "n7120"
	terminal	{ cell: "LUT__11177" port: "O" }
	terminal	{ cell: "LUT__11179" port: "I[0]" }
 }
net {
	name: "n7117"
	terminal	{ cell: "LUT__11174" port: "O" }
	terminal	{ cell: "LUT__11176" port: "I[0]" }
 }
net {
	name: "n7118"
	terminal	{ cell: "LUT__11175" port: "O" }
	terminal	{ cell: "LUT__11176" port: "I[1]" }
 }
net {
	name: "n7115"
	terminal	{ cell: "LUT__11172" port: "O" }
	terminal	{ cell: "LUT__11173" port: "I[1]" }
 }
net {
	name: "n7113"
	terminal	{ cell: "LUT__11170" port: "O" }
	terminal	{ cell: "LUT__11173" port: "I[2]" }
 }
net {
	name: "n7114"
	terminal	{ cell: "LUT__11171" port: "O" }
	terminal	{ cell: "LUT__11172" port: "I[0]" }
 }
net {
	name: "n7111"
	terminal	{ cell: "LUT__11168" port: "O" }
	terminal	{ cell: "LUT__11170" port: "I[0]" }
 }
net {
	name: "n7112"
	terminal	{ cell: "LUT__11169" port: "O" }
	terminal	{ cell: "LUT__11170" port: "I[1]" }
 }
net {
	name: "n7109"
	terminal	{ cell: "LUT__11166" port: "O" }
	terminal	{ cell: "LUT__11167" port: "I[2]" }
 }
net {
	name: "n7104"
	terminal	{ cell: "LUT__11160" port: "O" }
	terminal	{ cell: "LUT__11164" port: "I[0]" }
 }
net {
	name: "n7107"
	terminal	{ cell: "LUT__11163" port: "O" }
	terminal	{ cell: "LUT__11164" port: "I[1]" }
 }
net {
	name: "n7106"
	terminal	{ cell: "LUT__11162" port: "O" }
	terminal	{ cell: "LUT__11163" port: "I[1]" }
 }
net {
	name: "n7105"
	terminal	{ cell: "LUT__11161" port: "O" }
	terminal	{ cell: "LUT__11163" port: "I[0]" }
 }
net {
	name: "n7102"
	terminal	{ cell: "LUT__11158" port: "O" }
	terminal	{ cell: "LUT__11160" port: "I[0]" }
 }
net {
	name: "n7103"
	terminal	{ cell: "LUT__11159" port: "O" }
	terminal	{ cell: "LUT__11160" port: "I[1]" }
 }
net {
	name: "n7097"
	terminal	{ cell: "LUT__11153" port: "O" }
	terminal	{ cell: "LUT__11157" port: "I[0]" }
 }
net {
	name: "n7100"
	terminal	{ cell: "LUT__11156" port: "O" }
	terminal	{ cell: "LUT__11157" port: "I[1]" }
 }
net {
	name: "n7098"
	terminal	{ cell: "LUT__11154" port: "O" }
	terminal	{ cell: "LUT__11156" port: "I[0]" }
 }
net {
	name: "n7099"
	terminal	{ cell: "LUT__11155" port: "O" }
	terminal	{ cell: "LUT__11156" port: "I[1]" }
 }
net {
	name: "n7096"
	terminal	{ cell: "LUT__11152" port: "O" }
	terminal	{ cell: "LUT__11153" port: "I[0]" }
 }
net {
	name: "n7094"
	terminal	{ cell: "LUT__11150" port: "O" }
	terminal	{ cell: "LUT__11151" port: "I[2]" }
 }
net {
	name: "n7089"
	terminal	{ cell: "LUT__11144" port: "O" }
	terminal	{ cell: "LUT__11148" port: "I[0]" }
 }
net {
	name: "n7092"
	terminal	{ cell: "LUT__11147" port: "O" }
	terminal	{ cell: "LUT__11148" port: "I[1]" }
 }
net {
	name: "n7090"
	terminal	{ cell: "LUT__11145" port: "O" }
	terminal	{ cell: "LUT__11147" port: "I[0]" }
 }
net {
	name: "n7091"
	terminal	{ cell: "LUT__11146" port: "O" }
	terminal	{ cell: "LUT__11147" port: "I[1]" }
 }
net {
	name: "n7087"
	terminal	{ cell: "LUT__11142" port: "O" }
	terminal	{ cell: "LUT__11144" port: "I[0]" }
 }
net {
	name: "n7088"
	terminal	{ cell: "LUT__11143" port: "O" }
	terminal	{ cell: "LUT__11144" port: "I[1]" }
 }
net {
	name: "n7082"
	terminal	{ cell: "LUT__11137" port: "O" }
	terminal	{ cell: "LUT__11141" port: "I[0]" }
 }
net {
	name: "n7085"
	terminal	{ cell: "LUT__11140" port: "O" }
	terminal	{ cell: "LUT__11141" port: "I[1]" }
 }
net {
	name: "n7083"
	terminal	{ cell: "LUT__11138" port: "O" }
	terminal	{ cell: "LUT__11140" port: "I[0]" }
 }
net {
	name: "n7084"
	terminal	{ cell: "LUT__11139" port: "O" }
	terminal	{ cell: "LUT__11140" port: "I[1]" }
 }
net {
	name: "n7081"
	terminal	{ cell: "LUT__11136" port: "O" }
	terminal	{ cell: "LUT__11137" port: "I[0]" }
 }
net {
	name: "n7079"
	terminal	{ cell: "LUT__11134" port: "O" }
	terminal	{ cell: "LUT__11135" port: "I[2]" }
 }
net {
	name: "n7072"
	terminal	{ cell: "LUT__11126" port: "O" }
	terminal	{ cell: "LUT__11127" port: "I[2]" }
 }
net {
	name: "n7073"
	terminal	{ cell: "LUT__11127" port: "O" }
	terminal	{ cell: "LUT__13541" port: "I[0]" }
 }
net {
	name: "n7071"
	terminal	{ cell: "LUT__11125" port: "O" }
	terminal	{ cell: "LUT__11126" port: "I[0]" }
 }
net {
	name: "n7063"
	terminal	{ cell: "LUT__11116" port: "O" }
	terminal	{ cell: "LUT__11120" port: "I[0]" }
 }
net {
	name: "n7066"
	terminal	{ cell: "LUT__11119" port: "O" }
	terminal	{ cell: "LUT__11120" port: "I[1]" }
 }
net {
	name: "n7064"
	terminal	{ cell: "LUT__11117" port: "O" }
	terminal	{ cell: "LUT__11119" port: "I[0]" }
 }
net {
	name: "n7065"
	terminal	{ cell: "LUT__11118" port: "O" }
	terminal	{ cell: "LUT__11119" port: "I[1]" }
 }
net {
	name: "n7061"
	terminal	{ cell: "LUT__11114" port: "O" }
	terminal	{ cell: "LUT__11116" port: "I[0]" }
 }
net {
	name: "n7062"
	terminal	{ cell: "LUT__11115" port: "O" }
	terminal	{ cell: "LUT__11116" port: "I[1]" }
 }
net {
	name: "n7056"
	terminal	{ cell: "LUT__11109" port: "O" }
	terminal	{ cell: "LUT__11113" port: "I[0]" }
 }
net {
	name: "n7059"
	terminal	{ cell: "LUT__11112" port: "O" }
	terminal	{ cell: "LUT__11113" port: "I[1]" }
 }
net {
	name: "n7057"
	terminal	{ cell: "LUT__11110" port: "O" }
	terminal	{ cell: "LUT__11112" port: "I[0]" }
 }
net {
	name: "n7058"
	terminal	{ cell: "LUT__11111" port: "O" }
	terminal	{ cell: "LUT__11112" port: "I[1]" }
 }
net {
	name: "n7055"
	terminal	{ cell: "LUT__11108" port: "O" }
	terminal	{ cell: "LUT__11109" port: "I[0]" }
 }
net {
	name: "n7053"
	terminal	{ cell: "LUT__11106" port: "O" }
	terminal	{ cell: "LUT__11107" port: "I[2]" }
 }
net {
	name: "n7048"
	terminal	{ cell: "LUT__11100" port: "O" }
	terminal	{ cell: "LUT__11104" port: "I[0]" }
 }
net {
	name: "n7051"
	terminal	{ cell: "LUT__11103" port: "O" }
	terminal	{ cell: "LUT__11104" port: "I[1]" }
 }
net {
	name: "n7049"
	terminal	{ cell: "LUT__11101" port: "O" }
	terminal	{ cell: "LUT__11103" port: "I[0]" }
 }
net {
	name: "n7050"
	terminal	{ cell: "LUT__11102" port: "O" }
	terminal	{ cell: "LUT__11103" port: "I[1]" }
 }
net {
	name: "n7046"
	terminal	{ cell: "LUT__11098" port: "O" }
	terminal	{ cell: "LUT__11100" port: "I[0]" }
 }
net {
	name: "n7047"
	terminal	{ cell: "LUT__11099" port: "O" }
	terminal	{ cell: "LUT__11100" port: "I[1]" }
 }
net {
	name: "n7148"
	terminal	{ cell: "LUT__11207" port: "O" }
	terminal	{ cell: "LUT__13544" port: "I[0]" }
 }
net {
	name: "n7041"
	terminal	{ cell: "LUT__11093" port: "O" }
	terminal	{ cell: "LUT__11097" port: "I[0]" }
 }
net {
	name: "n7044"
	terminal	{ cell: "LUT__11096" port: "O" }
	terminal	{ cell: "LUT__11097" port: "I[1]" }
 }
net {
	name: "n7042"
	terminal	{ cell: "LUT__11094" port: "O" }
	terminal	{ cell: "LUT__11096" port: "I[0]" }
 }
net {
	name: "n7043"
	terminal	{ cell: "LUT__11095" port: "O" }
	terminal	{ cell: "LUT__11096" port: "I[1]" }
 }
net {
	name: "n7040"
	terminal	{ cell: "LUT__11092" port: "O" }
	terminal	{ cell: "LUT__11093" port: "I[0]" }
 }
net {
	name: "n7038"
	terminal	{ cell: "LUT__11090" port: "O" }
	terminal	{ cell: "LUT__11091" port: "I[2]" }
 }
net {
	name: "n7033"
	terminal	{ cell: "LUT__11084" port: "O" }
	terminal	{ cell: "LUT__11088" port: "I[0]" }
 }
net {
	name: "n7036"
	terminal	{ cell: "LUT__11087" port: "O" }
	terminal	{ cell: "LUT__11088" port: "I[1]" }
 }
net {
	name: "n7034"
	terminal	{ cell: "LUT__11085" port: "O" }
	terminal	{ cell: "LUT__11087" port: "I[0]" }
 }
net {
	name: "n7035"
	terminal	{ cell: "LUT__11086" port: "O" }
	terminal	{ cell: "LUT__11087" port: "I[1]" }
 }
net {
	name: "n7031"
	terminal	{ cell: "LUT__11082" port: "O" }
	terminal	{ cell: "LUT__11084" port: "I[0]" }
 }
net {
	name: "n7032"
	terminal	{ cell: "LUT__11083" port: "O" }
	terminal	{ cell: "LUT__11084" port: "I[1]" }
 }
net {
	name: "n7029"
	terminal	{ cell: "LUT__11080" port: "O" }
	terminal	{ cell: "LUT__11081" port: "I[1]" }
 }
net {
	name: "n7027"
	terminal	{ cell: "LUT__11078" port: "O" }
	terminal	{ cell: "LUT__11081" port: "I[2]" }
 }
net {
	name: "n7028"
	terminal	{ cell: "LUT__11079" port: "O" }
	terminal	{ cell: "LUT__11080" port: "I[0]" }
 }
net {
	name: "n7025"
	terminal	{ cell: "LUT__11076" port: "O" }
	terminal	{ cell: "LUT__11078" port: "I[0]" }
 }
net {
	name: "n7026"
	terminal	{ cell: "LUT__11077" port: "O" }
	terminal	{ cell: "LUT__11078" port: "I[1]" }
 }
net {
	name: "n7023"
	terminal	{ cell: "LUT__11074" port: "O" }
	terminal	{ cell: "LUT__11075" port: "I[2]" }
 }
net {
	name: "n7018"
	terminal	{ cell: "LUT__11068" port: "O" }
	terminal	{ cell: "LUT__11072" port: "I[0]" }
 }
net {
	name: "n7021"
	terminal	{ cell: "LUT__11071" port: "O" }
	terminal	{ cell: "LUT__11072" port: "I[1]" }
 }
net {
	name: "n7019"
	terminal	{ cell: "LUT__11069" port: "O" }
	terminal	{ cell: "LUT__11071" port: "I[0]" }
 }
net {
	name: "n7020"
	terminal	{ cell: "LUT__11070" port: "O" }
	terminal	{ cell: "LUT__11071" port: "I[1]" }
 }
net {
	name: "n7016"
	terminal	{ cell: "LUT__11066" port: "O" }
	terminal	{ cell: "LUT__11068" port: "I[0]" }
 }
net {
	name: "n7017"
	terminal	{ cell: "LUT__11067" port: "O" }
	terminal	{ cell: "LUT__11068" port: "I[1]" }
 }
net {
	name: "n7014"
	terminal	{ cell: "LUT__11064" port: "O" }
	terminal	{ cell: "LUT__11065" port: "I[1]" }
 }
net {
	name: "n7012"
	terminal	{ cell: "LUT__11062" port: "O" }
	terminal	{ cell: "LUT__11065" port: "I[2]" }
 }
net {
	name: "n7013"
	terminal	{ cell: "LUT__11063" port: "O" }
	terminal	{ cell: "LUT__11064" port: "I[0]" }
 }
net {
	name: "n7010"
	terminal	{ cell: "LUT__11060" port: "O" }
	terminal	{ cell: "LUT__11062" port: "I[0]" }
 }
net {
	name: "n7011"
	terminal	{ cell: "LUT__11061" port: "O" }
	terminal	{ cell: "LUT__11062" port: "I[1]" }
 }
net {
	name: "n7008"
	terminal	{ cell: "LUT__11058" port: "O" }
	terminal	{ cell: "LUT__11059" port: "I[2]" }
 }
net {
	name: "n7003"
	terminal	{ cell: "LUT__11052" port: "O" }
	terminal	{ cell: "LUT__11056" port: "I[0]" }
 }
net {
	name: "n7006"
	terminal	{ cell: "LUT__11055" port: "O" }
	terminal	{ cell: "LUT__11056" port: "I[1]" }
 }
net {
	name: "n7004"
	terminal	{ cell: "LUT__11053" port: "O" }
	terminal	{ cell: "LUT__11055" port: "I[0]" }
 }
net {
	name: "n7005"
	terminal	{ cell: "LUT__11054" port: "O" }
	terminal	{ cell: "LUT__11055" port: "I[1]" }
 }
net {
	name: "n7001"
	terminal	{ cell: "LUT__11050" port: "O" }
	terminal	{ cell: "LUT__11052" port: "I[0]" }
 }
net {
	name: "n7002"
	terminal	{ cell: "LUT__11051" port: "O" }
	terminal	{ cell: "LUT__11052" port: "I[1]" }
 }
net {
	name: "n6999"
	terminal	{ cell: "LUT__11048" port: "O" }
	terminal	{ cell: "LUT__11049" port: "I[1]" }
 }
net {
	name: "n6997"
	terminal	{ cell: "LUT__11046" port: "O" }
	terminal	{ cell: "LUT__11049" port: "I[2]" }
 }
net {
	name: "n6998"
	terminal	{ cell: "LUT__11047" port: "O" }
	terminal	{ cell: "LUT__11048" port: "I[0]" }
 }
net {
	name: "n6995"
	terminal	{ cell: "LUT__11044" port: "O" }
	terminal	{ cell: "LUT__11046" port: "I[0]" }
 }
net {
	name: "n6996"
	terminal	{ cell: "LUT__11045" port: "O" }
	terminal	{ cell: "LUT__11046" port: "I[1]" }
 }
net {
	name: "n6993"
	terminal	{ cell: "LUT__11042" port: "O" }
	terminal	{ cell: "LUT__11043" port: "I[2]" }
 }
net {
	name: "n6988"
	terminal	{ cell: "LUT__11036" port: "O" }
	terminal	{ cell: "LUT__11040" port: "I[0]" }
 }
net {
	name: "n6991"
	terminal	{ cell: "LUT__11039" port: "O" }
	terminal	{ cell: "LUT__11040" port: "I[1]" }
 }
net {
	name: "n6989"
	terminal	{ cell: "LUT__11037" port: "O" }
	terminal	{ cell: "LUT__11039" port: "I[0]" }
 }
net {
	name: "n6990"
	terminal	{ cell: "LUT__11038" port: "O" }
	terminal	{ cell: "LUT__11039" port: "I[1]" }
 }
net {
	name: "n6986"
	terminal	{ cell: "LUT__11034" port: "O" }
	terminal	{ cell: "LUT__11036" port: "I[0]" }
 }
net {
	name: "n6987"
	terminal	{ cell: "LUT__11035" port: "O" }
	terminal	{ cell: "LUT__11036" port: "I[1]" }
 }
net {
	name: "n6984"
	terminal	{ cell: "LUT__11032" port: "O" }
	terminal	{ cell: "LUT__11033" port: "I[1]" }
 }
net {
	name: "n6982"
	terminal	{ cell: "LUT__11030" port: "O" }
	terminal	{ cell: "LUT__11033" port: "I[2]" }
 }
net {
	name: "n6983"
	terminal	{ cell: "LUT__11031" port: "O" }
	terminal	{ cell: "LUT__11032" port: "I[0]" }
 }
net {
	name: "n6980"
	terminal	{ cell: "LUT__11028" port: "O" }
	terminal	{ cell: "LUT__11030" port: "I[0]" }
 }
net {
	name: "n6981"
	terminal	{ cell: "LUT__11029" port: "O" }
	terminal	{ cell: "LUT__11030" port: "I[1]" }
 }
net {
	name: "n7234"
	terminal	{ cell: "LUT__11299" port: "O" }
	terminal	{ cell: "LUT__13549" port: "I[0]" }
 }
net {
	name: "n6978"
	terminal	{ cell: "LUT__11026" port: "O" }
	terminal	{ cell: "LUT__11027" port: "I[2]" }
 }
net {
	name: "n6973"
	terminal	{ cell: "LUT__11020" port: "O" }
	terminal	{ cell: "LUT__11024" port: "I[0]" }
 }
net {
	name: "n6976"
	terminal	{ cell: "LUT__11023" port: "O" }
	terminal	{ cell: "LUT__11024" port: "I[1]" }
 }
net {
	name: "n6974"
	terminal	{ cell: "LUT__11021" port: "O" }
	terminal	{ cell: "LUT__11023" port: "I[0]" }
 }
net {
	name: "n6975"
	terminal	{ cell: "LUT__11022" port: "O" }
	terminal	{ cell: "LUT__11023" port: "I[1]" }
 }
net {
	name: "n6971"
	terminal	{ cell: "LUT__11018" port: "O" }
	terminal	{ cell: "LUT__11020" port: "I[0]" }
 }
net {
	name: "n6972"
	terminal	{ cell: "LUT__11019" port: "O" }
	terminal	{ cell: "LUT__11020" port: "I[1]" }
 }
net {
	name: "n6966"
	terminal	{ cell: "LUT__11013" port: "O" }
	terminal	{ cell: "LUT__11017" port: "I[0]" }
 }
net {
	name: "n6969"
	terminal	{ cell: "LUT__11016" port: "O" }
	terminal	{ cell: "LUT__11017" port: "I[1]" }
 }
net {
	name: "n6967"
	terminal	{ cell: "LUT__11014" port: "O" }
	terminal	{ cell: "LUT__11016" port: "I[0]" }
 }
net {
	name: "n6968"
	terminal	{ cell: "LUT__11015" port: "O" }
	terminal	{ cell: "LUT__11016" port: "I[1]" }
 }
net {
	name: "n6965"
	terminal	{ cell: "LUT__11012" port: "O" }
	terminal	{ cell: "LUT__11013" port: "I[0]" }
 }
net {
	name: "n6963"
	terminal	{ cell: "LUT__11010" port: "O" }
	terminal	{ cell: "LUT__11011" port: "I[2]" }
 }
net {
	name: "n6958"
	terminal	{ cell: "LUT__11004" port: "O" }
	terminal	{ cell: "LUT__11008" port: "I[0]" }
 }
net {
	name: "n6961"
	terminal	{ cell: "LUT__11007" port: "O" }
	terminal	{ cell: "LUT__11008" port: "I[1]" }
 }
net {
	name: "n6959"
	terminal	{ cell: "LUT__11005" port: "O" }
	terminal	{ cell: "LUT__11007" port: "I[0]" }
 }
net {
	name: "n6960"
	terminal	{ cell: "LUT__11006" port: "O" }
	terminal	{ cell: "LUT__11007" port: "I[1]" }
 }
net {
	name: "n6956"
	terminal	{ cell: "LUT__11002" port: "O" }
	terminal	{ cell: "LUT__11004" port: "I[0]" }
 }
net {
	name: "n6957"
	terminal	{ cell: "LUT__11003" port: "O" }
	terminal	{ cell: "LUT__11004" port: "I[1]" }
 }
net {
	name: "LED[3]"
	terminal	{ cell: "LUT__11655" port: "O" }
	terminal	{ cell: "LED[3]" port: "outpad" }
 }
net {
	name: "n6954"
	terminal	{ cell: "LUT__11000" port: "O" }
	terminal	{ cell: "LUT__11001" port: "I[1]" }
 }
net {
	name: "n6952"
	terminal	{ cell: "LUT__10998" port: "O" }
	terminal	{ cell: "LUT__11001" port: "I[2]" }
 }
net {
	name: "n6953"
	terminal	{ cell: "LUT__10999" port: "O" }
	terminal	{ cell: "LUT__11000" port: "I[0]" }
 }
net {
	name: "n7267"
	terminal	{ cell: "LUT__11335" port: "O" }
	terminal	{ cell: "LUT__13561" port: "I[0]" }
 }
net {
	name: "n6950"
	terminal	{ cell: "LUT__10996" port: "O" }
	terminal	{ cell: "LUT__10998" port: "I[0]" }
 }
net {
	name: "n6951"
	terminal	{ cell: "LUT__10997" port: "O" }
	terminal	{ cell: "LUT__10998" port: "I[1]" }
 }
net {
	name: "n7271"
	terminal	{ cell: "LUT__11339" port: "O" }
	terminal	{ cell: "LUT__13559" port: "I[0]" }
 }
net {
	name: "n6948"
	terminal	{ cell: "LUT__10994" port: "O" }
	terminal	{ cell: "LUT__10995" port: "I[2]" }
 }
net {
	name: "n6943"
	terminal	{ cell: "LUT__10988" port: "O" }
	terminal	{ cell: "LUT__10992" port: "I[0]" }
 }
net {
	name: "n6946"
	terminal	{ cell: "LUT__10991" port: "O" }
	terminal	{ cell: "LUT__10992" port: "I[1]" }
 }
net {
	name: "n6944"
	terminal	{ cell: "LUT__10989" port: "O" }
	terminal	{ cell: "LUT__10991" port: "I[0]" }
 }
net {
	name: "n6945"
	terminal	{ cell: "LUT__10990" port: "O" }
	terminal	{ cell: "LUT__10991" port: "I[1]" }
 }
net {
	name: "n6941"
	terminal	{ cell: "LUT__10986" port: "O" }
	terminal	{ cell: "LUT__10988" port: "I[0]" }
 }
net {
	name: "n6942"
	terminal	{ cell: "LUT__10987" port: "O" }
	terminal	{ cell: "LUT__10988" port: "I[1]" }
 }
net {
	name: "n6936"
	terminal	{ cell: "LUT__10981" port: "O" }
	terminal	{ cell: "LUT__10985" port: "I[0]" }
 }
net {
	name: "n6939"
	terminal	{ cell: "LUT__10984" port: "O" }
	terminal	{ cell: "LUT__10985" port: "I[1]" }
 }
net {
	name: "n6937"
	terminal	{ cell: "LUT__10982" port: "O" }
	terminal	{ cell: "LUT__10984" port: "I[0]" }
 }
net {
	name: "n6938"
	terminal	{ cell: "LUT__10983" port: "O" }
	terminal	{ cell: "LUT__10984" port: "I[1]" }
 }
net {
	name: "n6935"
	terminal	{ cell: "LUT__10980" port: "O" }
	terminal	{ cell: "LUT__10981" port: "I[0]" }
 }
net {
	name: "n6933"
	terminal	{ cell: "LUT__10978" port: "O" }
	terminal	{ cell: "LUT__10979" port: "I[2]" }
 }
net {
	name: "n6928"
	terminal	{ cell: "LUT__10972" port: "O" }
	terminal	{ cell: "LUT__10976" port: "I[0]" }
 }
net {
	name: "n6931"
	terminal	{ cell: "LUT__10975" port: "O" }
	terminal	{ cell: "LUT__10976" port: "I[1]" }
 }
net {
	name: "n6929"
	terminal	{ cell: "LUT__10973" port: "O" }
	terminal	{ cell: "LUT__10975" port: "I[0]" }
 }
net {
	name: "n6930"
	terminal	{ cell: "LUT__10974" port: "O" }
	terminal	{ cell: "LUT__10975" port: "I[1]" }
 }
net {
	name: "n6926"
	terminal	{ cell: "LUT__10970" port: "O" }
	terminal	{ cell: "LUT__10972" port: "I[0]" }
 }
net {
	name: "n6927"
	terminal	{ cell: "LUT__10971" port: "O" }
	terminal	{ cell: "LUT__10972" port: "I[1]" }
 }
net {
	name: "n6924"
	terminal	{ cell: "LUT__10968" port: "O" }
	terminal	{ cell: "LUT__10969" port: "I[1]" }
 }
net {
	name: "n6922"
	terminal	{ cell: "LUT__10966" port: "O" }
	terminal	{ cell: "LUT__10969" port: "I[2]" }
 }
net {
	name: "n6923"
	terminal	{ cell: "LUT__10967" port: "O" }
	terminal	{ cell: "LUT__10968" port: "I[0]" }
 }
net {
	name: "n6920"
	terminal	{ cell: "LUT__10964" port: "O" }
	terminal	{ cell: "LUT__10966" port: "I[0]" }
 }
net {
	name: "n6921"
	terminal	{ cell: "LUT__10965" port: "O" }
	terminal	{ cell: "LUT__10966" port: "I[1]" }
 }
net {
	name: "n7308"
	terminal	{ cell: "LUT__11379" port: "O" }
	terminal	{ cell: "LUT__13569" port: "I[0]" }
 }
net {
	name: "n6918"
	terminal	{ cell: "LUT__10962" port: "O" }
	terminal	{ cell: "LUT__10963" port: "I[2]" }
 }
net {
	name: "n6913"
	terminal	{ cell: "LUT__10956" port: "O" }
	terminal	{ cell: "LUT__10960" port: "I[0]" }
 }
net {
	name: "n6916"
	terminal	{ cell: "LUT__10959" port: "O" }
	terminal	{ cell: "LUT__10960" port: "I[1]" }
 }
net {
	name: "n6914"
	terminal	{ cell: "LUT__10957" port: "O" }
	terminal	{ cell: "LUT__10959" port: "I[0]" }
 }
net {
	name: "n6915"
	terminal	{ cell: "LUT__10958" port: "O" }
	terminal	{ cell: "LUT__10959" port: "I[1]" }
 }
net {
	name: "n6911"
	terminal	{ cell: "LUT__10954" port: "O" }
	terminal	{ cell: "LUT__10956" port: "I[0]" }
 }
net {
	name: "n6912"
	terminal	{ cell: "LUT__10955" port: "O" }
	terminal	{ cell: "LUT__10956" port: "I[1]" }
 }
net {
	name: "n7315"
	terminal	{ cell: "LUT__11387" port: "O" }
	terminal	{ cell: "LUT__13575" port: "I[2]" }
 }
net {
	name: "n6909"
	terminal	{ cell: "LUT__10952" port: "O" }
	terminal	{ cell: "LUT__10953" port: "I[1]" }
 }
net {
	name: "n6907"
	terminal	{ cell: "LUT__10950" port: "O" }
	terminal	{ cell: "LUT__10953" port: "I[2]" }
 }
net {
	name: "n6908"
	terminal	{ cell: "LUT__10951" port: "O" }
	terminal	{ cell: "LUT__10952" port: "I[0]" }
 }
net {
	name: "n6905"
	terminal	{ cell: "LUT__10948" port: "O" }
	terminal	{ cell: "LUT__10950" port: "I[0]" }
 }
net {
	name: "n6906"
	terminal	{ cell: "LUT__10949" port: "O" }
	terminal	{ cell: "LUT__10950" port: "I[1]" }
 }
net {
	name: "n6903"
	terminal	{ cell: "LUT__10946" port: "O" }
	terminal	{ cell: "LUT__10947" port: "I[2]" }
 }
net {
	name: "n6901"
	terminal	{ cell: "LUT__10943" port: "O" }
	terminal	{ cell: "LUT__13535" port: "I[0]" }
 }
net {
	name: "n6899"
	terminal	{ cell: "LUT__10941" port: "O" }
	terminal	{ cell: "LUT__13535" port: "I[1]" }
 }
net {
	name: "n6897"
	terminal	{ cell: "LUT__10939" port: "O" }
	terminal	{ cell: "LUT__13536" port: "I[0]" }
 }
net {
	name: "n6896"
	terminal	{ cell: "LUT__10938" port: "O" }
	terminal	{ cell: "LUT__13536" port: "I[1]" }
 }
net {
	name: "n6892"
	terminal	{ cell: "LUT__10933" port: "O" }
	terminal	{ cell: "LUT__13529" port: "I[0]" }
 }
net {
	name: "n6890"
	terminal	{ cell: "LUT__10931" port: "O" }
	terminal	{ cell: "LUT__13529" port: "I[1]" }
 }
net {
	name: "n6888"
	terminal	{ cell: "LUT__10929" port: "O" }
	terminal	{ cell: "LUT__10930" port: "I[2]" }
 }
net {
	name: "n6887"
	terminal	{ cell: "LUT__10928" port: "O" }
	terminal	{ cell: "LUT__10929" port: "I[0]" }
 }
net {
	name: "n6886"
	terminal	{ cell: "LUT__10927" port: "O" }
	terminal	{ cell: "LUT__13531" port: "I[0]" }
 }
net {
	name: "n6885"
	terminal	{ cell: "LUT__10926" port: "O" }
	terminal	{ cell: "LUT__13531" port: "I[1]" }
 }
net {
	name: "n6879"
	terminal	{ cell: "LUT__10919" port: "O" }
	terminal	{ cell: "LUT__10923" port: "I[0]" }
 }
net {
	name: "n6882"
	terminal	{ cell: "LUT__10922" port: "O" }
	terminal	{ cell: "LUT__10923" port: "I[1]" }
 }
net {
	name: "n6880"
	terminal	{ cell: "LUT__10920" port: "O" }
	terminal	{ cell: "LUT__10922" port: "I[0]" }
 }
net {
	name: "n6881"
	terminal	{ cell: "LUT__10921" port: "O" }
	terminal	{ cell: "LUT__10922" port: "I[1]" }
 }
net {
	name: "n7329"
	terminal	{ cell: "LUT__11442" port: "O" }
	terminal	{ cell: "LUT__11443" port: "I[1]" }
 }
net {
	name: "n6877"
	terminal	{ cell: "LUT__10917" port: "O" }
	terminal	{ cell: "LUT__10919" port: "I[0]" }
 }
net {
	name: "n6878"
	terminal	{ cell: "LUT__10918" port: "O" }
	terminal	{ cell: "LUT__10919" port: "I[1]" }
 }
net {
	name: "n6872"
	terminal	{ cell: "LUT__10912" port: "O" }
	terminal	{ cell: "LUT__10916" port: "I[0]" }
 }
net {
	name: "n6875"
	terminal	{ cell: "LUT__10915" port: "O" }
	terminal	{ cell: "LUT__10916" port: "I[1]" }
 }
net {
	name: "n6873"
	terminal	{ cell: "LUT__10913" port: "O" }
	terminal	{ cell: "LUT__10915" port: "I[0]" }
 }
net {
	name: "n6874"
	terminal	{ cell: "LUT__10914" port: "O" }
	terminal	{ cell: "LUT__10915" port: "I[1]" }
 }
net {
	name: "n6871"
	terminal	{ cell: "LUT__10911" port: "O" }
	terminal	{ cell: "LUT__10912" port: "I[0]" }
 }
net {
	name: "n6869"
	terminal	{ cell: "LUT__10909" port: "O" }
	terminal	{ cell: "LUT__10910" port: "I[2]" }
 }
net {
	name: "n7341"
	terminal	{ cell: "LUT__11466" port: "O" }
	terminal	{ cell: "LUT__11467" port: "I[2]" }
 }
net {
	name: "n6867"
	terminal	{ cell: "LUT__10906" port: "O" }
	terminal	{ cell: "LUT__13525" port: "I[0]" }
 }
net {
	name: "n6865"
	terminal	{ cell: "LUT__10904" port: "O" }
	terminal	{ cell: "LUT__13525" port: "I[1]" }
 }
net {
	name: "n6862"
	terminal	{ cell: "LUT__10901" port: "O" }
	terminal	{ cell: "LUT__10902" port: "I[2]" }
 }
net {
	name: "n6861"
	terminal	{ cell: "LUT__10900" port: "O" }
	terminal	{ cell: "LUT__10901" port: "I[0]" }
 }
net {
	name: "n6853"
	terminal	{ cell: "LUT__10891" port: "O" }
	terminal	{ cell: "LUT__10895" port: "I[0]" }
 }
net {
	name: "n6856"
	terminal	{ cell: "LUT__10894" port: "O" }
	terminal	{ cell: "LUT__10895" port: "I[1]" }
 }
net {
	name: "n6854"
	terminal	{ cell: "LUT__10892" port: "O" }
	terminal	{ cell: "LUT__10894" port: "I[0]" }
 }
net {
	name: "n6855"
	terminal	{ cell: "LUT__10893" port: "O" }
	terminal	{ cell: "LUT__10894" port: "I[1]" }
 }
net {
	name: "n7353"
	terminal	{ cell: "LUT__11497" port: "O" }
	terminal	{ cell: "LUT__11499" port: "I[0]" }
 }
net {
	name: "n7354"
	terminal	{ cell: "LUT__11498" port: "O" }
	terminal	{ cell: "LUT__11499" port: "I[1]" }
 }
net {
	name: "n6851"
	terminal	{ cell: "LUT__10889" port: "O" }
	terminal	{ cell: "LUT__10891" port: "I[0]" }
 }
net {
	name: "n6852"
	terminal	{ cell: "LUT__10890" port: "O" }
	terminal	{ cell: "LUT__10891" port: "I[1]" }
 }
net {
	name: "n6846"
	terminal	{ cell: "LUT__10884" port: "O" }
	terminal	{ cell: "LUT__10888" port: "I[0]" }
 }
net {
	name: "n6849"
	terminal	{ cell: "LUT__10887" port: "O" }
	terminal	{ cell: "LUT__10888" port: "I[1]" }
 }
net {
	name: "n6847"
	terminal	{ cell: "LUT__10885" port: "O" }
	terminal	{ cell: "LUT__10887" port: "I[0]" }
 }
net {
	name: "n6848"
	terminal	{ cell: "LUT__10886" port: "O" }
	terminal	{ cell: "LUT__10887" port: "I[1]" }
 }
net {
	name: "n6845"
	terminal	{ cell: "LUT__10883" port: "O" }
	terminal	{ cell: "LUT__10884" port: "I[0]" }
 }
net {
	name: "n6843"
	terminal	{ cell: "LUT__10881" port: "O" }
	terminal	{ cell: "LUT__10882" port: "I[2]" }
 }
net {
	name: "n6838"
	terminal	{ cell: "LUT__10875" port: "O" }
	terminal	{ cell: "LUT__10879" port: "I[0]" }
 }
net {
	name: "n6841"
	terminal	{ cell: "LUT__10878" port: "O" }
	terminal	{ cell: "LUT__10879" port: "I[1]" }
 }
net {
	name: "n6839"
	terminal	{ cell: "LUT__10876" port: "O" }
	terminal	{ cell: "LUT__10878" port: "I[0]" }
 }
net {
	name: "n6840"
	terminal	{ cell: "LUT__10877" port: "O" }
	terminal	{ cell: "LUT__10878" port: "I[1]" }
 }
net {
	name: "n7366"
	terminal	{ cell: "LUT__11527" port: "O" }
	terminal	{ cell: "LUT__11530" port: "I[1]" }
 }
net {
	name: "n7368"
	terminal	{ cell: "LUT__11529" port: "O" }
	terminal	{ cell: "LUT__11530" port: "I[3]" }
 }
net {
	name: "n7370"
	terminal	{ cell: "LUT__11531" port: "O" }
	terminal	{ cell: "LUT__11535" port: "I[0]" }
 }
net {
	name: "n6836"
	terminal	{ cell: "LUT__10873" port: "O" }
	terminal	{ cell: "LUT__10875" port: "I[0]" }
 }
net {
	name: "n6837"
	terminal	{ cell: "LUT__10874" port: "O" }
	terminal	{ cell: "LUT__10875" port: "I[1]" }
 }
net {
	name: "n6831"
	terminal	{ cell: "LUT__10868" port: "O" }
	terminal	{ cell: "LUT__10872" port: "I[0]" }
 }
net {
	name: "n6834"
	terminal	{ cell: "LUT__10871" port: "O" }
	terminal	{ cell: "LUT__10872" port: "I[1]" }
 }
net {
	name: "n7379"
	terminal	{ cell: "LUT__11543" port: "O" }
	terminal	{ cell: "LUT__11545" port: "I[1]" }
 }
net {
	name: "n7381"
	terminal	{ cell: "LUT__11545" port: "O" }
	terminal	{ cell: "LUT__11547" port: "I[2]" }
 }
net {
	name: "n7382"
	terminal	{ cell: "LUT__11546" port: "O" }
	terminal	{ cell: "LUT__11547" port: "I[3]" }
 }
net {
	name: "n6832"
	terminal	{ cell: "LUT__10869" port: "O" }
	terminal	{ cell: "LUT__10871" port: "I[0]" }
 }
net {
	name: "n6833"
	terminal	{ cell: "LUT__10870" port: "O" }
	terminal	{ cell: "LUT__10871" port: "I[1]" }
 }
net {
	name: "n6830"
	terminal	{ cell: "LUT__10867" port: "O" }
	terminal	{ cell: "LUT__10868" port: "I[0]" }
 }
net {
	name: "n7387"
	terminal	{ cell: "LUT__11551" port: "O" }
	terminal	{ cell: "LUT__11557" port: "I[0]" }
 }
net {
	name: "n6828"
	terminal	{ cell: "LUT__10865" port: "O" }
	terminal	{ cell: "LUT__10866" port: "I[2]" }
 }
net {
	name: "n7391"
	terminal	{ cell: "LUT__11555" port: "O" }
	terminal	{ cell: "LUT__11557" port: "I[2]" }
 }
net {
	name: "n6825"
	terminal	{ cell: "LUT__10862" port: "O" }
	terminal	{ cell: "LUT__10864" port: "I[0]" }
 }
net {
	name: "n6826"
	terminal	{ cell: "LUT__10863" port: "O" }
	terminal	{ cell: "LUT__10864" port: "I[1]" }
 }
net {
	name: "n6827"
	terminal	{ cell: "LUT__10864" port: "O" }
	terminal	{ cell: "LUT__13520" port: "I[0]" }
 }
net {
	name: "n7393"
	terminal	{ cell: "LUT__11557" port: "O" }
	terminal	{ cell: "LUT__11561" port: "I[0]" }
 }
net {
	name: "n7395"
	terminal	{ cell: "LUT__11559" port: "O" }
	terminal	{ cell: "LUT__11561" port: "I[2]" }
 }
net {
	name: "n6824"
	terminal	{ cell: "LUT__10861" port: "O" }
	terminal	{ cell: "LUT__13519" port: "I[0]" }
 }
net {
	name: "n6823"
	terminal	{ cell: "LUT__10860" port: "O" }
	terminal	{ cell: "LUT__13519" port: "I[1]" }
 }
net {
	name: "n7397"
	terminal	{ cell: "LUT__11561" port: "O" }
	terminal	{ cell: "LUT__11562" port: "I[1]" }
	terminal	{ cell: "LUT__11599" port: "I[0]" }
 }
net {
	name: "n7399"
	terminal	{ cell: "LUT__11563" port: "O" }
	terminal	{ cell: "LUT__11567" port: "I[0]" }
 }
net {
	name: "n7403"
	terminal	{ cell: "LUT__11567" port: "O" }
	terminal	{ cell: "LUT__11570" port: "I[0]" }
 }
net {
	name: "n7405"
	terminal	{ cell: "LUT__11569" port: "O" }
	terminal	{ cell: "LUT__11570" port: "I[2]" }
 }
net {
	name: "n6822"
	terminal	{ cell: "LUT__10859" port: "O" }
	terminal	{ cell: "LUT__13521" port: "I[0]" }
 }
net {
	name: "n6821"
	terminal	{ cell: "LUT__10858" port: "O" }
	terminal	{ cell: "LUT__13521" port: "I[1]" }
 }
net {
	name: "n6819"
	terminal	{ cell: "LUT__10856" port: "O" }
	terminal	{ cell: "LUT__10857" port: "I[0]" }
 }
net {
	name: "n6817"
	terminal	{ cell: "LUT__10854" port: "O" }
	terminal	{ cell: "LUT__10855" port: "I[2]" }
 }
net {
	name: "n6812"
	terminal	{ cell: "LUT__10848" port: "O" }
	terminal	{ cell: "LUT__10852" port: "I[0]" }
 }
net {
	name: "n6815"
	terminal	{ cell: "LUT__10851" port: "O" }
	terminal	{ cell: "LUT__10852" port: "I[1]" }
 }
net {
	name: "n6813"
	terminal	{ cell: "LUT__10849" port: "O" }
	terminal	{ cell: "LUT__10851" port: "I[0]" }
 }
net {
	name: "n6814"
	terminal	{ cell: "LUT__10850" port: "O" }
	terminal	{ cell: "LUT__10851" port: "I[1]" }
 }
net {
	name: "n6810"
	terminal	{ cell: "LUT__10846" port: "O" }
	terminal	{ cell: "LUT__10848" port: "I[0]" }
 }
net {
	name: "n6811"
	terminal	{ cell: "LUT__10847" port: "O" }
	terminal	{ cell: "LUT__10848" port: "I[1]" }
 }
net {
	name: "n6808"
	terminal	{ cell: "LUT__10844" port: "O" }
	terminal	{ cell: "LUT__10845" port: "I[1]" }
 }
net {
	name: "n6806"
	terminal	{ cell: "LUT__10842" port: "O" }
	terminal	{ cell: "LUT__10845" port: "I[2]" }
 }
net {
	name: "n6807"
	terminal	{ cell: "LUT__10843" port: "O" }
	terminal	{ cell: "LUT__10844" port: "I[0]" }
 }
net {
	name: "n6804"
	terminal	{ cell: "LUT__10840" port: "O" }
	terminal	{ cell: "LUT__10842" port: "I[0]" }
 }
net {
	name: "n6805"
	terminal	{ cell: "LUT__10841" port: "O" }
	terminal	{ cell: "LUT__10842" port: "I[1]" }
 }
net {
	name: "n6802"
	terminal	{ cell: "LUT__10838" port: "O" }
	terminal	{ cell: "LUT__10839" port: "I[2]" }
 }
net {
	name: "n6797"
	terminal	{ cell: "LUT__10832" port: "O" }
	terminal	{ cell: "LUT__10836" port: "I[0]" }
 }
net {
	name: "n6800"
	terminal	{ cell: "LUT__10835" port: "O" }
	terminal	{ cell: "LUT__10836" port: "I[1]" }
 }
net {
	name: "n6798"
	terminal	{ cell: "LUT__10833" port: "O" }
	terminal	{ cell: "LUT__10835" port: "I[0]" }
 }
net {
	name: "n6799"
	terminal	{ cell: "LUT__10834" port: "O" }
	terminal	{ cell: "LUT__10835" port: "I[1]" }
 }
net {
	name: "n6795"
	terminal	{ cell: "LUT__10830" port: "O" }
	terminal	{ cell: "LUT__10832" port: "I[0]" }
 }
net {
	name: "n6796"
	terminal	{ cell: "LUT__10831" port: "O" }
	terminal	{ cell: "LUT__10832" port: "I[1]" }
 }
net {
	name: "n6793"
	terminal	{ cell: "LUT__10828" port: "O" }
	terminal	{ cell: "LUT__10829" port: "I[1]" }
 }
net {
	name: "n6790"
	terminal	{ cell: "LUT__10825" port: "O" }
	terminal	{ cell: "LUT__10829" port: "I[2]" }
 }
net {
	name: "n6792"
	terminal	{ cell: "LUT__10827" port: "O" }
	terminal	{ cell: "LUT__10828" port: "I[0]" }
 }
net {
	name: "n6788"
	terminal	{ cell: "LUT__10823" port: "O" }
	terminal	{ cell: "LUT__10825" port: "I[0]" }
 }
net {
	name: "n6789"
	terminal	{ cell: "LUT__10824" port: "O" }
	terminal	{ cell: "LUT__10825" port: "I[1]" }
 }
net {
	name: "n6786"
	terminal	{ cell: "LUT__10821" port: "O" }
	terminal	{ cell: "LUT__10822" port: "I[2]" }
 }
net {
	name: "LED[5]"
	terminal	{ cell: "LUT__11653" port: "O" }
	terminal	{ cell: "LED[5]" port: "outpad" }
 }
net {
	name: "n6784"
	terminal	{ cell: "LUT__10818" port: "O" }
	terminal	{ cell: "LUT__10819" port: "I[0]" }
 }
net {
	name: "n6775"
	terminal	{ cell: "LUT__10809" port: "O" }
	terminal	{ cell: "LUT__10817" port: "I[0]" }
 }
net {
	name: "n6782"
	terminal	{ cell: "LUT__10816" port: "O" }
	terminal	{ cell: "LUT__10817" port: "I[1]" }
 }
net {
	name: "n6778"
	terminal	{ cell: "LUT__10812" port: "O" }
	terminal	{ cell: "LUT__10816" port: "I[0]" }
 }
net {
	name: "n6781"
	terminal	{ cell: "LUT__10815" port: "O" }
	terminal	{ cell: "LUT__10816" port: "I[1]" }
 }
net {
	name: "n6779"
	terminal	{ cell: "LUT__10813" port: "O" }
	terminal	{ cell: "LUT__10815" port: "I[0]" }
 }
net {
	name: "n6780"
	terminal	{ cell: "LUT__10814" port: "O" }
	terminal	{ cell: "LUT__10815" port: "I[1]" }
 }
net {
	name: "n6776"
	terminal	{ cell: "LUT__10810" port: "O" }
	terminal	{ cell: "LUT__10812" port: "I[0]" }
 }
net {
	name: "n6777"
	terminal	{ cell: "LUT__10811" port: "O" }
	terminal	{ cell: "LUT__10812" port: "I[1]" }
 }
net {
	name: "n6770"
	terminal	{ cell: "LUT__10804" port: "O" }
	terminal	{ cell: "LUT__10809" port: "I[0]" }
 }
net {
	name: "n6771"
	terminal	{ cell: "LUT__10805" port: "O" }
	terminal	{ cell: "LUT__10809" port: "I[1]" }
 }
net {
	name: "n6774"
	terminal	{ cell: "LUT__10808" port: "O" }
	terminal	{ cell: "LUT__10809" port: "I[3]" }
 }
net {
	name: "n6772"
	terminal	{ cell: "LUT__10806" port: "O" }
	terminal	{ cell: "LUT__10808" port: "I[0]" }
 }
net {
	name: "n6773"
	terminal	{ cell: "LUT__10807" port: "O" }
	terminal	{ cell: "LUT__10808" port: "I[1]" }
 }
net {
	name: "n7428"
	terminal	{ cell: "LUT__13487" port: "O" }
	terminal	{ cell: "LUT__13488" port: "I[3]" }
 }
net {
	name: "n6769"
	terminal	{ cell: "LUT__10803" port: "O" }
	terminal	{ cell: "LUT__10804" port: "I[0]" }
 }
net {
	name: "n6767"
	terminal	{ cell: "LUT__10800" port: "O" }
	terminal	{ cell: "LUT__10801" port: "I[0]" }
 }
net {
	name: "n7443"
	terminal	{ cell: "LUT__13503" port: "O" }
	terminal	{ cell: "LUT__13505" port: "I[1]" }
 }
net {
	name: "n7444"
	terminal	{ cell: "LUT__13504" port: "O" }
	terminal	{ cell: "LUT__13505" port: "I[2]" }
 }
net {
	name: "n6758"
	terminal	{ cell: "LUT__10791" port: "O" }
	terminal	{ cell: "LUT__10799" port: "I[0]" }
 }
net {
	name: "n6765"
	terminal	{ cell: "LUT__10798" port: "O" }
	terminal	{ cell: "LUT__10799" port: "I[1]" }
 }
net {
	name: "n6761"
	terminal	{ cell: "LUT__10794" port: "O" }
	terminal	{ cell: "LUT__10798" port: "I[0]" }
 }
net {
	name: "n6764"
	terminal	{ cell: "LUT__10797" port: "O" }
	terminal	{ cell: "LUT__10798" port: "I[1]" }
 }
net {
	name: "n6762"
	terminal	{ cell: "LUT__10795" port: "O" }
	terminal	{ cell: "LUT__10797" port: "I[0]" }
 }
net {
	name: "n6763"
	terminal	{ cell: "LUT__10796" port: "O" }
	terminal	{ cell: "LUT__10797" port: "I[1]" }
 }
net {
	name: "n7450"
	terminal	{ cell: "LUT__13511" port: "O" }
	terminal	{ cell: "LUT__13512" port: "I[3]" }
 }
net {
	name: "n7451"
	terminal	{ cell: "LUT__13512" port: "O" }
	terminal	{ cell: "LUT__13513" port: "I[1]" }
 }
net {
	name: "n6759"
	terminal	{ cell: "LUT__10792" port: "O" }
	terminal	{ cell: "LUT__10794" port: "I[0]" }
 }
net {
	name: "n6760"
	terminal	{ cell: "LUT__10793" port: "O" }
	terminal	{ cell: "LUT__10794" port: "I[1]" }
 }
net {
	name: "n7456"
	terminal	{ cell: "LUT__13519" port: "O" }
	terminal	{ cell: "LUT__13520" port: "I[1]" }
 }
net {
	name: "n6753"
	terminal	{ cell: "LUT__10786" port: "O" }
	terminal	{ cell: "LUT__10791" port: "I[0]" }
 }
net {
	name: "n6754"
	terminal	{ cell: "LUT__10787" port: "O" }
	terminal	{ cell: "LUT__10791" port: "I[1]" }
 }
net {
	name: "n6757"
	terminal	{ cell: "LUT__10790" port: "O" }
	terminal	{ cell: "LUT__10791" port: "I[3]" }
 }
net {
	name: "n6755"
	terminal	{ cell: "LUT__10788" port: "O" }
	terminal	{ cell: "LUT__10790" port: "I[0]" }
 }
net {
	name: "n6756"
	terminal	{ cell: "LUT__10789" port: "O" }
	terminal	{ cell: "LUT__10790" port: "I[1]" }
 }
net {
	name: "n6752"
	terminal	{ cell: "LUT__10785" port: "O" }
	terminal	{ cell: "LUT__10786" port: "I[0]" }
 }
net {
	name: "n7471"
	terminal	{ cell: "LUT__13535" port: "O" }
	terminal	{ cell: "LUT__13537" port: "I[0]" }
 }
net {
	name: "n6750"
	terminal	{ cell: "LUT__10782" port: "O" }
	terminal	{ cell: "LUT__10783" port: "I[0]" }
 }
net {
	name: "n6741"
	terminal	{ cell: "LUT__10773" port: "O" }
	terminal	{ cell: "LUT__10781" port: "I[0]" }
 }
net {
	name: "n6748"
	terminal	{ cell: "LUT__10780" port: "O" }
	terminal	{ cell: "LUT__10781" port: "I[1]" }
 }
net {
	name: "n6744"
	terminal	{ cell: "LUT__10776" port: "O" }
	terminal	{ cell: "LUT__10780" port: "I[0]" }
 }
net {
	name: "n6747"
	terminal	{ cell: "LUT__10779" port: "O" }
	terminal	{ cell: "LUT__10780" port: "I[1]" }
 }
net {
	name: "n7479"
	terminal	{ cell: "LUT__13543" port: "O" }
	terminal	{ cell: "LUT__13544" port: "I[3]" }
 }
net {
	name: "n7480"
	terminal	{ cell: "LUT__13544" port: "O" }
	terminal	{ cell: "LUT__13547" port: "I[0]" }
 }
net {
	name: "n7485"
	terminal	{ cell: "LUT__13549" port: "O" }
	terminal	{ cell: "LUT__13552" port: "I[0]" }
 }
net {
	name: "n6745"
	terminal	{ cell: "LUT__10777" port: "O" }
	terminal	{ cell: "LUT__10779" port: "I[0]" }
 }
net {
	name: "n6746"
	terminal	{ cell: "LUT__10778" port: "O" }
	terminal	{ cell: "LUT__10779" port: "I[1]" }
 }
net {
	name: "n7487"
	terminal	{ cell: "LUT__13551" port: "O" }
	terminal	{ cell: "LUT__13552" port: "I[2]" }
 }
net {
	name: "n6742"
	terminal	{ cell: "LUT__10774" port: "O" }
	terminal	{ cell: "LUT__10776" port: "I[0]" }
 }
net {
	name: "n6743"
	terminal	{ cell: "LUT__10775" port: "O" }
	terminal	{ cell: "LUT__10776" port: "I[1]" }
 }
net {
	name: "n6736"
	terminal	{ cell: "LUT__10768" port: "O" }
	terminal	{ cell: "LUT__10773" port: "I[0]" }
 }
net {
	name: "n6737"
	terminal	{ cell: "LUT__10769" port: "O" }
	terminal	{ cell: "LUT__10773" port: "I[1]" }
 }
net {
	name: "n6740"
	terminal	{ cell: "LUT__10772" port: "O" }
	terminal	{ cell: "LUT__10773" port: "I[3]" }
 }
net {
	name: "n6738"
	terminal	{ cell: "LUT__10770" port: "O" }
	terminal	{ cell: "LUT__10772" port: "I[0]" }
 }
net {
	name: "n6739"
	terminal	{ cell: "LUT__10771" port: "O" }
	terminal	{ cell: "LUT__10772" port: "I[1]" }
 }
net {
	name: "n7504"
	terminal	{ cell: "LUT__13568" port: "O" }
	terminal	{ cell: "LUT__13569" port: "I[3]" }
 }
net {
	name: "n6735"
	terminal	{ cell: "LUT__10767" port: "O" }
	terminal	{ cell: "LUT__10768" port: "I[0]" }
 }
net {
	name: "n6733"
	terminal	{ cell: "LUT__10764" port: "O" }
	terminal	{ cell: "LUT__10765" port: "I[0]" }
 }
net {
	name: "n7512"
	terminal	{ cell: "LUT__13576" port: "O" }
	terminal	{ cell: "LUT__13579" port: "I[3]" }
 }
net {
	name: "n7513"
	terminal	{ cell: "LUT__13577" port: "O" }
	terminal	{ cell: "LUT__13579" port: "I[0]" }
 }
net {
	name: "n7520"
	terminal	{ cell: "LUT__13584" port: "O" }
	terminal	{ cell: "LUT__13585" port: "I[2]" }
 }
net {
	name: "n6724"
	terminal	{ cell: "LUT__10755" port: "O" }
	terminal	{ cell: "LUT__10763" port: "I[0]" }
 }
net {
	name: "n6731"
	terminal	{ cell: "LUT__10762" port: "O" }
	terminal	{ cell: "LUT__10763" port: "I[1]" }
 }
net {
	name: "n6727"
	terminal	{ cell: "LUT__10758" port: "O" }
	terminal	{ cell: "LUT__10762" port: "I[0]" }
 }
net {
	name: "n6730"
	terminal	{ cell: "LUT__10761" port: "O" }
	terminal	{ cell: "LUT__10762" port: "I[1]" }
 }
net {
	name: "n6728"
	terminal	{ cell: "LUT__10759" port: "O" }
	terminal	{ cell: "LUT__10761" port: "I[0]" }
 }
net {
	name: "n6729"
	terminal	{ cell: "LUT__10760" port: "O" }
	terminal	{ cell: "LUT__10761" port: "I[1]" }
 }
net {
	name: "n6725"
	terminal	{ cell: "LUT__10756" port: "O" }
	terminal	{ cell: "LUT__10758" port: "I[0]" }
 }
net {
	name: "n6726"
	terminal	{ cell: "LUT__10757" port: "O" }
	terminal	{ cell: "LUT__10758" port: "I[1]" }
 }
net {
	name: "Clk50MIn~CLKBUF"
	type: GLOBAL_CLOCK
	terminal	{ cell: "Clk50MIn~CLKBUF" port: "clkout" }
 }
net {
	name: "DPllRefClk~CLKBUF"
	type: GLOBAL_CLOCK
	terminal	{ cell: "DPllRefClk~CLKBUF" port: "clkout" }
 }
net {
	name: "LvdsTxClk~CLKBUF"
	type: GLOBAL_CLOCK
	terminal	{ cell: "LvdsTxClk~CLKBUF" port: "clkout" }
 }
net {
	name: "n6719"
	terminal	{ cell: "LUT__10750" port: "O" }
	terminal	{ cell: "LUT__10755" port: "I[0]" }
 }
net {
	name: "n6720"
	terminal	{ cell: "LUT__10751" port: "O" }
	terminal	{ cell: "LUT__10755" port: "I[1]" }
 }
net {
	name: "n6723"
	terminal	{ cell: "LUT__10754" port: "O" }
	terminal	{ cell: "LUT__10755" port: "I[3]" }
 }
net {
	name: "n6721"
	terminal	{ cell: "LUT__10752" port: "O" }
	terminal	{ cell: "LUT__10754" port: "I[0]" }
 }
net {
	name: "n6722"
	terminal	{ cell: "LUT__10753" port: "O" }
	terminal	{ cell: "LUT__10754" port: "I[1]" }
 }
net {
	name: "RxMcstSClk~CLKBUF"
	type: GLOBAL_CLOCK
	terminal	{ cell: "RxMcstSClk~CLKBUF" port: "clkout" }
 }
net {
	name: "TxMcstSClk"
	terminal	{ cell: "TxMcstSClk" port: "inpad" }
	terminal	{ cell: "TxMcstSClk~CLKBUF" port: "IO_in" }
 }
net {
	name: "TxMcstSClk~CLKBUF"
	type: GLOBAL_CLOCK
	terminal	{ cell: "TxMcstSClk~CLKBUF" port: "clkout" }
 }
net {
	name: "n6718"
	terminal	{ cell: "LUT__10749" port: "O" }
	terminal	{ cell: "LUT__10750" port: "I[0]" }
 }
