Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1a47243d5e204d3698eb24c2e492c284 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port left [D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/new/tb.v:50]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port right [D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/new/tb.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/new/tb.v:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port down [D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/new/tb.v:53]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 3 for port direction [D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/openmips_min_sopc.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/openmips_min_sopc.v" Line 3. Module openmips_min_sopc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/openmips.v" Line 35. Module openmips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/pc_reg.v" Line 35. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/if_id.v" Line 35. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/id.v" Line 4. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/regfile.v" Line 35. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/id_ex.v" Line 35. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/ex.v" Line 35. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/ex_mem.v" Line 35. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/mem.v" Line 35. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/mem_wb.v" Line 35. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/hilo_reg.v" Line 35. Module hilo_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/ctrl.v" Line 35. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/div.v" Line 35. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/LLbit_reg.v" Line 35. Module LLbit_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/cp0_reg.v" Line 36. Module cp0_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/inst_rom.v" Line 35. Module inst_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/data_ram.v" Line 35. Module data_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/new/Seg_Display.v" Line 2. Module Seg_Display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/new/VGA_Control.v" Line 2. Module VGA_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/openmips_min_sopc.v" Line 3. Module openmips_min_sopc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/openmips.v" Line 35. Module openmips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/pc_reg.v" Line 35. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/if_id.v" Line 35. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/id.v" Line 4. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/regfile.v" Line 35. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/id_ex.v" Line 35. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/ex.v" Line 35. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/ex_mem.v" Line 35. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/mem.v" Line 35. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/mem_wb.v" Line 35. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/hilo_reg.v" Line 35. Module hilo_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/ctrl.v" Line 35. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/div.v" Line 35. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/LLbit_reg.v" Line 35. Module LLbit_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/cp0_reg.v" Line 36. Module cp0_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/inst_rom.v" Line 35. Module inst_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/imports/sources_1/imports/Chapter11/data_ram.v" Line 35. Module data_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/new/Seg_Display.v" Line 2. Module Seg_Display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/Small Program/Small Program.srcs/sources_1/imports/new/VGA_Control.v" Line 2. Module VGA_Control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Key
Compiling module xil_defaultlib.Apple
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.VGA_Control
Compiling module xil_defaultlib.Small_Program_Top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
