<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/gowin_clkdiv/gowin_clkdiv.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/gowin_dpb/gowin_dpb.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/gowin_rpll/gowin_rpll.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/gowin_sdpb/gowin_sdpb.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/hdmi/svo_defines.vh<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/hdmi/svo_enc.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/hdmi/svo_openldi.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/hdmi/svo_tcard.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/hdmi/svo_term.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/hdmi/svo_tmds.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/hdmi/svo_utils.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/hdmi/svo_vdma.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/svo_hdmi.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jul  7 23:05:07 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.493s, Elapsed time = 0h 0m 0.467s, Peak memory usage = 548.277MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.051s, Elapsed time = 0h 0m 0.049s, Peak memory usage = 548.277MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.011s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 548.277MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.059s, Elapsed time = 0h 0m 0.058s, Peak memory usage = 548.277MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.011s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 548.277MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.003s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 548.277MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 548.277MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.003s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 548.277MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.102s, Elapsed time = 0h 0m 0.102s, Peak memory usage = 548.277MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.006s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 548.277MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 548.277MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 548.277MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.092s, Peak memory usage = 548.277MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.034s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 548.277MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 548.277MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>34</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>589</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>251</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>77</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>222</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>745</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>100</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>251</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>392</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT5</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>48</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>238</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>238</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>19</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1123(807 LUT, 238 ALU, 13 RAM16) / 8640</td>
<td>13%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>589 / 6693</td>
<td>9%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>589 / 6693</td>
<td>9%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>19 / 26</td>
<td>74%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>cpuclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>cpuclk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>6</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000</td>
<td>0.000</td>
<td>7.937</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>7</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000</td>
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>8</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200</td>
<td>0.000</td>
<td>19.841</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cpuclk</td>
<td>50.000(MHz)</td>
<td>100.803(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>33.757(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1242.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1231.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1230.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuclk</td>
</tr>
<tr>
<td>1230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1230.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>149</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>1230.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_9_s0/CLK</td>
</tr>
<tr>
<td>1231.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_9_s0/Q</td>
</tr>
<tr>
<td>1232.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s9/I0</td>
</tr>
<tr>
<td>1233.410</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s9/F</td>
</tr>
<tr>
<td>1234.370</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s4/I1</td>
</tr>
<tr>
<td>1235.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s4/F</td>
</tr>
<tr>
<td>1236.429</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s3/I0</td>
</tr>
<tr>
<td>1237.461</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s3/F</td>
</tr>
<tr>
<td>1238.421</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_12_s1/I1</td>
</tr>
<tr>
<td>1239.520</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_12_s1/F</td>
</tr>
<tr>
<td>1240.480</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_3/I1</td>
</tr>
<tr>
<td>1241.728</td>
<td>1.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_3/F</td>
</tr>
<tr>
<td>1242.688</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18/BLKSELB[0]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1230.159</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1230.886</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1231.612</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18/CLKB</td>
</tr>
<tr>
<td>1231.582</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18</td>
</tr>
<tr>
<td>1231.538</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.493</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.510, 46.980%; route: 5.760, 49.112%; tC2Q: 0.458, 3.908%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1242.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1231.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1230.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuclk</td>
</tr>
<tr>
<td>1230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1230.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>149</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>1230.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_9_s0/CLK</td>
</tr>
<tr>
<td>1231.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_9_s0/Q</td>
</tr>
<tr>
<td>1232.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s9/I0</td>
</tr>
<tr>
<td>1233.410</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s9/F</td>
</tr>
<tr>
<td>1234.370</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s4/I1</td>
</tr>
<tr>
<td>1235.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s4/F</td>
</tr>
<tr>
<td>1236.429</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s3/I0</td>
</tr>
<tr>
<td>1237.461</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s3/F</td>
</tr>
<tr>
<td>1238.421</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_13_s2/I0</td>
</tr>
<tr>
<td>1239.453</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_13_s2/F</td>
</tr>
<tr>
<td>1240.413</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_2/I1</td>
</tr>
<tr>
<td>1241.512</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_2/F</td>
</tr>
<tr>
<td>1242.472</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/BLKSELB[0]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1230.159</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1230.886</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1231.612</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CLKB</td>
</tr>
<tr>
<td>1231.582</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td>1231.538</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.493</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.294, 45.985%; route: 5.760, 50.034%; tC2Q: 0.458, 3.981%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1242.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1231.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1230.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuclk</td>
</tr>
<tr>
<td>1230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1230.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>149</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>1230.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_9_s0/CLK</td>
</tr>
<tr>
<td>1231.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_9_s0/Q</td>
</tr>
<tr>
<td>1232.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s9/I0</td>
</tr>
<tr>
<td>1233.410</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s9/F</td>
</tr>
<tr>
<td>1234.370</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s4/I1</td>
</tr>
<tr>
<td>1235.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s4/F</td>
</tr>
<tr>
<td>1236.429</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s3/I0</td>
</tr>
<tr>
<td>1237.461</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s3/F</td>
</tr>
<tr>
<td>1238.421</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_13_s2/I0</td>
</tr>
<tr>
<td>1239.453</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_13_s2/F</td>
</tr>
<tr>
<td>1240.413</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_2/I1</td>
</tr>
<tr>
<td>1241.512</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_2/F</td>
</tr>
<tr>
<td>1242.472</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16/BLKSELB[0]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1230.159</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1230.886</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1231.612</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16/CLKB</td>
</tr>
<tr>
<td>1231.582</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16</td>
</tr>
<tr>
<td>1231.538</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.493</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.294, 45.985%; route: 5.760, 50.034%; tC2Q: 0.458, 3.981%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1240.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1231.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dff_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1230.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuclk</td>
</tr>
<tr>
<td>1230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1230.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>149</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>1230.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_9_s0/CLK</td>
</tr>
<tr>
<td>1231.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_9_s0/Q</td>
</tr>
<tr>
<td>1232.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s9/I0</td>
</tr>
<tr>
<td>1233.410</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s9/F</td>
</tr>
<tr>
<td>1234.370</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s4/I1</td>
</tr>
<tr>
<td>1235.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s4/F</td>
</tr>
<tr>
<td>1236.429</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s3/I0</td>
</tr>
<tr>
<td>1237.461</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s3/F</td>
</tr>
<tr>
<td>1238.421</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_12_s1/I1</td>
</tr>
<tr>
<td>1239.520</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_12_s1/F</td>
</tr>
<tr>
<td>1240.480</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dff_inst_6/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1230.159</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1230.886</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1231.612</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dff_inst_6/CLK</td>
</tr>
<tr>
<td>1231.582</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dff_inst_6</td>
</tr>
<tr>
<td>1231.182</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dff_inst_6</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.493</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.262, 44.767%; route: 4.800, 50.419%; tC2Q: 0.458, 4.814%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1240.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1231.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dff_inst_3a</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1230.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuclk</td>
</tr>
<tr>
<td>1230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1230.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>149</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>1230.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_9_s0/CLK</td>
</tr>
<tr>
<td>1231.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_9_s0/Q</td>
</tr>
<tr>
<td>1232.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s9/I0</td>
</tr>
<tr>
<td>1233.410</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s9/F</td>
</tr>
<tr>
<td>1234.370</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s4/I1</td>
</tr>
<tr>
<td>1235.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s4/F</td>
</tr>
<tr>
<td>1236.429</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s3/I0</td>
</tr>
<tr>
<td>1237.461</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_0_s3/F</td>
</tr>
<tr>
<td>1238.421</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/I1</td>
</tr>
<tr>
<td>1239.520</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>svo_hdmi_inst/svo_tcard/bramrdaddr_15_s1/F</td>
</tr>
<tr>
<td>1240.480</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dff_inst_3a/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1230.159</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1230.886</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1231.612</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dff_inst_3a/CLK</td>
</tr>
<tr>
<td>1231.582</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dff_inst_3a</td>
</tr>
<tr>
<td>1231.182</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dff_inst_3a</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.493</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.262, 44.767%; route: 4.800, 50.419%; tC2Q: 0.458, 4.814%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
