// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module lenet_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_we0,
        input_r_d0,
        img_address0,
        img_ce0,
        img_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_r_address0;
output   input_r_ce0;
output   input_r_we0;
output  [31:0] input_r_d0;
output  [9:0] img_address0;
output   img_ce0;
input  [31:0] img_q0;

reg ap_idle;
reg input_r_ce0;
reg input_r_we0;
reg img_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln246_fu_135_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [9:0] add_ln248_2_fu_248_p2;
reg   [9:0] add_ln248_2_reg_319;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln248_fu_260_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln248_3_fu_286_p1;
reg   [4:0] j_fu_50;
wire   [4:0] add_ln247_fu_265_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_j_load;
reg   [4:0] i_fu_54;
wire   [4:0] select_ln246_1_fu_170_p3;
reg   [4:0] ap_sig_allocacmp_i_2;
reg   [9:0] indvar_flatten_fu_58;
wire   [9:0] add_ln246_1_fu_141_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [6:0] p_shl4_fu_117_p3;
wire   [9:0] p_shl_fu_109_p3;
wire   [9:0] p_shl4_cast_fu_125_p1;
wire   [0:0] icmp_ln247_fu_156_p2;
wire   [4:0] add_ln246_fu_150_p2;
wire   [6:0] tmp_3_fu_186_p3;
wire   [9:0] tmp_s_fu_178_p3;
wire   [9:0] zext_ln248_1_fu_194_p1;
wire   [6:0] p_shl4_mid1_fu_212_p3;
wire   [9:0] p_shl_mid1_fu_204_p3;
wire   [9:0] p_shl4_cast_mid1_fu_220_p1;
wire   [9:0] p_mid1_fu_224_p2;
wire   [9:0] empty_fu_129_p2;
wire   [4:0] select_ln246_fu_162_p3;
wire   [9:0] sub_ln248_fu_198_p2;
wire   [9:0] zext_ln248_2_fu_238_p1;
wire   [9:0] add_ln248_1_fu_242_p2;
wire   [9:0] select_ln246_2_fu_230_p3;
wire   [9:0] add_ln248_fu_254_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

lenet_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln246_fu_135_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_54 <= select_ln246_1_fu_170_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_54 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln246_fu_135_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_58 <= add_ln246_1_fu_141_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_58 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln246_fu_135_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_50 <= add_ln247_fu_265_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_50 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln246_fu_135_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln248_2_reg_319 <= add_ln248_2_fu_248_p2;
    end
end

always @ (*) begin
    if (((icmp_ln246_fu_135_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_2 = 5'd0;
    end else begin
        ap_sig_allocacmp_i_2 = i_fu_54;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_58;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 5'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_50;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        img_ce0 = 1'b1;
    end else begin
        img_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_we0 = 1'b1;
    end else begin
        input_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln246_1_fu_141_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln246_fu_150_p2 = (ap_sig_allocacmp_i_2 + 5'd1);

assign add_ln247_fu_265_p2 = (select_ln246_fu_162_p3 + 5'd1);

assign add_ln248_1_fu_242_p2 = (sub_ln248_fu_198_p2 + zext_ln248_2_fu_238_p1);

assign add_ln248_2_fu_248_p2 = (add_ln248_1_fu_242_p2 + 10'd1);

assign add_ln248_fu_254_p2 = (zext_ln248_2_fu_238_p1 + select_ln246_2_fu_230_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign empty_fu_129_p2 = (p_shl_fu_109_p3 - p_shl4_cast_fu_125_p1);

assign icmp_ln246_fu_135_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln247_fu_156_p2 = ((ap_sig_allocacmp_j_load == 5'd28) ? 1'b1 : 1'b0);

assign img_address0 = zext_ln248_fu_260_p1;

assign input_r_address0 = zext_ln248_3_fu_286_p1;

assign input_r_d0 = img_q0;

assign p_mid1_fu_224_p2 = (p_shl_mid1_fu_204_p3 - p_shl4_cast_mid1_fu_220_p1);

assign p_shl4_cast_fu_125_p1 = p_shl4_fu_117_p3;

assign p_shl4_cast_mid1_fu_220_p1 = p_shl4_mid1_fu_212_p3;

assign p_shl4_fu_117_p3 = {{ap_sig_allocacmp_i_2}, {2'd0}};

assign p_shl4_mid1_fu_212_p3 = {{add_ln246_fu_150_p2}, {2'd0}};

assign p_shl_fu_109_p3 = {{ap_sig_allocacmp_i_2}, {5'd0}};

assign p_shl_mid1_fu_204_p3 = {{add_ln246_fu_150_p2}, {5'd0}};

assign select_ln246_1_fu_170_p3 = ((icmp_ln247_fu_156_p2[0:0] == 1'b1) ? add_ln246_fu_150_p2 : ap_sig_allocacmp_i_2);

assign select_ln246_2_fu_230_p3 = ((icmp_ln247_fu_156_p2[0:0] == 1'b1) ? p_mid1_fu_224_p2 : empty_fu_129_p2);

assign select_ln246_fu_162_p3 = ((icmp_ln247_fu_156_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_j_load);

assign sub_ln248_fu_198_p2 = (tmp_s_fu_178_p3 - zext_ln248_1_fu_194_p1);

assign tmp_3_fu_186_p3 = {{select_ln246_1_fu_170_p3}, {2'd0}};

assign tmp_s_fu_178_p3 = {{select_ln246_1_fu_170_p3}, {5'd0}};

assign zext_ln248_1_fu_194_p1 = tmp_3_fu_186_p3;

assign zext_ln248_2_fu_238_p1 = select_ln246_fu_162_p3;

assign zext_ln248_3_fu_286_p1 = add_ln248_2_reg_319;

assign zext_ln248_fu_260_p1 = add_ln248_fu_254_p2;

endmodule //lenet_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2
