// Seed: 2465594445
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    input uwire id_11
);
  assign id_8 = 1 || 1'd0 || 1'b0;
  module_0();
  tri id_13 = id_3;
  wire id_14, id_15;
endmodule
