Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jun 30 16:49:23 2022
| Host         : wufisher-TK running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.469        0.000                      0                82820        0.188        0.000                      0                82820        3.000        0.000                       0                  8426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk_i              {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk        9.469        0.000                      0                82820        0.188        0.000                      0                82820       18.750        0.000                       0                  8422  
  clkfbout_cpuclk                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        9.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.469ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        30.130ns  (logic 5.902ns (19.589%)  route 24.228ns (80.411%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.061ns = ( 41.061 - 40.000 ) 
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.797     1.041    u_rv_u/u_pc/clk_BUFG
    SLICE_X26Y172        FDRE                                         r  u_rv_u/u_pc/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y172        FDRE (Prop_fdre_C_Q)         0.456     1.497 r  u_rv_u/u_pc/pc_reg[13]/Q
                         net (fo=7, routed)           1.194     2.691    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X26Y167        LUT4 (Prop_lut4_I0_O)        0.124     2.815 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          0.841     3.656    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X25Y165        LUT5 (Prop_lut5_I0_O)        0.152     3.808 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           0.589     4.397    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X25Y165        LUT3 (Prop_lut3_I1_O)        0.332     4.729 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=20, routed)          0.619     5.348    u_rv_u/u_pc/adder_result0__0_carry__6_i_8[0]
    SLICE_X21Y164        LUT4 (Prop_lut4_I0_O)        0.118     5.466 f  u_rv_u/u_pc/adder_result0__0_carry__0_i_15/O
                         net (fo=2, routed)           0.310     5.776    u_rv_u/u_pc/adder_result0__0_carry__0_i_15_n_0
    SLICE_X21Y165        LUT6 (Prop_lut6_I4_O)        0.326     6.102 r  u_rv_u/u_pc/adder_result0__0_carry__0_i_14/O
                         net (fo=35, routed)          1.090     7.192    u_rv_u/u_pc/bbstub_spo[30]
    SLICE_X28Y177        LUT6 (Prop_lut6_I5_O)        0.124     7.316 f  u_rv_u/u_pc/adder_result0__0_carry__1_i_12/O
                         net (fo=64, routed)          1.111     8.427    u_rv_u/u_regfile/adder_result0__0_carry__0_i_7_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  u_rv_u/u_regfile/adder_result0__0_carry_i_15/O
                         net (fo=154, routed)         0.512     9.062    u_rv_u/u_regfile/adder_result0__0_carry__1_i_11
    SLICE_X24Y168        LUT6 (Prop_lut6_I5_O)        0.124     9.186 r  u_rv_u/u_regfile/adder_result0__0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.186    u_rv_u/u_alu/S[1]
    SLICE_X24Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X24Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.850    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X24Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.964    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X24Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.078    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X24Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.192    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X24Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  u_rv_u/u_alu/adder_result0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.306    u_rv_u/u_alu/adder_result0__0_carry__4_n_0
    SLICE_X24Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.528 f  u_rv_u/u_alu/adder_result0__0_carry__5/O[0]
                         net (fo=1, routed)           1.022    11.551    u_rv_u/u_alu/adder_result0__0_carry__5_n_7
    SLICE_X17Y173        LUT3 (Prop_lut3_I1_O)        0.299    11.850 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_24_29_i_44/O
                         net (fo=1, routed)           0.748    12.598    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    12.722 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.665    13.387    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    13.511 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8/O
                         net (fo=4, routed)           0.999    14.510    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X27Y175        LUT4 (Prop_lut4_I0_O)        0.124    14.634 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.769    15.403    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X28Y174        LUT5 (Prop_lut5_I1_O)        0.124    15.527 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10/O
                         net (fo=80, routed)          1.305    16.832    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10_n_0
    SLICE_X23Y166        LUT2 (Prop_lut2_I1_O)        0.150    16.982 r  u_rv_u/u_regfile/u_dram_i_11/O
                         net (fo=8192, routed)        5.115    22.097    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/A1
    SLICE_X88Y136        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326    22.423 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.423    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/OD
    SLICE_X88Y136        MUXF7 (Prop_muxf7_I0_O)      0.241    22.664 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/F7.B/O
                         net (fo=1, routed)           0.000    22.664    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/O0
    SLICE_X88Y136        MUXF8 (Prop_muxf8_I0_O)      0.098    22.762 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/F8/O
                         net (fo=1, routed)           3.070    25.832    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20_n_0
    SLICE_X71Y189        LUT6 (Prop_lut6_I0_O)        0.319    26.151 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    26.151    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_20_n_0
    SLICE_X71Y189        MUXF7 (Prop_muxf7_I1_O)      0.217    26.368 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    26.368    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_8_n_0
    SLICE_X71Y189        MUXF8 (Prop_muxf8_I1_O)      0.094    26.462 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           1.057    27.518    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_2_n_0
    SLICE_X73Y187        LUT6 (Prop_lut6_I1_O)        0.316    27.834 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           2.299    30.134    u_rv_u/u_regfile/spo[20]
    SLICE_X32Y172        LUT6 (Prop_lut6_I1_O)        0.124    30.258 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.912    31.170    u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/DIB0
    SLICE_X14Y172        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.674    41.061    u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/WCLK
    SLICE_X14Y172        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.056    41.005    
                         clock uncertainty           -0.180    40.825    
    SLICE_X14Y172        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    40.640    u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         40.640    
                         arrival time                         -31.170    
  -------------------------------------------------------------------
                         slack                                  9.469    

Slack (MET) :             9.485ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        30.040ns  (logic 6.818ns (22.696%)  route 23.222ns (77.304%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 41.060 - 40.000 ) 
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.797     1.041    u_rv_u/u_pc/clk_BUFG
    SLICE_X26Y172        FDRE                                         r  u_rv_u/u_pc/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y172        FDRE (Prop_fdre_C_Q)         0.456     1.497 r  u_rv_u/u_pc/pc_reg[13]/Q
                         net (fo=7, routed)           1.194     2.691    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X26Y167        LUT4 (Prop_lut4_I0_O)        0.124     2.815 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          0.841     3.656    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X25Y165        LUT5 (Prop_lut5_I0_O)        0.152     3.808 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           0.589     4.397    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X25Y165        LUT3 (Prop_lut3_I1_O)        0.332     4.729 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=20, routed)          0.619     5.348    u_rv_u/u_pc/adder_result0__0_carry__6_i_8[0]
    SLICE_X21Y164        LUT4 (Prop_lut4_I0_O)        0.118     5.466 f  u_rv_u/u_pc/adder_result0__0_carry__0_i_15/O
                         net (fo=2, routed)           0.310     5.776    u_rv_u/u_pc/adder_result0__0_carry__0_i_15_n_0
    SLICE_X21Y165        LUT6 (Prop_lut6_I4_O)        0.326     6.102 r  u_rv_u/u_pc/adder_result0__0_carry__0_i_14/O
                         net (fo=35, routed)          1.090     7.192    u_rv_u/u_pc/bbstub_spo[30]
    SLICE_X28Y177        LUT6 (Prop_lut6_I5_O)        0.124     7.316 f  u_rv_u/u_pc/adder_result0__0_carry__1_i_12/O
                         net (fo=64, routed)          1.111     8.427    u_rv_u/u_regfile/adder_result0__0_carry__0_i_7_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  u_rv_u/u_regfile/adder_result0__0_carry_i_15/O
                         net (fo=154, routed)         0.512     9.062    u_rv_u/u_regfile/adder_result0__0_carry__1_i_11
    SLICE_X24Y168        LUT6 (Prop_lut6_I5_O)        0.124     9.186 r  u_rv_u/u_regfile/adder_result0__0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.186    u_rv_u/u_alu/S[1]
    SLICE_X24Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X24Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.850    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X24Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.964    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X24Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.078    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X24Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.192    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X24Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  u_rv_u/u_alu/adder_result0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.306    u_rv_u/u_alu/adder_result0__0_carry__4_n_0
    SLICE_X24Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.528 f  u_rv_u/u_alu/adder_result0__0_carry__5/O[0]
                         net (fo=1, routed)           1.022    11.551    u_rv_u/u_alu/adder_result0__0_carry__5_n_7
    SLICE_X17Y173        LUT3 (Prop_lut3_I1_O)        0.299    11.850 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_24_29_i_44/O
                         net (fo=1, routed)           0.748    12.598    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    12.722 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.665    13.387    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    13.511 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8/O
                         net (fo=4, routed)           0.999    14.510    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X27Y175        LUT4 (Prop_lut4_I0_O)        0.124    14.634 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.769    15.403    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X28Y174        LUT5 (Prop_lut5_I1_O)        0.124    15.527 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10/O
                         net (fo=80, routed)          1.305    16.832    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10_n_0
    SLICE_X23Y166        LUT2 (Prop_lut2_I1_O)        0.150    16.982 r  u_rv_u/u_regfile/u_dram_i_11/O
                         net (fo=8192, routed)        4.539    21.521    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/A1
    SLICE_X80Y133        RAMS64E (Prop_rams64e_ADR1_O)
                                                      1.241    22.761 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.761    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/OA
    SLICE_X80Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    22.975 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/F7.A/O
                         net (fo=1, routed)           0.000    22.975    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/O1
    SLICE_X80Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    23.063 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/F8/O
                         net (fo=1, routed)           2.738    25.802    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31_n_0
    SLICE_X69Y181        LUT6 (Prop_lut6_I5_O)        0.319    26.121 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    26.121    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26_n_0
    SLICE_X69Y181        MUXF7 (Prop_muxf7_I1_O)      0.245    26.366 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    26.366    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_11_n_0
    SLICE_X69Y181        MUXF8 (Prop_muxf8_I0_O)      0.104    26.470 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.818    27.288    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_4_n_0
    SLICE_X75Y181        LUT6 (Prop_lut6_I5_O)        0.316    27.604 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=1, routed)           2.435    30.039    u_rv_u/u_regfile/spo[31]
    SLICE_X31Y174        LUT6 (Prop_lut6_I1_O)        0.124    30.163 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.917    31.081    u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31/DIA1
    SLICE_X14Y173        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.673    41.060    u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31/WCLK
    SLICE_X14Y173        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.056    41.004    
                         clock uncertainty           -0.180    40.824    
    SLICE_X14Y173        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    40.566    u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         40.566    
                         arrival time                         -31.081    
  -------------------------------------------------------------------
                         slack                                  9.485    

Slack (MET) :             9.850ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        29.744ns  (logic 5.902ns (19.843%)  route 23.842ns (80.157%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 41.055 - 40.000 ) 
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.797     1.041    u_rv_u/u_pc/clk_BUFG
    SLICE_X26Y172        FDRE                                         r  u_rv_u/u_pc/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y172        FDRE (Prop_fdre_C_Q)         0.456     1.497 r  u_rv_u/u_pc/pc_reg[13]/Q
                         net (fo=7, routed)           1.194     2.691    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X26Y167        LUT4 (Prop_lut4_I0_O)        0.124     2.815 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          0.841     3.656    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X25Y165        LUT5 (Prop_lut5_I0_O)        0.152     3.808 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           0.589     4.397    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X25Y165        LUT3 (Prop_lut3_I1_O)        0.332     4.729 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=20, routed)          0.619     5.348    u_rv_u/u_pc/adder_result0__0_carry__6_i_8[0]
    SLICE_X21Y164        LUT4 (Prop_lut4_I0_O)        0.118     5.466 f  u_rv_u/u_pc/adder_result0__0_carry__0_i_15/O
                         net (fo=2, routed)           0.310     5.776    u_rv_u/u_pc/adder_result0__0_carry__0_i_15_n_0
    SLICE_X21Y165        LUT6 (Prop_lut6_I4_O)        0.326     6.102 r  u_rv_u/u_pc/adder_result0__0_carry__0_i_14/O
                         net (fo=35, routed)          1.090     7.192    u_rv_u/u_pc/bbstub_spo[30]
    SLICE_X28Y177        LUT6 (Prop_lut6_I5_O)        0.124     7.316 f  u_rv_u/u_pc/adder_result0__0_carry__1_i_12/O
                         net (fo=64, routed)          1.111     8.427    u_rv_u/u_regfile/adder_result0__0_carry__0_i_7_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  u_rv_u/u_regfile/adder_result0__0_carry_i_15/O
                         net (fo=154, routed)         0.512     9.062    u_rv_u/u_regfile/adder_result0__0_carry__1_i_11
    SLICE_X24Y168        LUT6 (Prop_lut6_I5_O)        0.124     9.186 r  u_rv_u/u_regfile/adder_result0__0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.186    u_rv_u/u_alu/S[1]
    SLICE_X24Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X24Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.850    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X24Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.964    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X24Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.078    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X24Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.192    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X24Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  u_rv_u/u_alu/adder_result0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.306    u_rv_u/u_alu/adder_result0__0_carry__4_n_0
    SLICE_X24Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.528 f  u_rv_u/u_alu/adder_result0__0_carry__5/O[0]
                         net (fo=1, routed)           1.022    11.551    u_rv_u/u_alu/adder_result0__0_carry__5_n_7
    SLICE_X17Y173        LUT3 (Prop_lut3_I1_O)        0.299    11.850 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_24_29_i_44/O
                         net (fo=1, routed)           0.748    12.598    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    12.722 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.665    13.387    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    13.511 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8/O
                         net (fo=4, routed)           0.999    14.510    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X27Y175        LUT4 (Prop_lut4_I0_O)        0.124    14.634 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.769    15.403    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X28Y174        LUT5 (Prop_lut5_I1_O)        0.124    15.527 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10/O
                         net (fo=80, routed)          1.305    16.832    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10_n_0
    SLICE_X23Y166        LUT2 (Prop_lut2_I1_O)        0.150    16.982 r  u_rv_u/u_regfile/u_dram_i_11/O
                         net (fo=8192, routed)        5.115    22.097    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/A1
    SLICE_X88Y136        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326    22.423 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.423    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/OD
    SLICE_X88Y136        MUXF7 (Prop_muxf7_I0_O)      0.241    22.664 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/F7.B/O
                         net (fo=1, routed)           0.000    22.664    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/O0
    SLICE_X88Y136        MUXF8 (Prop_muxf8_I0_O)      0.098    22.762 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/F8/O
                         net (fo=1, routed)           3.070    25.832    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20_n_0
    SLICE_X71Y189        LUT6 (Prop_lut6_I0_O)        0.319    26.151 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    26.151    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_20_n_0
    SLICE_X71Y189        MUXF7 (Prop_muxf7_I1_O)      0.217    26.368 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    26.368    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_8_n_0
    SLICE_X71Y189        MUXF8 (Prop_muxf8_I1_O)      0.094    26.462 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           1.057    27.518    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_2_n_0
    SLICE_X73Y187        LUT6 (Prop_lut6_I1_O)        0.316    27.834 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           2.299    30.134    u_rv_u/u_regfile/spo[20]
    SLICE_X32Y172        LUT6 (Prop_lut6_I1_O)        0.124    30.258 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.526    30.784    u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23/DIB0
    SLICE_X30Y172        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.668    41.055    u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23/WCLK
    SLICE_X30Y172        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.056    40.999    
                         clock uncertainty           -0.180    40.819    
    SLICE_X30Y172        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    40.634    u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         40.634    
                         arrival time                         -30.784    
  -------------------------------------------------------------------
                         slack                                  9.850    

Slack (MET) :             9.901ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        29.619ns  (logic 6.818ns (23.019%)  route 22.801ns (76.981%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.054ns = ( 41.054 - 40.000 ) 
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.797     1.041    u_rv_u/u_pc/clk_BUFG
    SLICE_X26Y172        FDRE                                         r  u_rv_u/u_pc/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y172        FDRE (Prop_fdre_C_Q)         0.456     1.497 r  u_rv_u/u_pc/pc_reg[13]/Q
                         net (fo=7, routed)           1.194     2.691    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X26Y167        LUT4 (Prop_lut4_I0_O)        0.124     2.815 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          0.841     3.656    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X25Y165        LUT5 (Prop_lut5_I0_O)        0.152     3.808 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           0.589     4.397    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X25Y165        LUT3 (Prop_lut3_I1_O)        0.332     4.729 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=20, routed)          0.619     5.348    u_rv_u/u_pc/adder_result0__0_carry__6_i_8[0]
    SLICE_X21Y164        LUT4 (Prop_lut4_I0_O)        0.118     5.466 f  u_rv_u/u_pc/adder_result0__0_carry__0_i_15/O
                         net (fo=2, routed)           0.310     5.776    u_rv_u/u_pc/adder_result0__0_carry__0_i_15_n_0
    SLICE_X21Y165        LUT6 (Prop_lut6_I4_O)        0.326     6.102 r  u_rv_u/u_pc/adder_result0__0_carry__0_i_14/O
                         net (fo=35, routed)          1.090     7.192    u_rv_u/u_pc/bbstub_spo[30]
    SLICE_X28Y177        LUT6 (Prop_lut6_I5_O)        0.124     7.316 f  u_rv_u/u_pc/adder_result0__0_carry__1_i_12/O
                         net (fo=64, routed)          1.111     8.427    u_rv_u/u_regfile/adder_result0__0_carry__0_i_7_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  u_rv_u/u_regfile/adder_result0__0_carry_i_15/O
                         net (fo=154, routed)         0.512     9.062    u_rv_u/u_regfile/adder_result0__0_carry__1_i_11
    SLICE_X24Y168        LUT6 (Prop_lut6_I5_O)        0.124     9.186 r  u_rv_u/u_regfile/adder_result0__0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.186    u_rv_u/u_alu/S[1]
    SLICE_X24Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X24Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.850    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X24Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.964    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X24Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.078    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X24Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.192    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X24Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  u_rv_u/u_alu/adder_result0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.306    u_rv_u/u_alu/adder_result0__0_carry__4_n_0
    SLICE_X24Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.528 f  u_rv_u/u_alu/adder_result0__0_carry__5/O[0]
                         net (fo=1, routed)           1.022    11.551    u_rv_u/u_alu/adder_result0__0_carry__5_n_7
    SLICE_X17Y173        LUT3 (Prop_lut3_I1_O)        0.299    11.850 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_24_29_i_44/O
                         net (fo=1, routed)           0.748    12.598    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    12.722 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.665    13.387    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    13.511 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8/O
                         net (fo=4, routed)           0.999    14.510    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X27Y175        LUT4 (Prop_lut4_I0_O)        0.124    14.634 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.769    15.403    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X28Y174        LUT5 (Prop_lut5_I1_O)        0.124    15.527 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10/O
                         net (fo=80, routed)          1.305    16.832    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10_n_0
    SLICE_X23Y166        LUT2 (Prop_lut2_I1_O)        0.150    16.982 r  u_rv_u/u_regfile/u_dram_i_11/O
                         net (fo=8192, routed)        4.539    21.521    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/A1
    SLICE_X80Y133        RAMS64E (Prop_rams64e_ADR1_O)
                                                      1.241    22.761 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.761    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/OA
    SLICE_X80Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    22.975 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/F7.A/O
                         net (fo=1, routed)           0.000    22.975    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/O1
    SLICE_X80Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    23.063 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/F8/O
                         net (fo=1, routed)           2.738    25.802    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31_n_0
    SLICE_X69Y181        LUT6 (Prop_lut6_I5_O)        0.319    26.121 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    26.121    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26_n_0
    SLICE_X69Y181        MUXF7 (Prop_muxf7_I1_O)      0.245    26.366 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    26.366    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_11_n_0
    SLICE_X69Y181        MUXF8 (Prop_muxf8_I0_O)      0.104    26.470 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.818    27.288    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_4_n_0
    SLICE_X75Y181        LUT6 (Prop_lut6_I5_O)        0.316    27.604 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=1, routed)           2.435    30.039    u_rv_u/u_regfile/spo[31]
    SLICE_X31Y174        LUT6 (Prop_lut6_I1_O)        0.124    30.163 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.496    30.659    u_rv_u/u_regfile/reg_array_reg_r1_0_31_30_31/DIA1
    SLICE_X30Y173        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.667    41.054    u_rv_u/u_regfile/reg_array_reg_r1_0_31_30_31/WCLK
    SLICE_X30Y173        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.056    40.998    
                         clock uncertainty           -0.180    40.818    
    SLICE_X30Y173        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    40.560    u_rv_u/u_regfile/reg_array_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         40.560    
                         arrival time                         -30.659    
  -------------------------------------------------------------------
                         slack                                  9.901    

Slack (MET) :             10.024ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        29.509ns  (logic 6.338ns (21.477%)  route 23.171ns (78.523%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.068ns = ( 41.068 - 40.000 ) 
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.797     1.041    u_rv_u/u_pc/clk_BUFG
    SLICE_X26Y172        FDRE                                         r  u_rv_u/u_pc/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y172        FDRE (Prop_fdre_C_Q)         0.456     1.497 r  u_rv_u/u_pc/pc_reg[13]/Q
                         net (fo=7, routed)           1.194     2.691    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X26Y167        LUT4 (Prop_lut4_I0_O)        0.124     2.815 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          0.841     3.656    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X25Y165        LUT5 (Prop_lut5_I0_O)        0.152     3.808 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           0.589     4.397    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X25Y165        LUT3 (Prop_lut3_I1_O)        0.332     4.729 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=20, routed)          0.619     5.348    u_rv_u/u_pc/adder_result0__0_carry__6_i_8[0]
    SLICE_X21Y164        LUT4 (Prop_lut4_I0_O)        0.118     5.466 f  u_rv_u/u_pc/adder_result0__0_carry__0_i_15/O
                         net (fo=2, routed)           0.310     5.776    u_rv_u/u_pc/adder_result0__0_carry__0_i_15_n_0
    SLICE_X21Y165        LUT6 (Prop_lut6_I4_O)        0.326     6.102 r  u_rv_u/u_pc/adder_result0__0_carry__0_i_14/O
                         net (fo=35, routed)          1.090     7.192    u_rv_u/u_pc/bbstub_spo[30]
    SLICE_X28Y177        LUT6 (Prop_lut6_I5_O)        0.124     7.316 f  u_rv_u/u_pc/adder_result0__0_carry__1_i_12/O
                         net (fo=64, routed)          1.111     8.427    u_rv_u/u_regfile/adder_result0__0_carry__0_i_7_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  u_rv_u/u_regfile/adder_result0__0_carry_i_15/O
                         net (fo=154, routed)         0.512     9.062    u_rv_u/u_regfile/adder_result0__0_carry__1_i_11
    SLICE_X24Y168        LUT6 (Prop_lut6_I5_O)        0.124     9.186 r  u_rv_u/u_regfile/adder_result0__0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.186    u_rv_u/u_alu/S[1]
    SLICE_X24Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X24Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.850    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X24Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.964    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X24Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.078    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X24Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.192    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X24Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  u_rv_u/u_alu/adder_result0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.306    u_rv_u/u_alu/adder_result0__0_carry__4_n_0
    SLICE_X24Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.528 f  u_rv_u/u_alu/adder_result0__0_carry__5/O[0]
                         net (fo=1, routed)           1.022    11.551    u_rv_u/u_alu/adder_result0__0_carry__5_n_7
    SLICE_X17Y173        LUT3 (Prop_lut3_I1_O)        0.299    11.850 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_24_29_i_44/O
                         net (fo=1, routed)           0.748    12.598    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    12.722 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.665    13.387    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    13.511 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8/O
                         net (fo=4, routed)           0.999    14.510    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X27Y175        LUT4 (Prop_lut4_I0_O)        0.124    14.634 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.769    15.403    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X28Y174        LUT5 (Prop_lut5_I1_O)        0.124    15.527 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10/O
                         net (fo=80, routed)          1.305    16.832    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10_n_0
    SLICE_X23Y166        LUT2 (Prop_lut2_I1_O)        0.150    16.982 r  u_rv_u/u_regfile/u_dram_i_11/O
                         net (fo=8192, routed)        4.671    21.653    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_1_1/A1
    SLICE_X80Y129        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.799    22.452 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.452    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_1_1/OA
    SLICE_X80Y129        MUXF7 (Prop_muxf7_I1_O)      0.214    22.666 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_1_1/F7.A/O
                         net (fo=1, routed)           0.000    22.666    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_1_1/O1
    SLICE_X80Y129        MUXF8 (Prop_muxf8_I1_O)      0.088    22.754 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_1_1/F8/O
                         net (fo=1, routed)           1.458    24.212    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_1_1_n_0
    SLICE_X71Y116        LUT6 (Prop_lut6_I0_O)        0.319    24.531 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    24.531    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_16_n_0
    SLICE_X71Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    24.748 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    24.748    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_6_n_0
    SLICE_X71Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    24.842 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.757    26.599    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X75Y131        LUT6 (Prop_lut6_I0_O)        0.316    26.915 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           2.757    29.672    u_rv_u/u_regfile/spo[1]
    SLICE_X29Y166        LUT6 (Prop_lut6_I1_O)        0.124    29.796 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.754    30.550    u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/DIA1
    SLICE_X14Y166        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.681    41.068    u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y166        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.056    41.012    
                         clock uncertainty           -0.180    40.832    
    SLICE_X14Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    40.574    u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         40.574    
                         arrival time                         -30.550    
  -------------------------------------------------------------------
                         slack                                 10.024    

Slack (MET) :             10.220ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        29.386ns  (logic 6.038ns (20.546%)  route 23.349ns (79.454%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.068ns = ( 41.068 - 40.000 ) 
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.797     1.041    u_rv_u/u_pc/clk_BUFG
    SLICE_X26Y172        FDRE                                         r  u_rv_u/u_pc/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y172        FDRE (Prop_fdre_C_Q)         0.456     1.497 r  u_rv_u/u_pc/pc_reg[13]/Q
                         net (fo=7, routed)           1.194     2.691    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X26Y167        LUT4 (Prop_lut4_I0_O)        0.124     2.815 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          0.841     3.656    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X25Y165        LUT5 (Prop_lut5_I0_O)        0.152     3.808 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           0.589     4.397    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X25Y165        LUT3 (Prop_lut3_I1_O)        0.332     4.729 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=20, routed)          0.619     5.348    u_rv_u/u_pc/adder_result0__0_carry__6_i_8[0]
    SLICE_X21Y164        LUT4 (Prop_lut4_I0_O)        0.118     5.466 f  u_rv_u/u_pc/adder_result0__0_carry__0_i_15/O
                         net (fo=2, routed)           0.310     5.776    u_rv_u/u_pc/adder_result0__0_carry__0_i_15_n_0
    SLICE_X21Y165        LUT6 (Prop_lut6_I4_O)        0.326     6.102 r  u_rv_u/u_pc/adder_result0__0_carry__0_i_14/O
                         net (fo=35, routed)          1.090     7.192    u_rv_u/u_pc/bbstub_spo[30]
    SLICE_X28Y177        LUT6 (Prop_lut6_I5_O)        0.124     7.316 f  u_rv_u/u_pc/adder_result0__0_carry__1_i_12/O
                         net (fo=64, routed)          1.111     8.427    u_rv_u/u_regfile/adder_result0__0_carry__0_i_7_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  u_rv_u/u_regfile/adder_result0__0_carry_i_15/O
                         net (fo=154, routed)         0.512     9.062    u_rv_u/u_regfile/adder_result0__0_carry__1_i_11
    SLICE_X24Y168        LUT6 (Prop_lut6_I5_O)        0.124     9.186 r  u_rv_u/u_regfile/adder_result0__0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.186    u_rv_u/u_alu/S[1]
    SLICE_X24Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X24Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.850    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X24Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.964    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X24Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.078    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X24Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.192    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X24Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  u_rv_u/u_alu/adder_result0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.306    u_rv_u/u_alu/adder_result0__0_carry__4_n_0
    SLICE_X24Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.528 f  u_rv_u/u_alu/adder_result0__0_carry__5/O[0]
                         net (fo=1, routed)           1.022    11.551    u_rv_u/u_alu/adder_result0__0_carry__5_n_7
    SLICE_X17Y173        LUT3 (Prop_lut3_I1_O)        0.299    11.850 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_24_29_i_44/O
                         net (fo=1, routed)           0.748    12.598    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    12.722 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.665    13.387    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    13.511 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8/O
                         net (fo=4, routed)           0.999    14.510    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X27Y175        LUT4 (Prop_lut4_I0_O)        0.124    14.634 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.769    15.403    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X28Y174        LUT5 (Prop_lut5_I1_O)        0.124    15.527 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10/O
                         net (fo=80, routed)          1.305    16.832    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10_n_0
    SLICE_X23Y166        LUT2 (Prop_lut2_I1_O)        0.150    16.982 r  u_rv_u/u_regfile/u_dram_i_11/O
                         net (fo=8192, routed)        5.430    22.412    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_2_2/A1
    SLICE_X84Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.468    22.879 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.879    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_2_2/OA
    SLICE_X84Y132        MUXF7 (Prop_muxf7_I1_O)      0.214    23.093 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_2_2/F7.A/O
                         net (fo=1, routed)           0.000    23.093    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_2_2/O1
    SLICE_X84Y132        MUXF8 (Prop_muxf8_I1_O)      0.088    23.181 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_2_2/F8/O
                         net (fo=1, routed)           1.163    24.345    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_2_2_n_0
    SLICE_X82Y138        LUT6 (Prop_lut6_I1_O)        0.319    24.664 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.664    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_13_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I0_O)      0.238    24.902 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    24.902    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_5_n_0
    SLICE_X82Y138        MUXF8 (Prop_muxf8_I0_O)      0.104    25.006 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.504    26.510    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X75Y150        LUT6 (Prop_lut6_I0_O)        0.316    26.826 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           2.795    29.621    u_rv_u/u_regfile/spo[2]
    SLICE_X27Y165        LUT6 (Prop_lut6_I1_O)        0.124    29.745 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.682    30.427    u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/DIB0
    SLICE_X14Y166        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.681    41.068    u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y166        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.056    41.012    
                         clock uncertainty           -0.180    40.832    
    SLICE_X14Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    40.647    u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                         -30.427    
  -------------------------------------------------------------------
                         slack                                 10.220    

Slack (MET) :             10.233ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        29.294ns  (logic 6.338ns (21.635%)  route 22.956ns (78.365%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.062ns = ( 41.062 - 40.000 ) 
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.797     1.041    u_rv_u/u_pc/clk_BUFG
    SLICE_X26Y172        FDRE                                         r  u_rv_u/u_pc/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y172        FDRE (Prop_fdre_C_Q)         0.456     1.497 r  u_rv_u/u_pc/pc_reg[13]/Q
                         net (fo=7, routed)           1.194     2.691    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X26Y167        LUT4 (Prop_lut4_I0_O)        0.124     2.815 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          0.841     3.656    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X25Y165        LUT5 (Prop_lut5_I0_O)        0.152     3.808 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           0.589     4.397    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X25Y165        LUT3 (Prop_lut3_I1_O)        0.332     4.729 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=20, routed)          0.619     5.348    u_rv_u/u_pc/adder_result0__0_carry__6_i_8[0]
    SLICE_X21Y164        LUT4 (Prop_lut4_I0_O)        0.118     5.466 f  u_rv_u/u_pc/adder_result0__0_carry__0_i_15/O
                         net (fo=2, routed)           0.310     5.776    u_rv_u/u_pc/adder_result0__0_carry__0_i_15_n_0
    SLICE_X21Y165        LUT6 (Prop_lut6_I4_O)        0.326     6.102 r  u_rv_u/u_pc/adder_result0__0_carry__0_i_14/O
                         net (fo=35, routed)          1.090     7.192    u_rv_u/u_pc/bbstub_spo[30]
    SLICE_X28Y177        LUT6 (Prop_lut6_I5_O)        0.124     7.316 f  u_rv_u/u_pc/adder_result0__0_carry__1_i_12/O
                         net (fo=64, routed)          1.111     8.427    u_rv_u/u_regfile/adder_result0__0_carry__0_i_7_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  u_rv_u/u_regfile/adder_result0__0_carry_i_15/O
                         net (fo=154, routed)         0.512     9.062    u_rv_u/u_regfile/adder_result0__0_carry__1_i_11
    SLICE_X24Y168        LUT6 (Prop_lut6_I5_O)        0.124     9.186 r  u_rv_u/u_regfile/adder_result0__0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.186    u_rv_u/u_alu/S[1]
    SLICE_X24Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X24Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.850    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X24Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.964    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X24Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.078    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X24Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.192    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X24Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  u_rv_u/u_alu/adder_result0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.306    u_rv_u/u_alu/adder_result0__0_carry__4_n_0
    SLICE_X24Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.528 f  u_rv_u/u_alu/adder_result0__0_carry__5/O[0]
                         net (fo=1, routed)           1.022    11.551    u_rv_u/u_alu/adder_result0__0_carry__5_n_7
    SLICE_X17Y173        LUT3 (Prop_lut3_I1_O)        0.299    11.850 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_24_29_i_44/O
                         net (fo=1, routed)           0.748    12.598    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    12.722 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.665    13.387    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    13.511 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8/O
                         net (fo=4, routed)           0.999    14.510    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X27Y175        LUT4 (Prop_lut4_I0_O)        0.124    14.634 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.769    15.403    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X28Y174        LUT5 (Prop_lut5_I1_O)        0.124    15.527 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10/O
                         net (fo=80, routed)          1.305    16.832    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10_n_0
    SLICE_X23Y166        LUT2 (Prop_lut2_I1_O)        0.150    16.982 r  u_rv_u/u_regfile/u_dram_i_11/O
                         net (fo=8192, routed)        4.671    21.653    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_1_1/A1
    SLICE_X80Y129        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.799    22.452 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.452    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_1_1/OA
    SLICE_X80Y129        MUXF7 (Prop_muxf7_I1_O)      0.214    22.666 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_1_1/F7.A/O
                         net (fo=1, routed)           0.000    22.666    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_1_1/O1
    SLICE_X80Y129        MUXF8 (Prop_muxf8_I1_O)      0.088    22.754 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_1_1/F8/O
                         net (fo=1, routed)           1.458    24.212    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_1_1_n_0
    SLICE_X71Y116        LUT6 (Prop_lut6_I0_O)        0.319    24.531 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    24.531    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_16_n_0
    SLICE_X71Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    24.748 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    24.748    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_6_n_0
    SLICE_X71Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    24.842 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.757    26.599    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X75Y131        LUT6 (Prop_lut6_I0_O)        0.316    26.915 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           2.757    29.672    u_rv_u/u_regfile/spo[1]
    SLICE_X29Y166        LUT6 (Prop_lut6_I1_O)        0.124    29.796 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.538    30.334    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5/DIA1
    SLICE_X30Y166        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.675    41.062    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5/WCLK
    SLICE_X30Y166        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.056    41.006    
                         clock uncertainty           -0.180    40.826    
    SLICE_X30Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    40.568    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         40.568    
                         arrival time                         -30.334    
  -------------------------------------------------------------------
                         slack                                 10.233    

Slack (MET) :             10.254ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        29.346ns  (logic 6.038ns (20.574%)  route 23.309ns (79.426%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.062ns = ( 41.062 - 40.000 ) 
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.797     1.041    u_rv_u/u_pc/clk_BUFG
    SLICE_X26Y172        FDRE                                         r  u_rv_u/u_pc/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y172        FDRE (Prop_fdre_C_Q)         0.456     1.497 r  u_rv_u/u_pc/pc_reg[13]/Q
                         net (fo=7, routed)           1.194     2.691    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X26Y167        LUT4 (Prop_lut4_I0_O)        0.124     2.815 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          0.841     3.656    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X25Y165        LUT5 (Prop_lut5_I0_O)        0.152     3.808 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           0.589     4.397    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X25Y165        LUT3 (Prop_lut3_I1_O)        0.332     4.729 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=20, routed)          0.619     5.348    u_rv_u/u_pc/adder_result0__0_carry__6_i_8[0]
    SLICE_X21Y164        LUT4 (Prop_lut4_I0_O)        0.118     5.466 f  u_rv_u/u_pc/adder_result0__0_carry__0_i_15/O
                         net (fo=2, routed)           0.310     5.776    u_rv_u/u_pc/adder_result0__0_carry__0_i_15_n_0
    SLICE_X21Y165        LUT6 (Prop_lut6_I4_O)        0.326     6.102 r  u_rv_u/u_pc/adder_result0__0_carry__0_i_14/O
                         net (fo=35, routed)          1.090     7.192    u_rv_u/u_pc/bbstub_spo[30]
    SLICE_X28Y177        LUT6 (Prop_lut6_I5_O)        0.124     7.316 f  u_rv_u/u_pc/adder_result0__0_carry__1_i_12/O
                         net (fo=64, routed)          1.111     8.427    u_rv_u/u_regfile/adder_result0__0_carry__0_i_7_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  u_rv_u/u_regfile/adder_result0__0_carry_i_15/O
                         net (fo=154, routed)         0.512     9.062    u_rv_u/u_regfile/adder_result0__0_carry__1_i_11
    SLICE_X24Y168        LUT6 (Prop_lut6_I5_O)        0.124     9.186 r  u_rv_u/u_regfile/adder_result0__0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.186    u_rv_u/u_alu/S[1]
    SLICE_X24Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X24Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.850    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X24Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.964    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X24Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.078    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X24Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.192    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X24Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  u_rv_u/u_alu/adder_result0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.306    u_rv_u/u_alu/adder_result0__0_carry__4_n_0
    SLICE_X24Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.528 f  u_rv_u/u_alu/adder_result0__0_carry__5/O[0]
                         net (fo=1, routed)           1.022    11.551    u_rv_u/u_alu/adder_result0__0_carry__5_n_7
    SLICE_X17Y173        LUT3 (Prop_lut3_I1_O)        0.299    11.850 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_24_29_i_44/O
                         net (fo=1, routed)           0.748    12.598    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    12.722 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.665    13.387    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    13.511 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8/O
                         net (fo=4, routed)           0.999    14.510    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X27Y175        LUT4 (Prop_lut4_I0_O)        0.124    14.634 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.769    15.403    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X28Y174        LUT5 (Prop_lut5_I1_O)        0.124    15.527 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10/O
                         net (fo=80, routed)          1.305    16.832    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10_n_0
    SLICE_X23Y166        LUT2 (Prop_lut2_I1_O)        0.150    16.982 r  u_rv_u/u_regfile/u_dram_i_11/O
                         net (fo=8192, routed)        5.430    22.412    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_2_2/A1
    SLICE_X84Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.468    22.879 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.879    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_2_2/OA
    SLICE_X84Y132        MUXF7 (Prop_muxf7_I1_O)      0.214    23.093 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_2_2/F7.A/O
                         net (fo=1, routed)           0.000    23.093    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_2_2/O1
    SLICE_X84Y132        MUXF8 (Prop_muxf8_I1_O)      0.088    23.181 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_2_2/F8/O
                         net (fo=1, routed)           1.163    24.345    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_2_2_n_0
    SLICE_X82Y138        LUT6 (Prop_lut6_I1_O)        0.319    24.664 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.664    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_13_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I0_O)      0.238    24.902 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    24.902    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_5_n_0
    SLICE_X82Y138        MUXF8 (Prop_muxf8_I0_O)      0.104    25.006 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.504    26.510    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X75Y150        LUT6 (Prop_lut6_I0_O)        0.316    26.826 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           2.795    29.621    u_rv_u/u_regfile/spo[2]
    SLICE_X27Y165        LUT6 (Prop_lut6_I1_O)        0.124    29.745 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.642    30.387    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5/DIB0
    SLICE_X30Y166        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.675    41.062    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5/WCLK
    SLICE_X30Y166        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.056    41.006    
                         clock uncertainty           -0.180    40.826    
    SLICE_X30Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    40.641    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         40.641    
                         arrival time                         -30.387    
  -------------------------------------------------------------------
                         slack                                 10.254    

Slack (MET) :             10.283ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        29.247ns  (logic 5.933ns (20.286%)  route 23.314ns (79.714%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.064ns = ( 41.064 - 40.000 ) 
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.797     1.041    u_rv_u/u_pc/clk_BUFG
    SLICE_X26Y172        FDRE                                         r  u_rv_u/u_pc/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y172        FDRE (Prop_fdre_C_Q)         0.456     1.497 r  u_rv_u/u_pc/pc_reg[13]/Q
                         net (fo=7, routed)           1.194     2.691    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X26Y167        LUT4 (Prop_lut4_I0_O)        0.124     2.815 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          0.841     3.656    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X25Y165        LUT5 (Prop_lut5_I0_O)        0.152     3.808 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           0.589     4.397    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X25Y165        LUT3 (Prop_lut3_I1_O)        0.332     4.729 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=20, routed)          0.619     5.348    u_rv_u/u_pc/adder_result0__0_carry__6_i_8[0]
    SLICE_X21Y164        LUT4 (Prop_lut4_I0_O)        0.118     5.466 f  u_rv_u/u_pc/adder_result0__0_carry__0_i_15/O
                         net (fo=2, routed)           0.310     5.776    u_rv_u/u_pc/adder_result0__0_carry__0_i_15_n_0
    SLICE_X21Y165        LUT6 (Prop_lut6_I4_O)        0.326     6.102 r  u_rv_u/u_pc/adder_result0__0_carry__0_i_14/O
                         net (fo=35, routed)          1.090     7.192    u_rv_u/u_pc/bbstub_spo[30]
    SLICE_X28Y177        LUT6 (Prop_lut6_I5_O)        0.124     7.316 f  u_rv_u/u_pc/adder_result0__0_carry__1_i_12/O
                         net (fo=64, routed)          1.111     8.427    u_rv_u/u_regfile/adder_result0__0_carry__0_i_7_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  u_rv_u/u_regfile/adder_result0__0_carry_i_15/O
                         net (fo=154, routed)         0.512     9.062    u_rv_u/u_regfile/adder_result0__0_carry__1_i_11
    SLICE_X24Y168        LUT6 (Prop_lut6_I5_O)        0.124     9.186 r  u_rv_u/u_regfile/adder_result0__0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.186    u_rv_u/u_alu/S[1]
    SLICE_X24Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X24Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.850    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X24Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.964    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X24Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.078    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X24Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.192    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X24Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  u_rv_u/u_alu/adder_result0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.306    u_rv_u/u_alu/adder_result0__0_carry__4_n_0
    SLICE_X24Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.528 f  u_rv_u/u_alu/adder_result0__0_carry__5/O[0]
                         net (fo=1, routed)           1.022    11.551    u_rv_u/u_alu/adder_result0__0_carry__5_n_7
    SLICE_X17Y173        LUT3 (Prop_lut3_I1_O)        0.299    11.850 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_24_29_i_44/O
                         net (fo=1, routed)           0.748    12.598    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    12.722 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.665    13.387    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    13.511 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8/O
                         net (fo=4, routed)           0.999    14.510    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X27Y175        LUT4 (Prop_lut4_I0_O)        0.124    14.634 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.769    15.403    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X28Y174        LUT5 (Prop_lut5_I1_O)        0.124    15.527 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10/O
                         net (fo=80, routed)          1.305    16.832    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10_n_0
    SLICE_X23Y166        LUT2 (Prop_lut2_I1_O)        0.150    16.982 r  u_rv_u/u_regfile/u_dram_i_11/O
                         net (fo=8192, routed)        6.008    22.990    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/A1
    SLICE_X84Y121        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326    23.316 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    23.316    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/OD
    SLICE_X84Y121        MUXF7 (Prop_muxf7_I0_O)      0.241    23.557 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/F7.B/O
                         net (fo=1, routed)           0.000    23.557    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/O0
    SLICE_X84Y121        MUXF8 (Prop_muxf8_I0_O)      0.098    23.655 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/F8/O
                         net (fo=1, routed)           0.814    24.469    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13_n_0
    SLICE_X79Y120        LUT6 (Prop_lut6_I5_O)        0.319    24.788 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.788    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_13_n_0
    SLICE_X79Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    25.026 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    25.026    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_5_n_0
    SLICE_X79Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    25.130 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_1/O
                         net (fo=1, routed)           1.303    26.432    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_1_n_0
    SLICE_X71Y125        LUT6 (Prop_lut6_I0_O)        0.316    26.748 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=1, routed)           2.662    29.410    u_rv_u/u_regfile/spo[13]
    SLICE_X28Y169        LUT6 (Prop_lut6_I1_O)        0.124    29.534 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.754    30.287    u_rv_u/u_regfile/reg_array_reg_r2_0_31_12_17/DIA1
    SLICE_X14Y169        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.677    41.064    u_rv_u/u_regfile/reg_array_reg_r2_0_31_12_17/WCLK
    SLICE_X14Y169        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.056    41.008    
                         clock uncertainty           -0.180    40.828    
    SLICE_X14Y169        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    40.570    u_rv_u/u_regfile/reg_array_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         40.570    
                         arrival time                         -30.287    
  -------------------------------------------------------------------
                         slack                                 10.283    

Slack (MET) :             10.492ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        29.031ns  (logic 5.933ns (20.436%)  route 23.098ns (79.564%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.058ns = ( 41.058 - 40.000 ) 
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.797     1.041    u_rv_u/u_pc/clk_BUFG
    SLICE_X26Y172        FDRE                                         r  u_rv_u/u_pc/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y172        FDRE (Prop_fdre_C_Q)         0.456     1.497 r  u_rv_u/u_pc/pc_reg[13]/Q
                         net (fo=7, routed)           1.194     2.691    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X26Y167        LUT4 (Prop_lut4_I0_O)        0.124     2.815 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          0.841     3.656    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X25Y165        LUT5 (Prop_lut5_I0_O)        0.152     3.808 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           0.589     4.397    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X25Y165        LUT3 (Prop_lut3_I1_O)        0.332     4.729 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=20, routed)          0.619     5.348    u_rv_u/u_pc/adder_result0__0_carry__6_i_8[0]
    SLICE_X21Y164        LUT4 (Prop_lut4_I0_O)        0.118     5.466 f  u_rv_u/u_pc/adder_result0__0_carry__0_i_15/O
                         net (fo=2, routed)           0.310     5.776    u_rv_u/u_pc/adder_result0__0_carry__0_i_15_n_0
    SLICE_X21Y165        LUT6 (Prop_lut6_I4_O)        0.326     6.102 r  u_rv_u/u_pc/adder_result0__0_carry__0_i_14/O
                         net (fo=35, routed)          1.090     7.192    u_rv_u/u_pc/bbstub_spo[30]
    SLICE_X28Y177        LUT6 (Prop_lut6_I5_O)        0.124     7.316 f  u_rv_u/u_pc/adder_result0__0_carry__1_i_12/O
                         net (fo=64, routed)          1.111     8.427    u_rv_u/u_regfile/adder_result0__0_carry__0_i_7_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  u_rv_u/u_regfile/adder_result0__0_carry_i_15/O
                         net (fo=154, routed)         0.512     9.062    u_rv_u/u_regfile/adder_result0__0_carry__1_i_11
    SLICE_X24Y168        LUT6 (Prop_lut6_I5_O)        0.124     9.186 r  u_rv_u/u_regfile/adder_result0__0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.186    u_rv_u/u_alu/S[1]
    SLICE_X24Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.736 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X24Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.850    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X24Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.964    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X24Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.078    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X24Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.192    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X24Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  u_rv_u/u_alu/adder_result0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.306    u_rv_u/u_alu/adder_result0__0_carry__4_n_0
    SLICE_X24Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.528 f  u_rv_u/u_alu/adder_result0__0_carry__5/O[0]
                         net (fo=1, routed)           1.022    11.551    u_rv_u/u_alu/adder_result0__0_carry__5_n_7
    SLICE_X17Y173        LUT3 (Prop_lut3_I1_O)        0.299    11.850 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_24_29_i_44/O
                         net (fo=1, routed)           0.748    12.598    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    12.722 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.665    13.387    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I0_O)        0.124    13.511 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8/O
                         net (fo=4, routed)           0.999    14.510    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X27Y175        LUT4 (Prop_lut4_I0_O)        0.124    14.634 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.769    15.403    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X28Y174        LUT5 (Prop_lut5_I1_O)        0.124    15.527 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10/O
                         net (fo=80, routed)          1.305    16.832    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_10_n_0
    SLICE_X23Y166        LUT2 (Prop_lut2_I1_O)        0.150    16.982 r  u_rv_u/u_regfile/u_dram_i_11/O
                         net (fo=8192, routed)        6.008    22.990    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/A1
    SLICE_X84Y121        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326    23.316 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    23.316    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/OD
    SLICE_X84Y121        MUXF7 (Prop_muxf7_I0_O)      0.241    23.557 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/F7.B/O
                         net (fo=1, routed)           0.000    23.557    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/O0
    SLICE_X84Y121        MUXF8 (Prop_muxf8_I0_O)      0.098    23.655 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/F8/O
                         net (fo=1, routed)           0.814    24.469    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13_n_0
    SLICE_X79Y120        LUT6 (Prop_lut6_I5_O)        0.319    24.788 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.788    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_13_n_0
    SLICE_X79Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    25.026 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    25.026    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_5_n_0
    SLICE_X79Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    25.130 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_1/O
                         net (fo=1, routed)           1.303    26.432    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_1_n_0
    SLICE_X71Y125        LUT6 (Prop_lut6_I0_O)        0.316    26.748 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=1, routed)           2.662    29.410    u_rv_u/u_regfile/spo[13]
    SLICE_X28Y169        LUT6 (Prop_lut6_I1_O)        0.124    29.534 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.538    30.072    u_rv_u/u_regfile/reg_array_reg_r1_0_31_12_17/DIA1
    SLICE_X30Y169        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.671    41.058    u_rv_u/u_regfile/reg_array_reg_r1_0_31_12_17/WCLK
    SLICE_X30Y169        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.056    41.002    
                         clock uncertainty           -0.180    40.822    
    SLICE_X30Y169        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    40.564    u_rv_u/u_regfile/reg_array_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                         -30.072    
  -------------------------------------------------------------------
                         slack                                 10.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    0.726ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.644     0.726    u_rv_u/u_pc/clk_BUFG
    SLICE_X27Y168        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y168        FDRE (Prop_fdre_C_Q)         0.141     0.867 r  u_rv_u/u_pc/pcadd_reg[9]/Q
                         net (fo=3, routed)           0.119     0.986    u_rv_u/u_pc/Q[8]
    SLICE_X26Y168        LUT3 (Prop_lut3_I0_O)        0.048     1.034 r  u_rv_u/u_pc/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     1.034    u_rv_u/u_pc/wr_npc_pc[9]
    SLICE_X26Y168        FDRE                                         r  u_rv_u/u_pc/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.918     1.327    u_rv_u/u_pc/clk_BUFG
    SLICE_X26Y168        FDRE                                         r  u_rv_u/u_pc/pc_reg[9]/C
                         clock pessimism             -0.588     0.739    
    SLICE_X26Y168        FDRE (Hold_fdre_C_D)         0.107     0.846    u_rv_u/u_pc/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.132%)  route 0.120ns (38.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.641     0.723    u_rv_u/u_pc/clk_BUFG
    SLICE_X27Y171        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y171        FDRE (Prop_fdre_C_Q)         0.141     0.864 r  u_rv_u/u_pc/pcadd_reg[21]/Q
                         net (fo=3, routed)           0.120     0.984    u_rv_u/u_pc/Q[20]
    SLICE_X26Y171        LUT3 (Prop_lut3_I0_O)        0.048     1.032 r  u_rv_u/u_pc/pc[21]_i_1/O
                         net (fo=1, routed)           0.000     1.032    u_rv_u/u_pc/wr_npc_pc[21]
    SLICE_X26Y171        FDRE                                         r  u_rv_u/u_pc/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.915     1.324    u_rv_u/u_pc/clk_BUFG
    SLICE_X26Y171        FDRE                                         r  u_rv_u/u_pc/pc_reg[21]/C
                         clock pessimism             -0.588     0.736    
    SLICE_X26Y171        FDRE (Hold_fdre_C_D)         0.107     0.843    u_rv_u/u_pc/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.706%)  route 0.122ns (39.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.321ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.639     0.721    u_rv_u/u_pc/clk_BUFG
    SLICE_X27Y173        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y173        FDRE (Prop_fdre_C_Q)         0.141     0.862 r  u_rv_u/u_pc/pcadd_reg[29]/Q
                         net (fo=3, routed)           0.122     0.984    u_rv_u/u_pc/Q[28]
    SLICE_X26Y173        LUT3 (Prop_lut3_I0_O)        0.048     1.032 r  u_rv_u/u_pc/pc[29]_i_1/O
                         net (fo=1, routed)           0.000     1.032    u_rv_u/u_pc/wr_npc_pc[29]
    SLICE_X26Y173        FDRE                                         r  u_rv_u/u_pc/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.912     1.321    u_rv_u/u_pc/clk_BUFG
    SLICE_X26Y173        FDRE                                         r  u_rv_u/u_pc/pc_reg[29]/C
                         clock pessimism             -0.587     0.734    
    SLICE_X26Y173        FDRE (Hold_fdre_C_D)         0.107     0.841    u_rv_u/u_pc/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.646     0.728    u_rv_u/u_pc/clk_BUFG
    SLICE_X27Y166        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_fdre_C_Q)         0.141     0.869 r  u_rv_u/u_pc/pcadd_reg[1]/Q
                         net (fo=3, routed)           0.120     0.989    u_rv_u/u_pc/Q[0]
    SLICE_X26Y166        LUT3 (Prop_lut3_I0_O)        0.045     1.034 r  u_rv_u/u_pc/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.034    u_rv_u/u_pc/wr_npc_pc[1]
    SLICE_X26Y166        FDRE                                         r  u_rv_u/u_pc/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.920     1.329    u_rv_u/u_pc/clk_BUFG
    SLICE_X26Y166        FDRE                                         r  u_rv_u/u_pc/pc_reg[1]/C
                         clock pessimism             -0.588     0.741    
    SLICE_X26Y166        FDRE (Hold_fdre_C_D)         0.091     0.832    u_rv_u/u_pc/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.839%)  route 0.149ns (44.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.641     0.723    u_rv_u/u_pc/clk_BUFG
    SLICE_X27Y172        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y172        FDRE (Prop_fdre_C_Q)         0.141     0.864 r  u_rv_u/u_pc/pcadd_reg[26]/Q
                         net (fo=3, routed)           0.149     1.013    u_rv_u/u_pc/Q[25]
    SLICE_X25Y172        LUT3 (Prop_lut3_I0_O)        0.048     1.061 r  u_rv_u/u_pc/pc[26]_i_1/O
                         net (fo=1, routed)           0.000     1.061    u_rv_u/u_pc/wr_npc_pc[26]
    SLICE_X25Y172        FDRE                                         r  u_rv_u/u_pc/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.914     1.323    u_rv_u/u_pc/clk_BUFG
    SLICE_X25Y172        FDRE                                         r  u_rv_u/u_pc/pc_reg[26]/C
                         clock pessimism             -0.587     0.736    
    SLICE_X25Y172        FDRE (Hold_fdre_C_D)         0.107     0.843    u_rv_u/u_pc/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.463%)  route 0.214ns (53.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.639     0.721    u_rv_u/u_pc/clk_BUFG
    SLICE_X27Y173        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y173        FDRE (Prop_fdre_C_Q)         0.141     0.862 r  u_rv_u/u_pc/pcadd_reg[30]/Q
                         net (fo=3, routed)           0.214     1.076    u_rv_u/u_pc/Q[29]
    SLICE_X26Y172        LUT3 (Prop_lut3_I0_O)        0.045     1.121 r  u_rv_u/u_pc/pc[30]_i_1/O
                         net (fo=1, routed)           0.000     1.121    u_rv_u/u_pc/wr_npc_pc[30]
    SLICE_X26Y172        FDRE                                         r  u_rv_u/u_pc/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.914     1.323    u_rv_u/u_pc/clk_BUFG
    SLICE_X26Y172        FDRE                                         r  u_rv_u/u_pc/pc_reg[30]/C
                         clock pessimism             -0.587     0.736    
    SLICE_X26Y172        FDRE (Hold_fdre_C_D)         0.107     0.843    u_rv_u/u_pc/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.647     0.729    u_rv_u/u_pc/clk_BUFG
    SLICE_X22Y166        FDRE                                         r  u_rv_u/u_pc/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDRE (Prop_fdre_C_Q)         0.141     0.870 r  u_rv_u/u_pc/pc_reg[0]/Q
                         net (fo=5, routed)           0.185     1.054    u_rv_u/u_pc/pc_reg[0]_0
    SLICE_X22Y166        LUT3 (Prop_lut3_I0_O)        0.045     1.099 r  u_rv_u/u_pc/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.099    u_rv_u/u_pc/wr_npc_pc[0]
    SLICE_X22Y166        FDRE                                         r  u_rv_u/u_pc/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.921     1.330    u_rv_u/u_pc/clk_BUFG
    SLICE_X22Y166        FDRE                                         r  u_rv_u/u_pc/pc_reg[0]/C
                         clock pessimism             -0.601     0.729    
    SLICE_X22Y166        FDRE (Hold_fdre_C_D)         0.091     0.820    u_rv_u/u_pc/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.190ns (45.581%)  route 0.227ns (54.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.645     0.727    u_rv_u/u_pc/clk_BUFG
    SLICE_X27Y167        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDRE (Prop_fdre_C_Q)         0.141     0.868 r  u_rv_u/u_pc/pcadd_reg[7]/Q
                         net (fo=3, routed)           0.227     1.094    u_rv_u/u_pc/Q[6]
    SLICE_X26Y169        LUT3 (Prop_lut3_I0_O)        0.049     1.143 r  u_rv_u/u_pc/pc[7]_i_1/O
                         net (fo=1, routed)           0.000     1.143    u_rv_u/u_pc/wr_npc_pc[7]
    SLICE_X26Y169        FDRE                                         r  u_rv_u/u_pc/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.917     1.326    u_rv_u/u_pc/clk_BUFG
    SLICE_X26Y169        FDRE                                         r  u_rv_u/u_pc/pc_reg[7]/C
                         clock pessimism             -0.587     0.739    
    SLICE_X26Y169        FDRE (Hold_fdre_C_D)         0.107     0.846    u_rv_u/u_pc/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u_led_display/bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_led_display/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.230ns (55.667%)  route 0.183ns (44.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.642     0.724    u_led_display/clk_BUFG
    SLICE_X24Y179        FDRE                                         r  u_led_display/bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y179        FDRE (Prop_fdre_C_Q)         0.128     0.852 r  u_led_display/bias_reg[2]/Q
                         net (fo=13, routed)          0.183     1.035    u_led_display/bias[2]
    SLICE_X24Y179        LUT4 (Prop_lut4_I3_O)        0.102     1.137 r  u_led_display/bias[2]_i_1/O
                         net (fo=1, routed)           0.000     1.137    u_led_display/bias[2]_i_1_n_0
    SLICE_X24Y179        FDRE                                         r  u_led_display/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.916     1.325    u_led_display/clk_BUFG
    SLICE_X24Y179        FDRE                                         r  u_led_display/bias_reg[2]/C
                         clock pessimism             -0.601     0.724    
    SLICE_X24Y179        FDRE (Hold_fdre_C_D)         0.107     0.831    u_led_display/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pcadd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.646     0.728    u_rv_u/u_pc/clk_BUFG
    SLICE_X27Y166        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_fdre_C_Q)         0.141     0.869 r  u_rv_u/u_pc/pcadd_reg[4]/Q
                         net (fo=3, routed)           0.170     1.039    u_rv_u/u_pc/Q[3]
    SLICE_X27Y166        LUT3 (Prop_lut3_I0_O)        0.045     1.084 r  u_rv_u/u_pc/pcadd0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.084    u_rv_u/u_pc/pcadd0_carry_i_2_n_0
    SLICE_X27Y166        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.147 r  u_rv_u/u_pc/pcadd0_carry/O[3]
                         net (fo=1, routed)           0.000     1.147    u_rv_u/u_pc/p_2_in[4]
    SLICE_X27Y166        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.920     1.329    u_rv_u/u_pc/clk_BUFG
    SLICE_X27Y166        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[4]/C
                         clock pessimism             -0.601     0.728    
    SLICE_X27Y166        FDRE (Hold_fdre_C_D)         0.105     0.833    u_rv_u/u_pc/pcadd_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { UCLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   UCLK/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X22Y178   u_led_display/bias_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X24Y179   u_led_display/bias_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X24Y179   u_led_display/bias_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X22Y177   u_led_display/cnts_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X22Y178   u_led_display/cnts_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X22Y179   u_led_display/cnts_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X22Y178   u_led_display/cnts_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y165   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_16_16/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y165   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_16_16/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y165   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_16_16/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y165   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_16_16/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y165   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_22_22/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y165   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_22_22/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y165   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_22_22/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y165   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_22_22/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y184   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_19_19/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y184   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_19_19/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X78Y172   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_23_23/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X78Y172   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_23_23/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X78Y172   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_23_23/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X78Y172   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_23_23/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y117   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_9_9/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y117   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_9_9/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X2Y146    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_14_14/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X6Y194    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_21_21/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X6Y194    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_21_21/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X6Y153    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_8_8/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { UCLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   UCLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBOUT



