Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Sep 29 15:12:32 2016
| Host         : AVIC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    23 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |           12 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------------+---------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |            Enable Signal            |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+-----------------------------+-------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  video_pll_m0/inst/clk_out1 |                                     | rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0 |                2 |              4 |
|  video_pll_m0/inst/clk_out1 |                                     | hdmi_color_bar/h_cnt[11]_i_1_n_0                              |                3 |             11 |
|  video_pll_m0/inst/clk_out1 | hdmi_color_bar/v_cnt                | hdmi_color_bar/v_cnt[11]_i_1_n_0                              |                3 |             11 |
|  video_pll_m0/inst/clk_out1 | hdmi_color_bar/active_x[11]_i_1_n_0 |                                                               |                4 |             12 |
|  video_pll_m0/inst/clk_out1 |                                     | rgb2dvi_m0/DataEncoders[0].DataEncoder/SR[0]                  |                7 |             20 |
|  video_pll_m0/inst/clk_out1 |                                     |                                                               |               16 |             26 |
+-----------------------------+-------------------------------------+---------------------------------------------------------------+------------------+----------------+


