<!DOCTYPE html public "-//W3C//DTD HTML 4.0 Final//EN">
<html>
<head>
<meta charset="utf-8">
<meta generator="Ease 9.5 Revision 5">
<link rel="stylesheet" type="text/css" href="easestyle.css">
<title>Entity design.idex</title>
</head>
<body>
<div class="hdlw_banner"><a href="https://www.hdlworks.com">Generated by <b>Ease</b> for <i>chrisnielsen</i> on Fri Dec 13 09:05:10 2024</a></div>

<div class="hdlw_nav"><table><tr><td><a href="javascript:history.go(-1)"><img src="images/arrow_left.png">Back</a></td>
<td><a href="index.htm"><img src="images/ease.png">Index</a></td>
<td><a href="design_nus4l6t2.htm"><img src="images/library.png">design</a></td>
</tr>
</table>
</div>
<h1>Documentation for entity design.idex</h1><table class="tableContents"><tr>
<td><a href="design_idex_ajje3hhl.htm">Contents</a></td>
<td><a href="design_idex_ajje3hhl-d.htm">Side Data</a></td>
<td class="grActive"><a href="design_idex_ajje3hhl-h.htm">Generated HDL</a></td>
</tr></table>
<br>
<pre class="DefaultText">
<span class="DefaultMargin">    1  </span><span class="DefaultComment">--------------------------------------------------------------------------------</span>
<span class="DefaultMargin">    2  </span><span class="DefaultComment">-- Object        : Entity design.idex</span>
<span class="DefaultMargin">    3  </span><span class="DefaultComment">-- Last modified : Fri Dec 13 09:00:34 2024</span>
<span class="DefaultMargin">    4  </span><span class="DefaultComment">--------------------------------------------------------------------------------</span>
<span class="DefaultMargin">    5  </span>
<span class="DefaultMargin">    6  </span><span class="DefaultGroup1">library</span><span class="DefaultText"> ieee;</span>
<span class="DefaultMargin">    7  </span><span class="DefaultGroup1">use</span><span class="DefaultText"> ieee.std_logic_1164.</span><span class="DefaultGroup1">all</span><span class="DefaultText">;</span>
<span class="DefaultMargin">    8  </span>
<span class="DefaultMargin">    9  </span><span class="DefaultGroup1">entity</span><span class="DefaultText"> idex </span><span class="DefaultGroup1">is</span>
<span class="DefaultMargin">   10  </span><span class="DefaultText">  </span><span class="DefaultGroup1">port</span><span class="DefaultText"> (</span>
<span class="DefaultMargin">   11  </span><span class="DefaultText">    clk            : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">STD_LOGIC</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   12  </span><span class="DefaultText">    rstbar         : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">STD_LOGIC</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   13  </span><span class="DefaultText">    pcin           : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(15 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   14  </span><span class="DefaultText">    instructionin  : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(31 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   15  </span><span class="DefaultText">    instructionout : </span><span class="DefaultGroup1">out</span><span class="DefaultText">    </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(31 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   16  </span><span class="DefaultText">    readdata1in    : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(31 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   17  </span><span class="DefaultText">    readdata2in    : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(31 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   18  </span><span class="DefaultText">    immediatein    : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(31 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   19  </span><span class="DefaultText">    immediateout   : </span><span class="DefaultGroup1">out</span><span class="DefaultText">    </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(31 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   20  </span><span class="DefaultText">    pcout          : </span><span class="DefaultGroup1">out</span><span class="DefaultText">    </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(15 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   21  </span><span class="DefaultText">    readdata1out   : </span><span class="DefaultGroup1">out</span><span class="DefaultText">    </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(31 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   22  </span><span class="DefaultText">    readdata2out   : </span><span class="DefaultGroup1">out</span><span class="DefaultText">    </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(31 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   23  </span><span class="DefaultText">    MemtoRegin     : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">; </span><span class="DefaultComment">-- WB</span>
<span class="DefaultMargin">   24  </span><span class="DefaultText">    RegWritein     : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   25  </span><span class="DefaultText">    MemReadin      : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">; </span><span class="DefaultComment">-- M</span>
<span class="DefaultMargin">   26  </span><span class="DefaultText">    MemWritein     : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   27  </span><span class="DefaultText">    Branchin       : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   28  </span><span class="DefaultText">    ALUSrcin       : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">; </span><span class="DefaultComment">-- EX</span>
<span class="DefaultMargin">   29  </span><span class="DefaultText">    ALUOpin        : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">std_logic_vector</span><span class="DefaultText">(1 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   30  </span><span class="DefaultText">    MemtoRegout    : </span><span class="DefaultGroup1">out</span><span class="DefaultText">    </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">; </span><span class="DefaultComment">-- WB</span>
<span class="DefaultMargin">   31  </span><span class="DefaultText">    RegWriteout    : </span><span class="DefaultGroup1">out</span><span class="DefaultText">    </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   32  </span><span class="DefaultText">    MemReadout     : </span><span class="DefaultGroup1">out</span><span class="DefaultText">    </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">; </span><span class="DefaultComment">-- M</span>
<span class="DefaultMargin">   33  </span><span class="DefaultText">    MemWriteout    : </span><span class="DefaultGroup1">out</span><span class="DefaultText">    </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   34  </span><span class="DefaultText">    Branchout      : </span><span class="DefaultGroup1">out</span><span class="DefaultText">    </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   35  </span><span class="DefaultText">    ALUSrc         : </span><span class="DefaultGroup1">out</span><span class="DefaultText">    </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">; </span><span class="DefaultComment">-- EX</span>
<span class="DefaultMargin">   36  </span><span class="DefaultText">    ALUOp          : </span><span class="DefaultGroup1">out</span><span class="DefaultText">    </span><span class="DefaultGroup3">std_logic_vector</span><span class="DefaultText">(1 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   37  </span><span class="DefaultText">    rs1in          : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(4 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   38  </span><span class="DefaultText">    rs2in          : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(4 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   39  </span><span class="DefaultText">    rdin           : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(4 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   40  </span><span class="DefaultText">    rs1out         : </span><span class="DefaultGroup1">out</span><span class="DefaultText">    </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(4 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   41  </span><span class="DefaultText">    rs2out         : </span><span class="DefaultGroup1">out</span><span class="DefaultText">    </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(4 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   42  </span><span class="DefaultText">    rdout          : </span><span class="DefaultGroup1">out</span><span class="DefaultText">    </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(4 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0));</span>
<span class="DefaultMargin">   43  </span><span class="DefaultGroup1">end</span><span class="DefaultText"> </span><span class="DefaultGroup1">entity</span><span class="DefaultText"> idex;</span>
<span class="DefaultMargin">   44  </span>
<span class="DefaultMargin">   45  </span>
</pre>
</body>
</html>
