\hypertarget{classPwmOutputPort}{}\section{Pwm\+Output\+Port Class Reference}
\label{classPwmOutputPort}\index{Pwm\+Output\+Port@{Pwm\+Output\+Port}}


{\ttfamily \#include $<$Port.\+hpp$>$}



Inheritance diagram for Pwm\+Output\+Port\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=174pt]{classPwmOutputPort__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for Pwm\+Output\+Port\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=174pt]{classPwmOutputPort__coll__graph}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classPwmOutputPort_a948d48c45f080e74931ac35b9f1fe31b}{write} (double value)
\item 
\hyperlink{classPwmOutputPort_a7dc4c2b1fbe63ced03a0c37907ee05f8}{Pwm\+Output\+Port} (unsigned int pin, unsigned int resolution\+\_\+bits)
\item 
virtual \hyperlink{classPwmOutputPort_a16dab89e54ad95b3988d24bb0e079957}{$\sim$\+Pwm\+Output\+Port} ()
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Constructor \& Destructor Documentation}
\index{Pwm\+Output\+Port@{Pwm\+Output\+Port}!Pwm\+Output\+Port@{Pwm\+Output\+Port}}
\index{Pwm\+Output\+Port@{Pwm\+Output\+Port}!Pwm\+Output\+Port@{Pwm\+Output\+Port}}
\subsubsection[{\texorpdfstring{Pwm\+Output\+Port(unsigned int pin, unsigned int resolution\+\_\+bits)}{PwmOutputPort(unsigned int pin, unsigned int resolution_bits)}}]{\setlength{\rightskip}{0pt plus 5cm}Pwm\+Output\+Port\+::\+Pwm\+Output\+Port (
\begin{DoxyParamCaption}
\item[{unsigned int}]{pin, }
\item[{unsigned int}]{resolution\+\_\+bits}
\end{DoxyParamCaption}
)}\hypertarget{classPwmOutputPort_a7dc4c2b1fbe63ced03a0c37907ee05f8}{}\label{classPwmOutputPort_a7dc4c2b1fbe63ced03a0c37907ee05f8}
\index{Pwm\+Output\+Port@{Pwm\+Output\+Port}!````~Pwm\+Output\+Port@{$\sim$\+Pwm\+Output\+Port}}
\index{````~Pwm\+Output\+Port@{$\sim$\+Pwm\+Output\+Port}!Pwm\+Output\+Port@{Pwm\+Output\+Port}}
\subsubsection[{\texorpdfstring{$\sim$\+Pwm\+Output\+Port()}{~PwmOutputPort()}}]{\setlength{\rightskip}{0pt plus 5cm}Pwm\+Output\+Port\+::$\sim$\+Pwm\+Output\+Port (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}\hypertarget{classPwmOutputPort_a16dab89e54ad95b3988d24bb0e079957}{}\label{classPwmOutputPort_a16dab89e54ad95b3988d24bb0e079957}


\subsection{Member Function Documentation}
\index{Pwm\+Output\+Port@{Pwm\+Output\+Port}!write@{write}}
\index{write@{write}!Pwm\+Output\+Port@{Pwm\+Output\+Port}}
\subsubsection[{\texorpdfstring{write(double value)}{write(double value)}}]{\setlength{\rightskip}{0pt plus 5cm}void Pwm\+Output\+Port\+::write (
\begin{DoxyParamCaption}
\item[{double}]{value}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}\hypertarget{classPwmOutputPort_a948d48c45f080e74931ac35b9f1fe31b}{}\label{classPwmOutputPort_a948d48c45f080e74931ac35b9f1fe31b}


Reimplemented from \hyperlink{classAnalogOutputPort_a19f3b98d37462406123232c16a3d96fc}{Analog\+Output\+Port}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{Port_8hpp}{Port.\+hpp}\item 
\hyperlink{Port_8cpp}{Port.\+cpp}\end{DoxyCompactItemize}
