// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gsm_LPC_Analysis_Autocorrelation (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        indata_address0,
        indata_ce0,
        indata_we0,
        indata_d0,
        indata_q0,
        indata_address1,
        indata_ce1,
        indata_we1,
        indata_d1,
        indata_q1,
        L_ACF_address0,
        L_ACF_ce0,
        L_ACF_we0,
        L_ACF_d0,
        L_ACF_q0,
        L_ACF_address1,
        L_ACF_ce1,
        L_ACF_we1,
        L_ACF_d1,
        L_ACF_q1,
        bitoff_address0,
        bitoff_ce0,
        bitoff_q0,
        bitoff_address1,
        bitoff_ce1,
        bitoff_q1,
        bitoff_address2,
        bitoff_ce2,
        bitoff_q2
);

parameter    ap_ST_fsm_state1 = 29'd1;
parameter    ap_ST_fsm_state2 = 29'd2;
parameter    ap_ST_fsm_state3 = 29'd4;
parameter    ap_ST_fsm_state4 = 29'd8;
parameter    ap_ST_fsm_state5 = 29'd16;
parameter    ap_ST_fsm_state6 = 29'd32;
parameter    ap_ST_fsm_state7 = 29'd64;
parameter    ap_ST_fsm_state8 = 29'd128;
parameter    ap_ST_fsm_state9 = 29'd256;
parameter    ap_ST_fsm_state10 = 29'd512;
parameter    ap_ST_fsm_state11 = 29'd1024;
parameter    ap_ST_fsm_state12 = 29'd2048;
parameter    ap_ST_fsm_state13 = 29'd4096;
parameter    ap_ST_fsm_state14 = 29'd8192;
parameter    ap_ST_fsm_state15 = 29'd16384;
parameter    ap_ST_fsm_state16 = 29'd32768;
parameter    ap_ST_fsm_state17 = 29'd65536;
parameter    ap_ST_fsm_state18 = 29'd131072;
parameter    ap_ST_fsm_state19 = 29'd262144;
parameter    ap_ST_fsm_state20 = 29'd524288;
parameter    ap_ST_fsm_state21 = 29'd1048576;
parameter    ap_ST_fsm_state22 = 29'd2097152;
parameter    ap_ST_fsm_state23 = 29'd4194304;
parameter    ap_ST_fsm_state24 = 29'd8388608;
parameter    ap_ST_fsm_state25 = 29'd16777216;
parameter    ap_ST_fsm_state26 = 29'd33554432;
parameter    ap_ST_fsm_state27 = 29'd67108864;
parameter    ap_ST_fsm_state28 = 29'd134217728;
parameter    ap_ST_fsm_state29 = 29'd268435456;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] indata_address0;
output   indata_ce0;
output   indata_we0;
output  [15:0] indata_d0;
input  [15:0] indata_q0;
output  [7:0] indata_address1;
output   indata_ce1;
output   indata_we1;
output  [15:0] indata_d1;
input  [15:0] indata_q1;
output  [3:0] L_ACF_address0;
output   L_ACF_ce0;
output   L_ACF_we0;
output  [63:0] L_ACF_d0;
input  [63:0] L_ACF_q0;
output  [3:0] L_ACF_address1;
output   L_ACF_ce1;
output   L_ACF_we1;
output  [63:0] L_ACF_d1;
input  [63:0] L_ACF_q1;
output  [7:0] bitoff_address0;
output   bitoff_ce0;
input  [3:0] bitoff_q0;
output  [7:0] bitoff_address1;
output   bitoff_ce1;
input  [3:0] bitoff_q1;
output  [7:0] bitoff_address2;
output   bitoff_ce2;
input  [3:0] bitoff_q2;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] indata_address0;
reg indata_ce0;
reg indata_we0;
reg[7:0] indata_address1;
reg indata_ce1;
reg indata_we1;
reg[3:0] L_ACF_address0;
reg L_ACF_ce0;
reg L_ACF_we0;
reg[63:0] L_ACF_d0;
reg[3:0] L_ACF_address1;
reg L_ACF_ce1;
reg L_ACF_we1;
reg[63:0] L_ACF_d1;
reg bitoff_ce0;
reg bitoff_ce1;
reg bitoff_ce2;

(* fsm_encoding = "none" *) reg   [28:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg  signed [15:0] reg_578;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state17;
reg  signed [15:0] reg_583;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state11;
reg  signed [15:0] reg_588;
reg   [63:0] reg_593;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln57_fu_633_p2;
reg   [0:0] icmp_ln57_reg_1995;
wire   [0:0] icmp_ln107_fu_647_p2;
reg   [0:0] icmp_ln107_reg_2000;
wire   [0:0] and_ln107_fu_784_p2;
reg   [0:0] and_ln107_reg_2020;
wire   [0:0] and_ln107_8_fu_814_p2;
reg   [0:0] and_ln107_8_reg_2026;
wire   [0:0] or_ln107_fu_820_p2;
reg   [0:0] or_ln107_reg_2031;
wire    ap_CS_fsm_state4;
wire   [5:0] scalauto_2_fu_965_p3;
reg   [5:0] scalauto_2_reg_2042;
wire   [0:0] icmp_ln62_fu_972_p2;
reg   [0:0] icmp_ln62_reg_2047;
wire   [0:0] icmp_ln62_1_fu_994_p2;
reg   [0:0] icmp_ln62_1_reg_2051;
wire   [14:0] b_assign_fu_1008_p2;
reg   [14:0] b_assign_reg_2055;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state8;
reg  signed [15:0] sl_4_reg_2172;
wire    ap_CS_fsm_state10;
reg  signed [15:0] sl_5_reg_2179;
wire  signed [16:0] sext_ln84_fu_1057_p1;
reg  signed [16:0] sext_ln84_reg_2196;
wire   [3:0] L_ACF_addr_3_reg_2206;
wire  signed [16:0] sext_ln89_fu_1061_p1;
reg  signed [16:0] sext_ln89_reg_2211;
wire  signed [31:0] sext_ln89_1_fu_1065_p1;
reg  signed [31:0] sext_ln89_1_reg_2217;
wire   [3:0] L_ACF_addr_4_reg_2227;
wire  signed [32:0] sext_ln93_fu_1069_p1;
reg  signed [32:0] sext_ln93_reg_2232;
wire  signed [31:0] sext_ln93_1_fu_1073_p1;
reg  signed [31:0] sext_ln93_1_reg_2239;
wire  signed [32:0] sext_ln98_fu_1077_p1;
reg  signed [32:0] sext_ln98_reg_2246;
wire  signed [16:0] sext_ln98_1_fu_1080_p1;
reg  signed [16:0] sext_ln98_1_reg_2252;
wire  signed [31:0] sext_ln119_1_fu_1090_p1;
reg  signed [31:0] sext_ln119_1_reg_2262;
wire    ap_CS_fsm_state12;
wire  signed [31:0] sext_ln86_2_fu_1102_p1;
reg  signed [31:0] sext_ln86_2_reg_2279;
reg   [63:0] L_ACF_load_1_reg_2288;
reg   [63:0] L_ACF_load_2_reg_2293;
wire  signed [31:0] sext_ln98_2_fu_1106_p1;
reg  signed [31:0] sext_ln98_2_reg_2304;
wire  signed [31:0] sext_ln104_2_fu_1112_p1;
reg  signed [31:0] sext_ln104_2_reg_2317;
reg   [63:0] L_ACF_load_3_reg_2327;
wire    ap_CS_fsm_state13;
reg   [63:0] L_ACF_load_4_reg_2332;
wire  signed [31:0] sext_ln111_1_fu_1119_p1;
reg  signed [31:0] sext_ln111_1_reg_2343;
wire   [31:0] mul_ln91_fu_1190_p2;
reg   [31:0] mul_ln91_reg_2384;
wire   [31:0] mul_ln102_fu_1203_p2;
reg   [31:0] mul_ln102_reg_2394;
wire   [31:0] mul_ln107_fu_1208_p2;
reg   [31:0] mul_ln107_reg_2399;
wire   [63:0] add_ln119_1_fu_1233_p2;
reg   [63:0] add_ln119_1_reg_2414;
wire  signed [32:0] grp_fu_1871_p3;
wire  signed [32:0] grp_fu_1879_p3;
wire   [31:0] mul_ln126_fu_1260_p2;
reg   [31:0] mul_ln126_reg_2439;
wire   [3:0] L_ACF_addr_10_reg_2450;
reg   [7:0] idx_load_reg_2455;
wire    ap_CS_fsm_state16;
wire   [7:0] add_ln139_fu_1438_p2;
reg   [7:0] add_ln139_reg_2469;
wire  signed [31:0] sext_ln132_fu_1496_p1;
reg  signed [31:0] sext_ln132_reg_2496;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
reg   [3:0] L_ACF_addr_11_reg_2539;
wire    ap_CS_fsm_state26;
wire   [15:0] zext_ln152_fu_1793_p1;
reg   [15:0] zext_ln152_reg_2552;
reg   [7:0] indata_addr_18_reg_2560;
wire    ap_CS_fsm_state28;
wire    grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start;
wire    grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_done;
wire    grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_idle;
wire    grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_ready;
wire   [7:0] grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0;
wire    grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_ce0;
wire    grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_we0;
wire   [15:0] grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_d0;
wire   [7:0] grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address1;
wire    grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_ce1;
reg    grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg;
wire    ap_CS_fsm_state5;
wire   [63:0] zext_ln49_fu_623_p1;
wire   [0:0] icmp_ln49_fu_611_p2;
wire   [63:0] select_ln115_fu_733_p3;
wire   [63:0] zext_ln114_fu_752_p1;
wire   [63:0] zext_ln113_2_fu_757_p1;
wire   [63:0] zext_ln79_fu_1031_p1;
wire   [0:0] tmp_32_fu_1023_p3;
wire   [63:0] zext_ln131_fu_1450_p1;
wire   [0:0] icmp_ln129_fu_1432_p2;
wire   [63:0] zext_ln39_fu_1481_p1;
wire   [63:0] zext_ln134_fu_1491_p1;
wire   [63:0] zext_ln135_fu_1561_p1;
wire   [63:0] zext_ln136_fu_1571_p1;
wire   [63:0] zext_ln137_fu_1634_p1;
wire   [63:0] zext_ln138_fu_1644_p1;
wire   [63:0] zext_ln139_fu_1701_p1;
wire   [63:0] zext_ln129_fu_1659_p1;
wire   [63:0] zext_ln144_fu_1774_p1;
wire   [0:0] tmp_33_fu_1766_p3;
wire   [63:0] zext_ln152_1_fu_1824_p1;
wire   [0:0] icmp_ln152_fu_1812_p2;
reg   [15:0] smax_fu_156;
wire   [15:0] smax_1_fu_868_p3;
wire    ap_CS_fsm_state3;
reg   [7:0] k_fu_160;
wire   [7:0] add_ln49_fu_617_p2;
reg   [4:0] k_3_fu_164;
wire   [4:0] add_ln79_fu_1036_p2;
reg    ap_block_state5_on_subcall_done;
reg   [7:0] idx_fu_168;
reg   [7:0] i_fu_172;
wire   [7:0] i_10_fu_1455_p2;
reg   [63:0] empty_81_fu_176;
wire   [63:0] add_ln132_fu_1510_p2;
wire   [63:0] add_ln119_fu_1306_p2;
wire    ap_CS_fsm_state15;
reg   [63:0] empty_82_fu_180;
wire   [63:0] add_ln133_fu_1530_p2;
wire   [63:0] add_ln120_fu_1320_p2;
reg   [63:0] empty_83_fu_184;
wire   [63:0] add_ln134_1_fu_1550_p2;
wire   [63:0] add_ln121_fu_1334_p2;
wire    ap_CS_fsm_state22;
reg   [63:0] empty_84_fu_188;
wire   [63:0] add_ln135_1_fu_1604_p2;
wire   [63:0] add_ln122_fu_1348_p2;
reg   [63:0] empty_85_fu_192;
wire   [63:0] add_ln136_1_fu_1623_p2;
wire   [63:0] add_ln123_fu_1362_p2;
wire    ap_CS_fsm_state23;
reg   [63:0] empty_86_fu_196;
wire   [63:0] add_ln137_1_fu_1676_p2;
wire   [63:0] add_ln124_fu_1254_p2;
reg   [63:0] empty_87_fu_200;
wire   [63:0] add_ln138_1_fu_1695_p2;
wire   [63:0] add_ln125_fu_1371_p2;
wire    ap_CS_fsm_state24;
reg   [63:0] empty_88_fu_204;
wire   [63:0] add_ln139_1_fu_1728_p2;
wire   [63:0] add_ln126_fu_1380_p2;
wire    ap_CS_fsm_state21;
reg   [63:0] empty_89_fu_208;
wire   [63:0] add_ln140_fu_1747_p2;
wire    ap_CS_fsm_state25;
reg   [4:0] k_4_fu_212;
wire   [4:0] add_ln144_fu_1779_p2;
reg   [7:0] idx77_fu_216;
wire   [7:0] add_ln152_fu_1818_p2;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state27;
wire   [63:0] shl_ln146_fu_1802_p2;
wire   [31:0] a_assign_s_fu_639_p3;
wire   [0:0] tmp_26_fu_653_p3;
wire   [7:0] trunc_ln105_fu_677_p1;
wire   [31:0] select_ln105_fu_661_p3;
wire   [23:0] trunc_ln105_4_fu_681_p3;
wire   [23:0] select_ln105_4_fu_669_p3;
wire   [31:0] xor_ln105_fu_689_p2;
wire   [15:0] tmp_27_fu_701_p4;
wire   [7:0] tmp_28_fu_717_p4;
wire   [23:0] xor_ln70_fu_695_p2;
wire   [7:0] trunc_ln_fu_742_p4;
wire   [23:0] tmp_29_fu_768_p4;
wire   [0:0] icmp_ln115_fu_778_p2;
wire   [0:0] xor_ln107_fu_762_p2;
wire   [0:0] and_ln107_5_fu_790_p2;
wire   [0:0] icmp_ln112_fu_711_p2;
wire   [0:0] xor_ln112_fu_802_p2;
wire   [0:0] and_ln107_7_fu_808_p2;
wire   [0:0] icmp_ln113_fu_727_p2;
wire   [0:0] and_ln107_6_fu_796_p2;
wire   [0:0] icmp_ln67_fu_834_p2;
wire   [15:0] sub_ln67_fu_840_p2;
wire   [0:0] tmp_31_fu_826_p3;
wire   [15:0] select_ln67_fu_846_p3;
wire   [15:0] temp_fu_854_p3;
wire   [0:0] icmp_ln52_fu_862_p2;
wire   [4:0] zext_ln112_fu_881_p1;
wire   [3:0] add_ln112_5_fu_897_p2;
wire   [3:0] add_ln112_6_fu_907_p2;
wire   [4:0] zext_ln113_fu_903_p1;
wire   [4:0] add_ln112_4_fu_891_p2;
wire   [4:0] add_ln112_fu_885_p2;
wire   [4:0] select_ln107_fu_917_p3;
wire   [4:0] select_ln107_4_fu_924_p3;
wire   [4:0] select_ln107_5_fu_935_p3;
wire   [0:0] or_ln107_3_fu_931_p2;
wire   [0:0] or_ln107_4_fu_946_p2;
wire   [5:0] zext_ln107_fu_942_p1;
wire  signed [5:0] sext_ln107_fu_913_p1;
wire   [5:0] select_ln107_6_fu_951_p3;
wire   [5:0] scalauto_fu_959_p2;
wire   [5:0] add_ln62_fu_978_p2;
wire   [3:0] tmp_30_fu_984_p4;
wire   [1:0] empty_fu_1000_p1;
wire   [14:0] sub24_cast_fu_1004_p1;
wire  signed [15:0] sext_ln111_fu_1086_p0;
wire  signed [15:0] sext_ln119_1_fu_1090_p0;
wire  signed [15:0] sext_ln86_fu_1094_p0;
wire  signed [15:0] sext_ln86_2_fu_1102_p0;
wire  signed [15:0] mul_ln111_fu_1123_p0;
wire  signed [15:0] mul_ln111_fu_1123_p1;
wire  signed [31:0] mul_ln111_fu_1123_p2;
wire  signed [15:0] mul_ln115_fu_1133_p0;
wire  signed [15:0] mul_ln115_fu_1133_p1;
wire  signed [31:0] mul_ln115_fu_1133_p2;
wire  signed [15:0] mul_ln116_fu_1142_p0;
wire  signed [15:0] mul_ln116_fu_1142_p1;
wire  signed [31:0] mul_ln116_fu_1142_p2;
wire  signed [15:0] mul_ln120_fu_1151_p0;
wire  signed [15:0] mul_ln120_fu_1151_p1;
wire  signed [31:0] mul_ln120_fu_1151_p2;
wire  signed [15:0] mul_ln121_fu_1160_p0;
wire  signed [15:0] mul_ln121_fu_1160_p1;
wire  signed [31:0] mul_ln121_fu_1160_p2;
wire  signed [15:0] mul_ln84_fu_1172_p0;
wire  signed [31:0] sext_ln84_1_fu_1168_p1;
wire  signed [15:0] mul_ln84_fu_1172_p1;
wire   [31:0] mul_ln84_fu_1172_p2;
wire  signed [15:0] mul_ln86_fu_1182_p0;
wire  signed [15:0] mul_ln86_fu_1182_p1;
wire  signed [31:0] mul_ln86_fu_1182_p2;
wire  signed [15:0] mul_ln91_fu_1190_p0;
wire  signed [15:0] mul_ln91_fu_1190_p1;
wire  signed [15:0] mul_ln93_fu_1195_p0;
wire  signed [15:0] mul_ln93_fu_1195_p1;
wire  signed [31:0] mul_ln93_fu_1195_p2;
wire  signed [15:0] mul_ln102_fu_1203_p0;
wire  signed [15:0] mul_ln102_fu_1203_p1;
wire  signed [15:0] mul_ln107_fu_1208_p0;
wire  signed [15:0] mul_ln107_fu_1208_p1;
wire  signed [15:0] mul_ln109_fu_1212_p0;
wire  signed [15:0] mul_ln109_fu_1212_p1;
wire   [31:0] mul_ln109_fu_1212_p2;
wire  signed [32:0] grp_fu_1862_p3;
wire  signed [15:0] mul_ln117_fu_1224_p0;
wire  signed [15:0] mul_ln117_fu_1224_p1;
wire  signed [31:0] mul_ln117_fu_1224_p2;
wire  signed [63:0] sext_ln84_2_fu_1178_p1;
wire  signed [32:0] grp_fu_1840_p4;
wire  signed [32:0] grp_fu_1851_p4;
wire  signed [63:0] sext_ln109_1_fu_1217_p1;
wire  signed [32:0] grp_fu_1887_p3;
wire  signed [63:0] sext_ln124_1_fu_1251_p1;
wire   [63:0] add_ln124_1_fu_1245_p2;
wire  signed [15:0] mul_ln126_fu_1260_p0;
wire  signed [15:0] mul_ln126_fu_1260_p1;
wire  signed [32:0] grp_fu_1938_p3;
wire  signed [32:0] grp_fu_1896_p3;
wire  signed [63:0] sext_ln119_3_fu_1282_p1;
wire  signed [32:0] grp_fu_1903_p3;
wire  signed [32:0] grp_fu_1912_p3;
wire  signed [33:0] sext_ln119_5_fu_1293_p1;
wire  signed [33:0] sext_ln119_4_fu_1290_p1;
wire   [33:0] add_ln119_7_fu_1296_p2;
wire  signed [63:0] sext_ln119_6_fu_1302_p1;
wire   [63:0] add_ln119_3_fu_1285_p2;
wire  signed [63:0] tmp22_cast_fu_1279_p1;
wire  signed [33:0] grp_fu_1930_p4;
wire  signed [63:0] sext_ln120_2_fu_1317_p1;
wire   [63:0] add_ln120_1_fu_1312_p2;
wire  signed [63:0] sext_ln91_1_fu_1270_p1;
wire  signed [33:0] grp_fu_1945_p4;
wire  signed [63:0] sext_ln121_3_fu_1331_p1;
wire   [63:0] add_ln121_1_fu_1326_p2;
wire  signed [63:0] sext_ln108_fu_1276_p1;
wire  signed [33:0] grp_fu_1955_p4;
wire  signed [63:0] sext_ln122_1_fu_1345_p1;
wire   [63:0] add_ln122_1_fu_1340_p2;
wire  signed [63:0] sext_ln102_1_fu_1273_p1;
wire  signed [32:0] grp_fu_1921_p3;
wire  signed [63:0] sext_ln123_1_fu_1359_p1;
wire   [63:0] add_ln123_1_fu_1354_p2;
wire  signed [32:0] grp_fu_1965_p3;
wire  signed [63:0] sext_ln125_1_fu_1368_p1;
wire  signed [63:0] sext_ln126_fu_1377_p1;
wire   [7:0] add_ln131_fu_1444_p2;
wire   [7:0] add_ln43_fu_1476_p2;
wire   [7:0] add_ln134_fu_1486_p2;
wire   [15:0] sext_ln132_fu_1496_p0;
wire  signed [15:0] mul_ln132_fu_1500_p0;
wire  signed [15:0] mul_ln132_fu_1500_p1;
wire   [31:0] mul_ln132_fu_1500_p2;
wire  signed [63:0] sext_ln132_1_fu_1506_p1;
wire  signed [15:0] mul_ln133_fu_1520_p1;
wire   [31:0] mul_ln133_fu_1520_p2;
wire  signed [63:0] sext_ln133_1_fu_1526_p1;
wire  signed [15:0] mul_ln134_fu_1540_p1;
wire   [31:0] mul_ln134_fu_1540_p2;
wire  signed [63:0] sext_ln134_1_fu_1546_p1;
wire   [7:0] add_ln135_fu_1556_p2;
wire   [7:0] add_ln136_fu_1566_p2;
wire  signed [15:0] mul_ln135_fu_1595_p1;
wire   [31:0] mul_ln135_fu_1595_p2;
wire  signed [63:0] sext_ln135_1_fu_1600_p1;
wire  signed [15:0] mul_ln136_fu_1614_p1;
wire   [31:0] mul_ln136_fu_1614_p2;
wire  signed [63:0] sext_ln136_1_fu_1619_p1;
wire   [7:0] add_ln137_fu_1629_p2;
wire   [7:0] add_ln138_fu_1639_p2;
wire  signed [15:0] mul_ln137_fu_1667_p1;
wire   [31:0] mul_ln137_fu_1667_p2;
wire  signed [63:0] sext_ln137_1_fu_1672_p1;
wire  signed [15:0] mul_ln138_fu_1686_p1;
wire   [31:0] mul_ln138_fu_1686_p2;
wire  signed [63:0] sext_ln138_1_fu_1691_p1;
wire  signed [15:0] mul_ln139_fu_1719_p1;
wire   [31:0] mul_ln139_fu_1719_p2;
wire  signed [63:0] sext_ln139_1_fu_1724_p1;
wire  signed [15:0] mul_ln140_fu_1738_p1;
wire   [31:0] mul_ln140_fu_1738_p2;
wire  signed [63:0] sext_ln140_1_fu_1743_p1;
wire   [2:0] empty_90_fu_1790_p1;
wire  signed [15:0] grp_fu_1840_p0;
wire  signed [16:0] sext_ln111_fu_1086_p1;
wire  signed [15:0] grp_fu_1851_p0;
wire  signed [15:0] grp_fu_1862_p0;
wire  signed [15:0] grp_fu_1871_p0;
wire  signed [15:0] grp_fu_1871_p1;
wire  signed [15:0] grp_fu_1879_p0;
wire  signed [15:0] grp_fu_1887_p0;
wire  signed [15:0] grp_fu_1896_p0;
wire  signed [15:0] grp_fu_1896_p1;
wire  signed [15:0] grp_fu_1903_p0;
wire  signed [15:0] grp_fu_1903_p1;
wire  signed [15:0] grp_fu_1912_p0;
wire  signed [15:0] grp_fu_1912_p1;
wire  signed [15:0] grp_fu_1921_p0;
wire  signed [15:0] grp_fu_1921_p1;
wire  signed [15:0] grp_fu_1930_p0;
wire  signed [15:0] grp_fu_1930_p1;
wire  signed [15:0] grp_fu_1930_p2;
wire  signed [15:0] grp_fu_1938_p0;
wire  signed [15:0] grp_fu_1938_p1;
wire  signed [15:0] grp_fu_1945_p1;
wire  signed [16:0] sext_ln86_fu_1094_p1;
wire  signed [15:0] grp_fu_1945_p2;
wire  signed [15:0] grp_fu_1955_p1;
wire  signed [15:0] grp_fu_1955_p2;
wire  signed [15:0] grp_fu_1965_p0;
wire  signed [15:0] grp_fu_1965_p1;
reg   [28:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 29'd1;
#0 grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg = 1'b0;
#0 smax_fu_156 = 16'd0;
#0 k_fu_160 = 8'd0;
#0 k_3_fu_164 = 5'd0;
#0 idx_fu_168 = 8'd0;
#0 i_fu_172 = 8'd0;
#0 empty_81_fu_176 = 64'd0;
#0 empty_82_fu_180 = 64'd0;
#0 empty_83_fu_184 = 64'd0;
#0 empty_84_fu_188 = 64'd0;
#0 empty_85_fu_192 = 64'd0;
#0 empty_86_fu_196 = 64'd0;
#0 empty_87_fu_200 = 64'd0;
#0 empty_88_fu_204 = 64'd0;
#0 empty_89_fu_208 = 64'd0;
#0 k_4_fu_212 = 5'd0;
#0 idx77_fu_216 = 8'd0;
end

Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_65_1 grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start),
    .ap_done(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_done),
    .ap_idle(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_idle),
    .ap_ready(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_ready),
    .indata_address0(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0),
    .indata_ce0(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_ce0),
    .indata_we0(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_we0),
    .indata_d0(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_d0),
    .indata_address1(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address1),
    .indata_ce1(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_ce1),
    .indata_q1(indata_q1),
    .zext_ln65(b_assign_reg_2055)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U5(
    .din0(mul_ln111_fu_1123_p0),
    .din1(mul_ln111_fu_1123_p1),
    .dout(mul_ln111_fu_1123_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U6(
    .din0(mul_ln115_fu_1133_p0),
    .din1(mul_ln115_fu_1133_p1),
    .dout(mul_ln115_fu_1133_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U7(
    .din0(mul_ln116_fu_1142_p0),
    .din1(mul_ln116_fu_1142_p1),
    .dout(mul_ln116_fu_1142_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U8(
    .din0(mul_ln120_fu_1151_p0),
    .din1(mul_ln120_fu_1151_p1),
    .dout(mul_ln120_fu_1151_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U9(
    .din0(mul_ln121_fu_1160_p0),
    .din1(mul_ln121_fu_1160_p1),
    .dout(mul_ln121_fu_1160_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U10(
    .din0(mul_ln84_fu_1172_p0),
    .din1(mul_ln84_fu_1172_p1),
    .dout(mul_ln84_fu_1172_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U11(
    .din0(mul_ln86_fu_1182_p0),
    .din1(mul_ln86_fu_1182_p1),
    .dout(mul_ln86_fu_1182_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U12(
    .din0(mul_ln91_fu_1190_p0),
    .din1(mul_ln91_fu_1190_p1),
    .dout(mul_ln91_fu_1190_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U13(
    .din0(mul_ln93_fu_1195_p0),
    .din1(mul_ln93_fu_1195_p1),
    .dout(mul_ln93_fu_1195_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U14(
    .din0(mul_ln102_fu_1203_p0),
    .din1(mul_ln102_fu_1203_p1),
    .dout(mul_ln102_fu_1203_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U15(
    .din0(mul_ln107_fu_1208_p0),
    .din1(mul_ln107_fu_1208_p1),
    .dout(mul_ln107_fu_1208_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U16(
    .din0(mul_ln109_fu_1212_p0),
    .din1(mul_ln109_fu_1212_p1),
    .dout(mul_ln109_fu_1212_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U17(
    .din0(mul_ln117_fu_1224_p0),
    .din1(mul_ln117_fu_1224_p1),
    .dout(mul_ln117_fu_1224_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U18(
    .din0(mul_ln126_fu_1260_p0),
    .din1(mul_ln126_fu_1260_p1),
    .dout(mul_ln126_fu_1260_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U19(
    .din0(mul_ln132_fu_1500_p0),
    .din1(mul_ln132_fu_1500_p1),
    .dout(mul_ln132_fu_1500_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U20(
    .din0(indata_q1),
    .din1(mul_ln133_fu_1520_p1),
    .dout(mul_ln133_fu_1520_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U21(
    .din0(indata_q0),
    .din1(mul_ln134_fu_1540_p1),
    .dout(mul_ln134_fu_1540_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U22(
    .din0(indata_q1),
    .din1(mul_ln135_fu_1595_p1),
    .dout(mul_ln135_fu_1595_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U23(
    .din0(indata_q0),
    .din1(mul_ln136_fu_1614_p1),
    .dout(mul_ln136_fu_1614_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U24(
    .din0(indata_q1),
    .din1(mul_ln137_fu_1667_p1),
    .dout(mul_ln137_fu_1667_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U25(
    .din0(indata_q0),
    .din1(mul_ln138_fu_1686_p1),
    .dout(mul_ln138_fu_1686_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U26(
    .din0(indata_q1),
    .din1(mul_ln139_fu_1719_p1),
    .dout(mul_ln139_fu_1719_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U27(
    .din0(indata_q0),
    .din1(mul_ln140_fu_1738_p1),
    .dout(mul_ln140_fu_1738_p2)
);

Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
ama_addmuladd_16s_16s_16s_32s_33_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1840_p0),
    .din1(sl_4_reg_2172),
    .din2(sl_5_reg_2179),
    .din3(mul_ln120_fu_1151_p2),
    .ce(1'b1),
    .dout(grp_fu_1840_p4)
);

Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
ama_addmuladd_16s_16s_16s_32s_33_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1851_p0),
    .din1(reg_583),
    .din2(sl_4_reg_2172),
    .din3(mul_ln121_fu_1160_p2),
    .ce(1'b1),
    .dout(grp_fu_1851_p4)
);

Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 33 ))
am_addmul_16s_16s_16s_33_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1862_p0),
    .din1(reg_578),
    .din2(reg_588),
    .ce(1'b1),
    .dout(grp_fu_1862_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1871_p0),
    .din1(grp_fu_1871_p1),
    .din2(mul_ln111_fu_1123_p2),
    .ce(1'b1),
    .dout(grp_fu_1871_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1879_p0),
    .din1(reg_588),
    .din2(mul_ln115_fu_1133_p2),
    .ce(1'b1),
    .dout(grp_fu_1879_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1887_p0),
    .din1(reg_583),
    .din2(mul_ln116_fu_1142_p2),
    .ce(1'b1),
    .dout(grp_fu_1887_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1896_p0),
    .din1(grp_fu_1896_p1),
    .din2(mul_ln86_fu_1182_p2),
    .ce(1'b1),
    .dout(grp_fu_1896_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1903_p0),
    .din1(grp_fu_1903_p1),
    .din2(mul_ln93_fu_1195_p2),
    .ce(1'b1),
    .dout(grp_fu_1903_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1912_p0),
    .din1(grp_fu_1912_p1),
    .din2(grp_fu_1871_p3),
    .ce(1'b1),
    .dout(grp_fu_1912_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1921_p0),
    .din1(grp_fu_1921_p1),
    .din2(grp_fu_1879_p3),
    .ce(1'b1),
    .dout(grp_fu_1921_p3)
);

Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 33 ),
    .dout_WIDTH( 34 ))
ama_addmuladd_16s_16s_16s_33s_34_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1930_p0),
    .din1(grp_fu_1930_p1),
    .din2(grp_fu_1930_p2),
    .din3(grp_fu_1840_p4),
    .ce(1'b1),
    .dout(grp_fu_1930_p4)
);

Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 33 ))
am_addmul_16s_16s_16s_33_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1938_p0),
    .din1(grp_fu_1938_p1),
    .din2(indata_q1),
    .ce(1'b1),
    .dout(grp_fu_1938_p3)
);

Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 33 ),
    .dout_WIDTH( 34 ))
ama_addmuladd_16s_16s_16s_33s_34_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sl_5_reg_2179),
    .din1(grp_fu_1945_p1),
    .din2(grp_fu_1945_p2),
    .din3(grp_fu_1851_p4),
    .ce(1'b1),
    .dout(grp_fu_1945_p4)
);

Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 33 ),
    .dout_WIDTH( 34 ))
ama_addmuladd_16s_16s_16s_33s_34_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_588),
    .din1(grp_fu_1955_p1),
    .din2(grp_fu_1955_p2),
    .din3(grp_fu_1862_p3),
    .ce(1'b1),
    .dout(grp_fu_1955_p4)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1965_p0),
    .din1(grp_fu_1965_p1),
    .din2(mul_ln117_fu_1224_p2),
    .ce(1'b1),
    .dout(grp_fu_1965_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln62_1_fu_994_p2 == 1'd1))) begin
            grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg <= 1'b1;
        end else if ((grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_ready == 1'b1)) begin
            grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_81_fu_176 <= add_ln119_fu_1306_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_81_fu_176 <= add_ln132_fu_1510_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_82_fu_180 <= add_ln120_fu_1320_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_82_fu_180 <= add_ln133_fu_1530_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_83_fu_184 <= add_ln121_fu_1334_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_83_fu_184 <= add_ln134_1_fu_1550_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_84_fu_188 <= add_ln122_fu_1348_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        empty_84_fu_188 <= add_ln135_1_fu_1604_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_85_fu_192 <= add_ln123_fu_1362_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        empty_85_fu_192 <= add_ln136_1_fu_1623_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        empty_86_fu_196 <= add_ln124_fu_1254_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        empty_86_fu_196 <= add_ln137_1_fu_1676_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_87_fu_200 <= add_ln125_fu_1371_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        empty_87_fu_200 <= add_ln138_1_fu_1695_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_88_fu_204 <= add_ln126_fu_1380_p2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        empty_88_fu_204 <= add_ln139_1_fu_1728_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_89_fu_208 <= L_ACF_q1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        empty_89_fu_208 <= add_ln140_fu_1747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_32_fu_1023_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_fu_172 <= 8'd8;
    end else if (((icmp_ln129_fu_1432_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        i_fu_172 <= i_10_fu_1455_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((icmp_ln62_reg_2047 == 1'd1)) begin
        if (((tmp_33_fu_1766_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
            idx77_fu_216 <= 8'd0;
        end else if (((icmp_ln152_fu_1812_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
            idx77_fu_216 <= add_ln152_fu_1818_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_32_fu_1023_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        idx_fu_168 <= 8'd0;
    end else if (((icmp_ln129_fu_1432_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        idx_fu_168 <= add_ln139_fu_1438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
        k_3_fu_164 <= 5'd8;
    end else if (((tmp_32_fu_1023_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        k_3_fu_164 <= add_ln79_fu_1036_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln129_fu_1432_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        k_4_fu_212 <= 5'd8;
    end else if (((tmp_33_fu_1766_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        k_4_fu_212 <= add_ln144_fu_1779_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        k_fu_160 <= 8'd0;
    end else if (((icmp_ln49_fu_611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        k_fu_160 <= add_ln49_fu_617_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        reg_578 <= indata_q1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_578 <= indata_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        reg_583 <= indata_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        reg_583 <= indata_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        reg_588 <= indata_q1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        reg_588 <= indata_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        reg_593 <= L_ACF_q1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        reg_593 <= L_ACF_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        smax_fu_156 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        smax_fu_156 <= smax_1_fu_868_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        L_ACF_addr_11_reg_2539 <= zext_ln144_fu_1774_p1;
        zext_ln152_reg_2552[2 : 0] <= zext_ln152_fu_1793_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        L_ACF_load_1_reg_2288 <= L_ACF_q1;
        L_ACF_load_2_reg_2293 <= L_ACF_q0;
        sext_ln104_2_reg_2317 <= sext_ln104_2_fu_1112_p1;
        sext_ln86_2_reg_2279 <= sext_ln86_2_fu_1102_p1;
        sext_ln98_2_reg_2304 <= sext_ln98_2_fu_1106_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        L_ACF_load_3_reg_2327 <= L_ACF_q0;
        L_ACF_load_4_reg_2332 <= L_ACF_q1;
        sext_ln111_1_reg_2343 <= sext_ln111_1_fu_1119_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln119_1_reg_2414 <= add_ln119_1_fu_1233_p2;
        mul_ln102_reg_2394 <= mul_ln102_fu_1203_p2;
        mul_ln107_reg_2399 <= mul_ln107_fu_1208_p2;
        mul_ln126_reg_2439 <= mul_ln126_fu_1260_p2;
        mul_ln91_reg_2384 <= mul_ln91_fu_1190_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln139_reg_2469 <= add_ln139_fu_1438_p2;
        idx_load_reg_2455 <= idx_fu_168;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        and_ln107_8_reg_2026 <= and_ln107_8_fu_814_p2;
        and_ln107_reg_2020 <= and_ln107_fu_784_p2;
        icmp_ln107_reg_2000 <= icmp_ln107_fu_647_p2;
        icmp_ln57_reg_1995 <= icmp_ln57_fu_633_p2;
        or_ln107_reg_2031 <= or_ln107_fu_820_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        b_assign_reg_2055 <= b_assign_fu_1008_p2;
        icmp_ln62_1_reg_2051 <= icmp_ln62_1_fu_994_p2;
        icmp_ln62_reg_2047 <= icmp_ln62_fu_972_p2;
        scalauto_2_reg_2042 <= scalauto_2_fu_965_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        indata_addr_18_reg_2560 <= zext_ln152_1_fu_1824_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sext_ln119_1_reg_2262 <= sext_ln119_1_fu_1090_p1;
        sext_ln84_reg_2196 <= sext_ln84_fu_1057_p1;
        sext_ln89_1_reg_2217 <= sext_ln89_1_fu_1065_p1;
        sext_ln89_reg_2211 <= sext_ln89_fu_1061_p1;
        sext_ln93_1_reg_2239 <= sext_ln93_1_fu_1073_p1;
        sext_ln93_reg_2232 <= sext_ln93_fu_1069_p1;
        sext_ln98_1_reg_2252 <= sext_ln98_1_fu_1080_p1;
        sext_ln98_reg_2246 <= sext_ln98_fu_1077_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        sext_ln132_reg_2496 <= sext_ln132_fu_1496_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sl_4_reg_2172 <= indata_q0;
        sl_5_reg_2179 <= indata_q1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        L_ACF_address0 = L_ACF_addr_11_reg_2539;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        L_ACF_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        L_ACF_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        L_ACF_address0 = L_ACF_addr_4_reg_2227;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        L_ACF_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        L_ACF_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        L_ACF_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        L_ACF_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10))) begin
        L_ACF_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        L_ACF_address0 = zext_ln79_fu_1031_p1;
    end else begin
        L_ACF_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        L_ACF_address1 = zext_ln144_fu_1774_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        L_ACF_address1 = L_ACF_addr_10_reg_2450;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        L_ACF_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        L_ACF_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        L_ACF_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        L_ACF_address1 = L_ACF_addr_3_reg_2206;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        L_ACF_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        L_ACF_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        L_ACF_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        L_ACF_address1 = 64'd1;
    end else begin
        L_ACF_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11))) begin
        L_ACF_ce0 = 1'b1;
    end else begin
        L_ACF_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11))) begin
        L_ACF_ce1 = 1'b1;
    end else begin
        L_ACF_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        L_ACF_d0 = shl_ln146_fu_1802_p2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        L_ACF_d0 = empty_87_fu_200;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        L_ACF_d0 = empty_85_fu_192;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        L_ACF_d0 = empty_83_fu_184;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        L_ACF_d0 = empty_81_fu_176;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        L_ACF_d0 = 64'd0;
    end else begin
        L_ACF_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        L_ACF_d1 = empty_89_fu_208;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        L_ACF_d1 = empty_88_fu_204;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        L_ACF_d1 = empty_86_fu_196;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        L_ACF_d1 = empty_84_fu_188;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        L_ACF_d1 = empty_82_fu_180;
    end else begin
        L_ACF_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | ((icmp_ln129_fu_1432_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((tmp_32_fu_1023_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state8)))) begin
        L_ACF_we0 = 1'b1;
    end else begin
        L_ACF_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | ((icmp_ln129_fu_1432_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        L_ACF_we1 = 1'b1;
    end else begin
        L_ACF_we1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state28) & ((icmp_ln152_fu_1812_p2 == 1'd1) | (icmp_ln62_reg_2047 == 1'd0))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) & ((icmp_ln152_fu_1812_p2 == 1'd1) | (icmp_ln62_reg_2047 == 1'd0)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bitoff_ce0 = 1'b1;
    end else begin
        bitoff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bitoff_ce1 = 1'b1;
    end else begin
        bitoff_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bitoff_ce2 = 1'b1;
    end else begin
        bitoff_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        indata_address0 = zext_ln152_1_fu_1824_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        indata_address0 = zext_ln129_fu_1659_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        indata_address0 = zext_ln138_fu_1644_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        indata_address0 = zext_ln136_fu_1571_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        indata_address0 = zext_ln134_fu_1491_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        indata_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        indata_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        indata_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        indata_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indata_address0 = zext_ln49_fu_623_p1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln62_1_reg_2051 == 1'd1))) begin
        indata_address0 = grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0;
    end else begin
        indata_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        indata_address1 = indata_addr_18_reg_2560;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        indata_address1 = zext_ln139_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        indata_address1 = zext_ln137_fu_1634_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        indata_address1 = zext_ln135_fu_1561_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        indata_address1 = zext_ln39_fu_1481_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        indata_address1 = zext_ln131_fu_1450_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        indata_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        indata_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        indata_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        indata_address1 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln62_1_reg_2051 == 1'd1))) begin
        indata_address1 = grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address1;
    end else begin
        indata_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state9))) begin
        indata_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln62_1_reg_2051 == 1'd1))) begin
        indata_ce0 = grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_ce0;
    end else begin
        indata_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9))) begin
        indata_ce1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln62_1_reg_2051 == 1'd1))) begin
        indata_ce1 = grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_ce1;
    end else begin
        indata_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln62_1_reg_2051 == 1'd1))) begin
        indata_we0 = grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_we0;
    end else begin
        indata_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        indata_we1 = 1'b1;
    end else begin
        indata_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln49_fu_611_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((tmp_32_fu_1023_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln129_fu_1432_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((tmp_33_fu_1766_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & ((icmp_ln152_fu_1812_p2 == 1'd1) | (icmp_ln62_reg_2047 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign L_ACF_addr_10_reg_2450 = 64'd8;

assign L_ACF_addr_3_reg_2206 = 64'd1;

assign L_ACF_addr_4_reg_2227 = 64'd2;

assign a_assign_s_fu_639_p3 = {{smax_fu_156}, {16'd0}};

assign add_ln112_4_fu_891_p2 = (zext_ln112_fu_881_p1 + 5'd15);

assign add_ln112_5_fu_897_p2 = (bitoff_q1 + 4'd7);

assign add_ln112_6_fu_907_p2 = ($signed(bitoff_q0) + $signed(4'd15));

assign add_ln112_fu_885_p2 = ($signed(zext_ln112_fu_881_p1) + $signed(5'd23));

assign add_ln119_1_fu_1233_p2 = ($signed(reg_593) + $signed(sext_ln84_2_fu_1178_p1));

assign add_ln119_3_fu_1285_p2 = ($signed(sext_ln119_3_fu_1282_p1) + $signed(add_ln119_1_reg_2414));

assign add_ln119_7_fu_1296_p2 = ($signed(sext_ln119_5_fu_1293_p1) + $signed(sext_ln119_4_fu_1290_p1));

assign add_ln119_fu_1306_p2 = ($signed(sext_ln119_6_fu_1302_p1) + $signed(add_ln119_3_fu_1285_p2));

assign add_ln120_1_fu_1312_p2 = ($signed(L_ACF_load_1_reg_2288) + $signed(tmp22_cast_fu_1279_p1));

assign add_ln120_fu_1320_p2 = ($signed(sext_ln120_2_fu_1317_p1) + $signed(add_ln120_1_fu_1312_p2));

assign add_ln121_1_fu_1326_p2 = ($signed(L_ACF_load_2_reg_2293) + $signed(sext_ln91_1_fu_1270_p1));

assign add_ln121_fu_1334_p2 = ($signed(sext_ln121_3_fu_1331_p1) + $signed(add_ln121_1_fu_1326_p2));

assign add_ln122_1_fu_1340_p2 = ($signed(L_ACF_load_3_reg_2327) + $signed(sext_ln108_fu_1276_p1));

assign add_ln122_fu_1348_p2 = ($signed(sext_ln122_1_fu_1345_p1) + $signed(add_ln122_1_fu_1340_p2));

assign add_ln123_1_fu_1354_p2 = ($signed(L_ACF_load_4_reg_2332) + $signed(sext_ln102_1_fu_1273_p1));

assign add_ln123_fu_1362_p2 = ($signed(sext_ln123_1_fu_1359_p1) + $signed(add_ln123_1_fu_1354_p2));

assign add_ln124_1_fu_1245_p2 = ($signed(L_ACF_q0) + $signed(sext_ln109_1_fu_1217_p1));

assign add_ln124_fu_1254_p2 = ($signed(sext_ln124_1_fu_1251_p1) + $signed(add_ln124_1_fu_1245_p2));

assign add_ln125_fu_1371_p2 = ($signed(sext_ln125_1_fu_1368_p1) + $signed(reg_593));

assign add_ln126_fu_1380_p2 = ($signed(L_ACF_q0) + $signed(sext_ln126_fu_1377_p1));

assign add_ln131_fu_1444_p2 = (idx_fu_168 + 8'd8);

assign add_ln132_fu_1510_p2 = ($signed(sext_ln132_1_fu_1506_p1) + $signed(empty_81_fu_176));

assign add_ln133_fu_1530_p2 = ($signed(sext_ln133_1_fu_1526_p1) + $signed(empty_82_fu_180));

assign add_ln134_1_fu_1550_p2 = ($signed(sext_ln134_1_fu_1546_p1) + $signed(empty_83_fu_184));

assign add_ln134_fu_1486_p2 = (idx_load_reg_2455 + 8'd6);

assign add_ln135_1_fu_1604_p2 = ($signed(sext_ln135_1_fu_1600_p1) + $signed(empty_84_fu_188));

assign add_ln135_fu_1556_p2 = (idx_load_reg_2455 + 8'd5);

assign add_ln136_1_fu_1623_p2 = ($signed(sext_ln136_1_fu_1619_p1) + $signed(empty_85_fu_192));

assign add_ln136_fu_1566_p2 = (idx_load_reg_2455 + 8'd4);

assign add_ln137_1_fu_1676_p2 = ($signed(sext_ln137_1_fu_1672_p1) + $signed(empty_86_fu_196));

assign add_ln137_fu_1629_p2 = (idx_load_reg_2455 + 8'd3);

assign add_ln138_1_fu_1695_p2 = ($signed(sext_ln138_1_fu_1691_p1) + $signed(empty_87_fu_200));

assign add_ln138_fu_1639_p2 = (idx_load_reg_2455 + 8'd2);

assign add_ln139_1_fu_1728_p2 = ($signed(sext_ln139_1_fu_1724_p1) + $signed(empty_88_fu_204));

assign add_ln139_fu_1438_p2 = (idx_fu_168 + 8'd1);

assign add_ln140_fu_1747_p2 = ($signed(sext_ln140_1_fu_1743_p1) + $signed(empty_89_fu_208));

assign add_ln144_fu_1779_p2 = ($signed(k_4_fu_212) + $signed(5'd31));

assign add_ln152_fu_1818_p2 = (idx77_fu_216 + 8'd1);

assign add_ln43_fu_1476_p2 = (idx_load_reg_2455 + 8'd7);

assign add_ln49_fu_617_p2 = (k_fu_160 + 8'd1);

assign add_ln62_fu_978_p2 = ($signed(scalauto_2_fu_965_p3) + $signed(6'd63));

assign add_ln79_fu_1036_p2 = ($signed(k_3_fu_164) + $signed(5'd31));

assign and_ln107_5_fu_790_p2 = (xor_ln107_fu_762_p2 & tmp_26_fu_653_p3);

assign and_ln107_6_fu_796_p2 = (icmp_ln112_fu_711_p2 & and_ln107_5_fu_790_p2);

assign and_ln107_7_fu_808_p2 = (xor_ln112_fu_802_p2 & xor_ln107_fu_762_p2);

assign and_ln107_8_fu_814_p2 = (icmp_ln113_fu_727_p2 & and_ln107_7_fu_808_p2);

assign and_ln107_fu_784_p2 = (xor_ln107_fu_762_p2 & icmp_ln115_fu_778_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state5_on_subcall_done = ((grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_done == 1'b0) & (icmp_ln62_1_reg_2051 == 1'd1));
end

assign b_assign_fu_1008_p2 = 15'd16384 >> sub24_cast_fu_1004_p1;

assign bitoff_address0 = zext_ln113_2_fu_757_p1;

assign bitoff_address1 = zext_ln114_fu_752_p1;

assign bitoff_address2 = select_ln115_fu_733_p3;

assign empty_90_fu_1790_p1 = scalauto_2_reg_2042[2:0];

assign empty_fu_1000_p1 = add_ln62_fu_978_p2[1:0];

assign grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start = grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg;

assign grp_fu_1840_p0 = sext_ln111_fu_1086_p1;

assign grp_fu_1851_p0 = sext_ln111_fu_1086_p1;

assign grp_fu_1862_p0 = sext_ln111_fu_1086_p1;

assign grp_fu_1871_p0 = sext_ln119_1_fu_1090_p1;

assign grp_fu_1871_p1 = sext_ln119_1_fu_1090_p1;

assign grp_fu_1879_p0 = sext_ln119_1_fu_1090_p1;

assign grp_fu_1887_p0 = sext_ln119_1_fu_1090_p1;

assign grp_fu_1896_p0 = sext_ln89_1_reg_2217;

assign grp_fu_1896_p1 = sext_ln89_1_reg_2217;

assign grp_fu_1903_p0 = sext_ln98_2_fu_1106_p1;

assign grp_fu_1903_p1 = sext_ln98_2_fu_1106_p1;

assign grp_fu_1912_p0 = sext_ln104_2_fu_1112_p1;

assign grp_fu_1912_p1 = sext_ln104_2_fu_1112_p1;

assign grp_fu_1921_p0 = sext_ln104_2_fu_1112_p1;

assign grp_fu_1921_p1 = sext_ln86_2_fu_1102_p1;

assign grp_fu_1930_p0 = sext_ln98_1_reg_2252;

assign grp_fu_1930_p1 = sext_ln89_reg_2211;

assign grp_fu_1930_p2 = sext_ln93_reg_2232;

assign grp_fu_1938_p0 = sext_ln89_reg_2211;

assign grp_fu_1938_p1 = sext_ln84_reg_2196;

assign grp_fu_1945_p1 = sext_ln86_fu_1094_p1;

assign grp_fu_1945_p2 = sext_ln93_reg_2232;

assign grp_fu_1955_p1 = sext_ln86_fu_1094_p1;

assign grp_fu_1955_p2 = sext_ln98_reg_2246;

assign grp_fu_1965_p0 = sext_ln119_1_reg_2262;

assign grp_fu_1965_p1 = sext_ln86_2_fu_1102_p1;

assign i_10_fu_1455_p2 = (i_fu_172 + 8'd1);

assign icmp_ln107_fu_647_p2 = (($signed(a_assign_s_fu_639_p3) < $signed(32'd3221225473)) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_711_p2 = ((tmp_27_fu_701_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln113_fu_727_p2 = ((tmp_28_fu_717_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_778_p2 = ((tmp_29_fu_768_p4 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_1432_p2 = ((i_fu_172 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln152_fu_1812_p2 = ((idx77_fu_216 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_611_p2 = ((k_fu_160 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_862_p2 = (($signed(temp_fu_854_p3) > $signed(smax_fu_156)) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_633_p2 = ((smax_fu_156 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_1_fu_994_p2 = ((tmp_30_fu_984_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_972_p2 = (($signed(scalauto_2_fu_965_p3) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_834_p2 = ((indata_q0 == 16'd32768) ? 1'b1 : 1'b0);

assign indata_d0 = grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_d0;

assign indata_d1 = indata_q0 << zext_ln152_reg_2552;

assign mul_ln102_fu_1203_p0 = sext_ln98_2_reg_2304;

assign mul_ln102_fu_1203_p1 = sext_ln84_1_fu_1168_p1;

assign mul_ln107_fu_1208_p0 = sext_ln104_2_reg_2317;

assign mul_ln107_fu_1208_p1 = sext_ln89_1_reg_2217;

assign mul_ln109_fu_1212_p0 = sext_ln104_2_reg_2317;

assign mul_ln109_fu_1212_p1 = sext_ln84_1_fu_1168_p1;

assign mul_ln111_fu_1123_p0 = sext_ln111_1_fu_1119_p1;

assign mul_ln111_fu_1123_p1 = sext_ln111_1_fu_1119_p1;

assign mul_ln115_fu_1133_p0 = sext_ln111_1_fu_1119_p1;

assign mul_ln115_fu_1133_p1 = sext_ln89_1_reg_2217;

assign mul_ln116_fu_1142_p0 = sext_ln111_1_fu_1119_p1;

assign mul_ln116_fu_1142_p1 = sext_ln86_2_reg_2279;

assign mul_ln117_fu_1224_p0 = sext_ln111_1_reg_2343;

assign mul_ln117_fu_1224_p1 = sext_ln84_1_fu_1168_p1;

assign mul_ln120_fu_1151_p0 = sext_ln119_1_reg_2262;

assign mul_ln120_fu_1151_p1 = sext_ln111_1_fu_1119_p1;

assign mul_ln121_fu_1160_p0 = sext_ln119_1_reg_2262;

assign mul_ln121_fu_1160_p1 = sext_ln104_2_reg_2317;

assign mul_ln126_fu_1260_p0 = sext_ln119_1_reg_2262;

assign mul_ln126_fu_1260_p1 = sext_ln84_1_fu_1168_p1;

assign mul_ln132_fu_1500_p0 = sext_ln132_fu_1496_p1;

assign mul_ln132_fu_1500_p1 = sext_ln132_fu_1496_p1;

assign mul_ln133_fu_1520_p1 = sext_ln132_fu_1496_p1;

assign mul_ln134_fu_1540_p1 = sext_ln132_fu_1496_p1;

assign mul_ln135_fu_1595_p1 = sext_ln132_reg_2496;

assign mul_ln136_fu_1614_p1 = sext_ln132_reg_2496;

assign mul_ln137_fu_1667_p1 = sext_ln132_reg_2496;

assign mul_ln138_fu_1686_p1 = sext_ln132_reg_2496;

assign mul_ln139_fu_1719_p1 = sext_ln132_reg_2496;

assign mul_ln140_fu_1738_p1 = sext_ln132_reg_2496;

assign mul_ln84_fu_1172_p0 = sext_ln84_1_fu_1168_p1;

assign mul_ln84_fu_1172_p1 = sext_ln84_1_fu_1168_p1;

assign mul_ln86_fu_1182_p0 = sext_ln86_2_reg_2279;

assign mul_ln86_fu_1182_p1 = sext_ln86_2_reg_2279;

assign mul_ln91_fu_1190_p0 = sext_ln89_1_reg_2217;

assign mul_ln91_fu_1190_p1 = sext_ln84_1_fu_1168_p1;

assign mul_ln93_fu_1195_p0 = sext_ln93_1_reg_2239;

assign mul_ln93_fu_1195_p1 = sext_ln93_1_reg_2239;

assign or_ln107_3_fu_931_p2 = (icmp_ln107_reg_2000 | and_ln107_reg_2020);

assign or_ln107_4_fu_946_p2 = (or_ln107_reg_2031 | or_ln107_3_fu_931_p2);

assign or_ln107_fu_820_p2 = (and_ln107_8_fu_814_p2 | and_ln107_6_fu_796_p2);

assign scalauto_2_fu_965_p3 = ((icmp_ln57_reg_1995[0:0] == 1'b1) ? 6'd0 : scalauto_fu_959_p2);

assign scalauto_fu_959_p2 = (6'd4 - select_ln107_6_fu_951_p3);

assign select_ln105_4_fu_669_p3 = ((tmp_26_fu_653_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln105_fu_661_p3 = ((tmp_26_fu_653_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln107_4_fu_924_p3 = ((and_ln107_reg_2020[0:0] == 1'b1) ? add_ln112_fu_885_p2 : 5'd0);

assign select_ln107_5_fu_935_p3 = ((or_ln107_reg_2031[0:0] == 1'b1) ? select_ln107_fu_917_p3 : select_ln107_4_fu_924_p3);

assign select_ln107_6_fu_951_p3 = ((or_ln107_4_fu_946_p2[0:0] == 1'b1) ? zext_ln107_fu_942_p1 : sext_ln107_fu_913_p1);

assign select_ln107_fu_917_p3 = ((and_ln107_8_reg_2026[0:0] == 1'b1) ? zext_ln113_fu_903_p1 : add_ln112_4_fu_891_p2);

assign select_ln115_fu_733_p3 = ((tmp_26_fu_653_p3[0:0] == 1'b1) ? 64'd255 : 64'd0);

assign select_ln67_fu_846_p3 = ((icmp_ln67_fu_834_p2[0:0] == 1'b1) ? 16'd32767 : sub_ln67_fu_840_p2);

assign sext_ln102_1_fu_1273_p1 = $signed(mul_ln102_reg_2394);

assign sext_ln104_2_fu_1112_p1 = sl_5_reg_2179;

assign sext_ln107_fu_913_p1 = $signed(add_ln112_6_fu_907_p2);

assign sext_ln108_fu_1276_p1 = $signed(mul_ln107_reg_2399);

assign sext_ln109_1_fu_1217_p1 = $signed(mul_ln109_fu_1212_p2);

assign sext_ln111_1_fu_1119_p1 = reg_583;

assign sext_ln111_fu_1086_p0 = indata_q0;

assign sext_ln111_fu_1086_p1 = sext_ln111_fu_1086_p0;

assign sext_ln119_1_fu_1090_p0 = indata_q1;

assign sext_ln119_1_fu_1090_p1 = sext_ln119_1_fu_1090_p0;

assign sext_ln119_3_fu_1282_p1 = grp_fu_1896_p3;

assign sext_ln119_4_fu_1290_p1 = grp_fu_1903_p3;

assign sext_ln119_5_fu_1293_p1 = grp_fu_1912_p3;

assign sext_ln119_6_fu_1302_p1 = $signed(add_ln119_7_fu_1296_p2);

assign sext_ln120_2_fu_1317_p1 = grp_fu_1930_p4;

assign sext_ln121_3_fu_1331_p1 = grp_fu_1945_p4;

assign sext_ln122_1_fu_1345_p1 = grp_fu_1955_p4;

assign sext_ln123_1_fu_1359_p1 = grp_fu_1921_p3;

assign sext_ln124_1_fu_1251_p1 = grp_fu_1887_p3;

assign sext_ln125_1_fu_1368_p1 = grp_fu_1965_p3;

assign sext_ln126_fu_1377_p1 = $signed(mul_ln126_reg_2439);

assign sext_ln132_1_fu_1506_p1 = $signed(mul_ln132_fu_1500_p2);

assign sext_ln132_fu_1496_p0 = reg_578;

assign sext_ln132_fu_1496_p1 = $signed(sext_ln132_fu_1496_p0);

assign sext_ln133_1_fu_1526_p1 = $signed(mul_ln133_fu_1520_p2);

assign sext_ln134_1_fu_1546_p1 = $signed(mul_ln134_fu_1540_p2);

assign sext_ln135_1_fu_1600_p1 = $signed(mul_ln135_fu_1595_p2);

assign sext_ln136_1_fu_1619_p1 = $signed(mul_ln136_fu_1614_p2);

assign sext_ln137_1_fu_1672_p1 = $signed(mul_ln137_fu_1667_p2);

assign sext_ln138_1_fu_1691_p1 = $signed(mul_ln138_fu_1686_p2);

assign sext_ln139_1_fu_1724_p1 = $signed(mul_ln139_fu_1719_p2);

assign sext_ln140_1_fu_1743_p1 = $signed(mul_ln140_fu_1738_p2);

assign sext_ln84_1_fu_1168_p1 = reg_578;

assign sext_ln84_2_fu_1178_p1 = $signed(mul_ln84_fu_1172_p2);

assign sext_ln84_fu_1057_p1 = reg_578;

assign sext_ln86_2_fu_1102_p0 = indata_q1;

assign sext_ln86_2_fu_1102_p1 = sext_ln86_2_fu_1102_p0;

assign sext_ln86_fu_1094_p0 = indata_q1;

assign sext_ln86_fu_1094_p1 = sext_ln86_fu_1094_p0;

assign sext_ln89_1_fu_1065_p1 = reg_583;

assign sext_ln89_fu_1061_p1 = reg_583;

assign sext_ln91_1_fu_1270_p1 = $signed(mul_ln91_reg_2384);

assign sext_ln93_1_fu_1073_p1 = reg_588;

assign sext_ln93_fu_1069_p1 = reg_588;

assign sext_ln98_1_fu_1080_p1 = sl_4_reg_2172;

assign sext_ln98_2_fu_1106_p1 = sl_4_reg_2172;

assign sext_ln98_fu_1077_p1 = sl_4_reg_2172;

assign shl_ln146_fu_1802_p2 = L_ACF_q1 << 64'd1;

assign smax_1_fu_868_p3 = ((icmp_ln52_fu_862_p2[0:0] == 1'b1) ? temp_fu_854_p3 : smax_fu_156);

assign sub24_cast_fu_1004_p1 = empty_fu_1000_p1;

assign sub_ln67_fu_840_p2 = (16'd0 - indata_q0);

assign temp_fu_854_p3 = ((tmp_31_fu_826_p3[0:0] == 1'b1) ? select_ln67_fu_846_p3 : indata_q0);

assign tmp22_cast_fu_1279_p1 = grp_fu_1938_p3;

assign tmp_26_fu_653_p3 = smax_fu_156[32'd15];

assign tmp_27_fu_701_p4 = {{xor_ln105_fu_689_p2[31:16]}};

assign tmp_28_fu_717_p4 = {{xor_ln105_fu_689_p2[31:24]}};

assign tmp_29_fu_768_p4 = {{xor_ln105_fu_689_p2[31:8]}};

assign tmp_30_fu_984_p4 = {{add_ln62_fu_978_p2[5:2]}};

assign tmp_31_fu_826_p3 = indata_q0[32'd15];

assign tmp_32_fu_1023_p3 = k_3_fu_164[32'd4];

assign tmp_33_fu_1766_p3 = k_4_fu_212[32'd4];

assign trunc_ln105_4_fu_681_p3 = {{trunc_ln105_fu_677_p1}, {16'd0}};

assign trunc_ln105_fu_677_p1 = smax_fu_156[7:0];

assign trunc_ln_fu_742_p4 = {{xor_ln70_fu_695_p2[23:16]}};

assign xor_ln105_fu_689_p2 = (select_ln105_fu_661_p3 ^ a_assign_s_fu_639_p3);

assign xor_ln107_fu_762_p2 = (icmp_ln107_fu_647_p2 ^ 1'd1);

assign xor_ln112_fu_802_p2 = (icmp_ln112_fu_711_p2 ^ 1'd1);

assign xor_ln70_fu_695_p2 = (trunc_ln105_4_fu_681_p3 ^ select_ln105_4_fu_669_p3);

assign zext_ln107_fu_942_p1 = select_ln107_5_fu_935_p3;

assign zext_ln112_fu_881_p1 = bitoff_q2;

assign zext_ln113_2_fu_757_p1 = tmp_28_fu_717_p4;

assign zext_ln113_fu_903_p1 = add_ln112_5_fu_897_p2;

assign zext_ln114_fu_752_p1 = trunc_ln_fu_742_p4;

assign zext_ln129_fu_1659_p1 = idx_load_reg_2455;

assign zext_ln131_fu_1450_p1 = add_ln131_fu_1444_p2;

assign zext_ln134_fu_1491_p1 = add_ln134_fu_1486_p2;

assign zext_ln135_fu_1561_p1 = add_ln135_fu_1556_p2;

assign zext_ln136_fu_1571_p1 = add_ln136_fu_1566_p2;

assign zext_ln137_fu_1634_p1 = add_ln137_fu_1629_p2;

assign zext_ln138_fu_1644_p1 = add_ln138_fu_1639_p2;

assign zext_ln139_fu_1701_p1 = add_ln139_reg_2469;

assign zext_ln144_fu_1774_p1 = k_4_fu_212;

assign zext_ln152_1_fu_1824_p1 = idx77_fu_216;

assign zext_ln152_fu_1793_p1 = empty_90_fu_1790_p1;

assign zext_ln39_fu_1481_p1 = add_ln43_fu_1476_p2;

assign zext_ln49_fu_623_p1 = k_fu_160;

assign zext_ln79_fu_1031_p1 = k_3_fu_164;

always @ (posedge ap_clk) begin
    zext_ln152_reg_2552[15:3] <= 13'b0000000000000;
end

endmodule //Gsm_LPC_Analysis_Autocorrelation
