# Info: [9569]: Logging session transcript to file C:/MentorGraphics/HDS_2018.2/bin/precision.log
//  Precision RTL Synthesis 64-bit 2018.1.0.19 (Production Release) Fri Aug 10 05:55:53 PDT 2018
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2018, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 10 W@DESKTOP-86TQKQ1  10.0.19041 x64
//  
//  Start time Wed Apr 14 13:16:43 2021
# -------------------------------------------------
# Info: [9569]: Logging session transcript to file C:/MentorGraphics/HDS_2018.2/bin/precision.log
# COMMAND: source C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/hds/precision.tcl
# Info: HDL Designer Synthesis run started
# Info: [9577]: Input directory: C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc
# Info: [9572]: Moving session transcript to file C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/precision.log
# Info: [9578]: The Results Directory has been set to: C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc_impl_5/
# Info: [9568]: Appending project transcript to file C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc_impl_5/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc_impl_5/precision.log.suppressed
# Info: [9552]: Activated implementation lab9_regFile_struc_impl_5 in project C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc.psp.
# Info: [9531]: Created directory: C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc_impl_6.
# Info: [9557]: Created implementation lab9_regFile_struc_impl_6 in project C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc.psp.
# Info: [9578]: The Results Directory has been set to: C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc_impl_6/
# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc_impl_6/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc_impl_6/precision.log.suppressed
# Info: [9552]: Activated implementation lab9_regFile_struc_impl_6 in project C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc.psp.
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s50tq144".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab9_register_decoder_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab9_regReadWrite.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab9_regFile_struc.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc_impl_6.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.lab9_regFile(struc){generic map (RegWidth => 32 RegSel => 5)}: Pre-processing...
# Info: [44506]: Module CAD_lib.lab9_register_decoder(behav){generic map (InBits => 5)}: Pre-processing...
# Warning: [45540]: "C:/HDS/CAD/CAD_lib/hdl/lab9_register_decoder_behav.vhd", line 36: Index value might be out of prefix index constraints
# Info: [44506]: Module CAD_lib.lab9_regReadWrite(mixed){generic map (size => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44508]: Module CAD_lib.lab9_register_decoder(behav){generic map (InBits => 5)}: Compiling...
# Info: [44508]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.lab9_regReadWrite(mixed){generic map (size => 32)}: Compiling...
# Info: [44523]: Root Module CAD_lib.lab9_regFile(struc){generic map (RegWidth => 32 RegSel => 5)}: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 793.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc_impl_6.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc_impl_6.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_1.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_2.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_3.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_4.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_5.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_6.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_7.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_8.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_9.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_10.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_11.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_12.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_13.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_14.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_15.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_16.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_17.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_18.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_19.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_20.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_21.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_22.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_23.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_24.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_25.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_26.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_27.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_28.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_29.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_30.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed_unfold_31.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab9_regReadWrite_32_notri.mixed.
# Info: [4557]: 35 Instances are flattened in hierarchical block .cad_lib.lab9_regFile.struc.
# Info: [20013]: Precision will use 4 processor(s).
# Info: [15002]: Optimizing design view:.cad_lib.lab9_regFile.struc
# Info: [8010]: Gated clock transformations: Begin...
# Info: [8010]: Gated clock transformations: End...
# Info: [8053]: Added global buffer BUFGP for Port port:Clock
# Info: [4539]: Tristates converted to muxed logic.
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc_impl_6/lab9_regFile.edf.
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc_impl_6/lab9_regFile.ucf.
# Info: ***********************************************
# Info: Device Utilization for 3S50tq144
# Info: ***************************************************************
# Info: Resource                          Used    Avail   Utilization
# Info: ---------------------------------------------------------------
# Info: IOs                               113     97      116.49%
# Info: Global Buffers                    1       8        12.50%
# Info: LUTs                              1520    1536     98.96%
# Info: CLB Slices                        760     768      98.96%
# Info: Dffs or Latches                   1024    1827     56.05%
# Info: Block RAMs                        0       4         0.00%
# Info: Block Multipliers                 0       4         0.00%
# Info: Block Multiplier Dffs             0       144       0.00%
# Info: ---------------------------------------------------------------
# Warning: This design does not fit in the device specified!
# Info: Recommending to try an alternate device 3S200ft256
# Info: ***********************************************
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 9.9 s secs.
# Info: [11020]: Overall running time for synthesis: 9.1 s secs.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/hds/precision.tcl
# COMMAND: report_area C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc_impl_6/lab9_regFile_area.rep -cell_usage
report_area C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc_impl_6/lab9_regFile_area.rep -cell_usage
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab9_regFile_struc_impl_6.
# Info: [9530]: Closed project: C:/HDS/CAD/CAD_lib/ps/lab9_regFile_struc/lab9_regFile_struc.psp.
close_project -discard
exit -force
