#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#include <stdint.h>

#define __vo                                      volatile

/*
 * Base addresses of Flash and SRAM memories
 */
#define FLASH_BASEADDR                             0x08000000U
#define SRAM1_BASEADDR                             0x20000000U         // first 112KB
#define SRAM2_BASEADDR                             0x20001C00U         // 112 * 1024  = 114688 to Hex 1C00, 0x2000000 + 1C00 = 0x20001C00
#define ROM_BASEADDR                               0x1FFF0000U
#define SRAM                                       SRAM1_BASEADDR


/*
 * AHBx and APBx Bus Peripheral base addresses
 */
#define PERIPH_BASEADDR                            0x40000000U
#define APB1PERIPH_BASEADDR                        PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR                        0x40010000U
#define AHB1PERIPH_BASEADDR                        0x40020000U
#define AHB2PERIPH_BASEADDR                        0x50000000U


/*
 * Base addresses of peripherals, hanging on AHB1 bus
 */
#define GPIOA_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x0400)
#define GPIOC_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x0800)
#define GPIOD_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x1000)
#define GPIOF_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x1400)
#define GPIOG_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x1800)
#define GPIOH_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x1C00)
#define GPIOI_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x2000)


/*
 * Base addresses of peripherals, hanging on APB1 bus
 */
#define I2C1_BASEADDR                               (APB1PERIPH_BASEADDR + 0x5400)
#define I2C2_BASEADDR                               (APB1PERIPH_BASEADDR + 0x5800)
#define I2C3_BASEADDR                               (APB1PERIPH_BASEADDR + 0x5C00)

#define SPI2_BASEADDR                               (APB1PERIPH_BASEADDR + 0x3800)
#define SPI3_BASEADDR                               (APB1PERIPH_BASEADDR + 0x3C00)

#define UART4_BASEADDR                              (APB1PERIPH_BASEADDR + 0x4C00)
#define UART5_BASEADDR                              (APB1PERIPH_BASEADDR + 0x5000)
#define USART2_BASEADDR                             (APB1PERIPH_BASEADDR + 0x4400)
#define USART3_BASEADDR                             (APB1PERIPH_BASEADDR + 0x4800)

/*
 * Base addresses of peripherals, hanging on APB2 bus
 */
#define EXT1_BASEADDR                               (APB2PERIPH_BASEADDR + 0x3C00)
#define SPI1_BASEADDR                               (APB2PERIPH_BASEADDR + 0x3000)
#define SYSCFG_BASEADDR                             (APB2PERIPH_BASEADDR + 0x3800)
#define USART1_BASEADDR                             (APB2PERIPH_BASEADDR + 0x1000)
#define USART6_BASEADDR                             (APB2PERIPH_BASEADDR + 0x1400)


/*
 *                              Peripheral register definition structures
 *                                     STM32F4x family of MCUs
 */
typedef struct {
	__vo uint32_t MODER;   // GPIO port mode register                     Address offset 0x00
	__vo uint32_t OTYPER;  // GPIO port output type register              Address offset 0x04
	__vo uint32_t OSPEEDR; // GPIO port output speed register             Address offset 0x08
	__vo uint32_t PUPDR;   // GPIO port pull-up/pull-down register        Address offset 0x0C
	__vo uint32_t IDR;     // GPIO port input data register               Address offset 0x10
	__vo uint32_t ODR;     // GPIO port output data register              Address offset 0x14
	__vo uint32_t BSRR;    // GPIO port bit set/reset register            Address offset 0x18
	__vo uint32_t LCKR;    // GPIO port configuration lock register       Address offset 0x1C
	__vo uint32_t AFR[2];  // GPIO alternate function
	                       // low AFR[0]/high AFR[1] register             Address offset 0x20 / 0x24
}GPIO_RegDef_t;


typedef struct {
	__vo uint32_t CR;
	__vo uint32_t PLLCFGR;
	__vo uint32_t CFGR;
	__vo uint32_t CIR;
	__vo uint32_t AHB1RSTR;
	__vo uint32_t AHB2RSTR;
	__vo uint32_t AHB3RSTR;
	uint32_t      RESERVED0;     // Reserved                              Address offset 0x1C
	__vo uint32_t APB1RSTR;
	__vo uint32_t APB2RSTR;
	uint32_t      RESERVED1[2];  // Reserved                              Address offset 0x28, 0x2C
	__vo uint32_t AHB1ENR;
	__vo uint32_t AHB2ENR;
	__vo uint32_t AHB3ENR;
	uint32_t      RESERVED2;     // Reserved                              Address offset 0x3C
	__vo uint32_t APB1ENR;
	__vo uint32_t AHB2ENR;
	uint32_t      RESERVED3[2];  // Reserved                              Address offset 0x48, 0x4C
	__vo uint32_t AHB1LPENR;
	__vo uint32_t AHB2LPENR;
	__vo uint32_t AHB3LPENR;
	uint32_t      RESERVED4;     // Reserved                              Address offset 0x5C
	__vo uint32_t APB1LPENR;
	__vo uint32_t APB2LPENR;
	uint32_t      RESERVED5[2];  // Reserved                              Address offset 0x68, 0x6C
	__vo uint32_t BDCR;
	__vo uint32_t CSR;
	uint32_t      RESERVED6[2];  // Reserved                              Address offset 0x78, 0x7C
	__vo uint32_t SSCGR;
	__vo uint32_t PLLI2SCFGR;
	__vo uint32_t PLLSAICFGR;
	__vo uint32_t DCKCFGR;
	__vo uint32_t CKGATENR;
	__vo uint32_t DCKCFGR2;

}RCC_RegDef_t;

#define GPIOA                                        ((GPIO_RegDef_t*) GPIOA_BASEADDR)
#define GPIOB                                        ((GPIO_RegDef_t*) GPIOB_BASEADDR)
#define GPIOC                                        ((GPIO_RegDef_t*) GPIOC_BASEADDR)
#define GPIOD                                        ((GPIO_RegDef_t*) GPIOD_BASEADDR)
#define GPIOE                                        ((GPIO_RegDef_t*) GPIOE_BASEADDR)
#define GPIOF                                        ((GPIO_RegDef_t*) GPIOF_BASEADDR)
#define GPIOG                                        ((GPIO_RegDef_t*) GPIOG_BASEADDR)
#define GPIOH                                        ((GPIO_RegDef_t*) GPIOH_BASEADDR)
#define GPIOI                                        ((GPIO_RegDef_t*) GPIOI_BASEADDR)
#define GPIOJ                                        ((GPIO_RegDef_t*) GPIOJ_BASEADDR)


#endif /* INC_STM32F407XX_H_ */






















