//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 21.0.0
//

.version 9.1
.target sm_120
.address_size 64

	// .globl	tptp_build_complex
// _ZZ18tptp_build_complexE13simplex_count has been demoted
// _ZZ18tptp_build_complexE10edge_count has been demoted
// _ZZ18tptp_build_complexE14triangle_count has been demoted
// _ZZ21tptp_compute_homologyE6parent has been demoted
// _ZZ21tptp_compute_homologyE4rank has been demoted
// _ZZ21tptp_compute_homologyE11betti_local_$_0 has been demoted
// _ZZ21tptp_compute_homologyE11betti_local_$_1 has been demoted

.visible .entry tptp_build_complex(
	.param .u64 .ptr .align 1 tptp_build_complex_param_0,
	.param .u64 .ptr .align 1 tptp_build_complex_param_1,
	.param .u64 .ptr .align 1 tptp_build_complex_param_2,
	.param .u64 .ptr .align 1 tptp_build_complex_param_3,
	.param .u64 .ptr .align 1 tptp_build_complex_param_4,
	.param .u32 tptp_build_complex_param_5
)
{
	.reg .pred 	%p<37>;
	.reg .b32 	%r<99>;
	.reg .b64 	%rd<62>;
	// demoted variable
	.shared .align 4 .u32 _ZZ18tptp_build_complexE13simplex_count;
	// demoted variable
	.shared .align 4 .u32 _ZZ18tptp_build_complexE10edge_count;
	// demoted variable
	.shared .align 4 .u32 _ZZ18tptp_build_complexE14triangle_count;
	ld.param.b64 	%rd10, [tptp_build_complex_param_0];
	ld.param.b64 	%rd11, [tptp_build_complex_param_1];
	ld.param.b64 	%rd12, [tptp_build_complex_param_2];
	ld.param.b64 	%rd13, [tptp_build_complex_param_3];
	ld.param.b32 	%r51, [tptp_build_complex_param_5];
	cvta.to.global.u64 	%rd1, %rd11;
	cvta.to.global.u64 	%rd2, %rd10;
	cvta.to.global.u64 	%rd3, %rd12;
	cvta.to.global.u64 	%rd4, %rd13;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r52, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mad.lo.s32 	%r3, %r52, %r2, %r1;
	setp.ne.s32 	%p1, %r1, 0;
	@%p1 bra 	$L__BB0_2;
	st.shared.b32 	[_ZZ18tptp_build_complexE13simplex_count], 0;
	st.shared.b32 	[_ZZ18tptp_build_complexE10edge_count], 0;
	st.shared.b32 	[_ZZ18tptp_build_complexE14triangle_count], 0;
$L__BB0_2:
	bar.sync 	0;
	setp.ge.s32 	%p2, %r3, %r51;
	mul.wide.s32 	%rd14, %r3, 4;
	add.s64 	%rd5, %rd3, %rd14;
	@%p2 bra 	$L__BB0_5;
	atom.shared.add.u32 	%r4, [_ZZ18tptp_build_complexE13simplex_count], 1;
	setp.gt.s32 	%p3, %r4, 4095;
	@%p3 bra 	$L__BB0_5;
	mul.wide.s32 	%rd15, %r4, 48;
	add.s64 	%rd16, %rd4, %rd15;
	st.global.b32 	[%rd16], 0;
	st.global.b32 	[%rd16+4], %r3;
	st.global.b32 	[%rd16+8], -1;
	st.global.b32 	[%rd16+12], -1;
	ld.global.nc.b32 	%r53, [%rd5];
	st.global.b32 	[%rd16+16], %r53;
	st.global.b32 	[%rd16+32], 0;
	st.global.b32 	[%rd16+36], -1;
	st.global.b32 	[%rd16+40], %r53;
	st.global.b32 	[%rd16+44], 2139095040;
$L__BB0_5:
	setp.ge.s32 	%p4, %r3, %r51;
	bar.sync 	0;
	ld.shared.b32 	%r5, [_ZZ18tptp_build_complexE13simplex_count];
	@%p4 bra 	$L__BB0_27;
	add.s64 	%rd18, %rd2, %rd14;
	ld.global.nc.b32 	%r6, [%rd18];
	ld.global.nc.b32 	%r7, [%rd18+4];
	setp.ge.s32 	%p5, %r6, %r7;
	@%p5 bra 	$L__BB0_27;
	sub.s32 	%r54, %r7, %r6;
	and.b32 	%r8, %r54, 3;
	setp.eq.s32 	%p6, %r8, 0;
	mov.b32 	%r91, %r6;
	@%p6 bra 	$L__BB0_13;
	mov.b32 	%r90, 0;
	mov.b32 	%r91, %r6;
$L__BB0_9:
	.pragma "nounroll";
	mul.wide.s32 	%rd19, %r91, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.nc.b32 	%r11, [%rd20];
	setp.le.s32 	%p7, %r11, %r3;
	@%p7 bra 	$L__BB0_12;
	atom.shared.add.u32 	%r12, [_ZZ18tptp_build_complexE13simplex_count], 1;
	setp.gt.s32 	%p8, %r12, 4095;
	@%p8 bra 	$L__BB0_12;
	mul.wide.s32 	%rd21, %r12, 48;
	add.s64 	%rd22, %rd4, %rd21;
	st.global.b32 	[%rd22], 1;
	st.global.b32 	[%rd22+4], %r3;
	st.global.b32 	[%rd22+8], %r11;
	st.global.b32 	[%rd22+12], -1;
	ld.global.nc.b32 	%r56, [%rd5];
	mul.wide.s32 	%rd23, %r11, 4;
	add.s64 	%rd24, %rd3, %rd23;
	ld.global.nc.b32 	%r57, [%rd24];
	max.ftz.f32 	%r58, %r56, %r57;
	st.global.b32 	[%rd22+16], %r58;
	st.global.b32 	[%rd22+32], 2;
	st.global.b32 	[%rd22+20], %r3;
	st.global.b32 	[%rd22+24], %r11;
	st.global.b32 	[%rd22+28], -1;
	st.global.b32 	[%rd22+36], -1;
	st.global.b32 	[%rd22+40], %r58;
	st.global.b32 	[%rd22+44], 2139095040;
	atom.shared.add.u32 	%r59, [_ZZ18tptp_build_complexE10edge_count], 1;
$L__BB0_12:
	add.s32 	%r91, %r91, 1;
	add.s32 	%r90, %r90, 1;
	setp.ne.s32 	%p9, %r90, %r8;
	@%p9 bra 	$L__BB0_9;
$L__BB0_13:
	sub.s32 	%r60, %r6, %r7;
	setp.gt.u32 	%p10, %r60, -4;
	@%p10 bra 	$L__BB0_27;
$L__BB0_14:
	mul.wide.s32 	%rd25, %r91, 4;
	add.s64 	%rd6, %rd1, %rd25;
	ld.global.nc.b32 	%r17, [%rd6];
	setp.le.s32 	%p11, %r17, %r3;
	@%p11 bra 	$L__BB0_17;
	atom.shared.add.u32 	%r18, [_ZZ18tptp_build_complexE13simplex_count], 1;
	setp.gt.s32 	%p12, %r18, 4095;
	@%p12 bra 	$L__BB0_17;
	mul.wide.s32 	%rd26, %r18, 48;
	add.s64 	%rd27, %rd4, %rd26;
	st.global.b32 	[%rd27], 1;
	st.global.b32 	[%rd27+4], %r3;
	st.global.b32 	[%rd27+8], %r17;
	st.global.b32 	[%rd27+12], -1;
	ld.global.nc.b32 	%r61, [%rd5];
	mul.wide.s32 	%rd28, %r17, 4;
	add.s64 	%rd29, %rd3, %rd28;
	ld.global.nc.b32 	%r62, [%rd29];
	max.ftz.f32 	%r63, %r61, %r62;
	st.global.b32 	[%rd27+16], %r63;
	st.global.b32 	[%rd27+32], 2;
	st.global.b32 	[%rd27+20], %r3;
	st.global.b32 	[%rd27+24], %r17;
	st.global.b32 	[%rd27+28], -1;
	st.global.b32 	[%rd27+36], -1;
	st.global.b32 	[%rd27+40], %r63;
	st.global.b32 	[%rd27+44], 2139095040;
	atom.shared.add.u32 	%r64, [_ZZ18tptp_build_complexE10edge_count], 1;
$L__BB0_17:
	ld.global.nc.b32 	%r19, [%rd6+4];
	setp.le.s32 	%p13, %r19, %r3;
	@%p13 bra 	$L__BB0_20;
	atom.shared.add.u32 	%r20, [_ZZ18tptp_build_complexE13simplex_count], 1;
	setp.gt.s32 	%p14, %r20, 4095;
	@%p14 bra 	$L__BB0_20;
	mul.wide.s32 	%rd30, %r20, 48;
	add.s64 	%rd31, %rd4, %rd30;
	st.global.b32 	[%rd31], 1;
	st.global.b32 	[%rd31+4], %r3;
	st.global.b32 	[%rd31+8], %r19;
	st.global.b32 	[%rd31+12], -1;
	ld.global.nc.b32 	%r65, [%rd5];
	mul.wide.s32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd3, %rd32;
	ld.global.nc.b32 	%r66, [%rd33];
	max.ftz.f32 	%r67, %r65, %r66;
	st.global.b32 	[%rd31+16], %r67;
	st.global.b32 	[%rd31+32], 2;
	st.global.b32 	[%rd31+20], %r3;
	st.global.b32 	[%rd31+24], %r19;
	st.global.b32 	[%rd31+28], -1;
	st.global.b32 	[%rd31+36], -1;
	st.global.b32 	[%rd31+40], %r67;
	st.global.b32 	[%rd31+44], 2139095040;
	atom.shared.add.u32 	%r68, [_ZZ18tptp_build_complexE10edge_count], 1;
$L__BB0_20:
	ld.global.nc.b32 	%r21, [%rd6+8];
	setp.le.s32 	%p15, %r21, %r3;
	@%p15 bra 	$L__BB0_23;
	atom.shared.add.u32 	%r22, [_ZZ18tptp_build_complexE13simplex_count], 1;
	setp.gt.s32 	%p16, %r22, 4095;
	@%p16 bra 	$L__BB0_23;
	mul.wide.s32 	%rd34, %r22, 48;
	add.s64 	%rd35, %rd4, %rd34;
	st.global.b32 	[%rd35], 1;
	st.global.b32 	[%rd35+4], %r3;
	st.global.b32 	[%rd35+8], %r21;
	st.global.b32 	[%rd35+12], -1;
	ld.global.nc.b32 	%r69, [%rd5];
	mul.wide.s32 	%rd36, %r21, 4;
	add.s64 	%rd37, %rd3, %rd36;
	ld.global.nc.b32 	%r70, [%rd37];
	max.ftz.f32 	%r71, %r69, %r70;
	st.global.b32 	[%rd35+16], %r71;
	st.global.b32 	[%rd35+32], 2;
	st.global.b32 	[%rd35+20], %r3;
	st.global.b32 	[%rd35+24], %r21;
	st.global.b32 	[%rd35+28], -1;
	st.global.b32 	[%rd35+36], -1;
	st.global.b32 	[%rd35+40], %r71;
	st.global.b32 	[%rd35+44], 2139095040;
	atom.shared.add.u32 	%r72, [_ZZ18tptp_build_complexE10edge_count], 1;
$L__BB0_23:
	ld.global.nc.b32 	%r23, [%rd6+12];
	setp.le.s32 	%p17, %r23, %r3;
	@%p17 bra 	$L__BB0_26;
	atom.shared.add.u32 	%r24, [_ZZ18tptp_build_complexE13simplex_count], 1;
	setp.gt.s32 	%p18, %r24, 4095;
	@%p18 bra 	$L__BB0_26;
	mul.wide.s32 	%rd38, %r24, 48;
	add.s64 	%rd39, %rd4, %rd38;
	st.global.b32 	[%rd39], 1;
	st.global.b32 	[%rd39+4], %r3;
	st.global.b32 	[%rd39+8], %r23;
	st.global.b32 	[%rd39+12], -1;
	ld.global.nc.b32 	%r73, [%rd5];
	mul.wide.s32 	%rd40, %r23, 4;
	add.s64 	%rd41, %rd3, %rd40;
	ld.global.nc.b32 	%r74, [%rd41];
	max.ftz.f32 	%r75, %r73, %r74;
	st.global.b32 	[%rd39+16], %r75;
	st.global.b32 	[%rd39+32], 2;
	st.global.b32 	[%rd39+20], %r3;
	st.global.b32 	[%rd39+24], %r23;
	st.global.b32 	[%rd39+28], -1;
	st.global.b32 	[%rd39+36], -1;
	st.global.b32 	[%rd39+40], %r75;
	st.global.b32 	[%rd39+44], 2139095040;
	atom.shared.add.u32 	%r76, [_ZZ18tptp_build_complexE10edge_count], 1;
$L__BB0_26:
	add.s32 	%r91, %r91, 4;
	setp.ne.s32 	%p19, %r91, %r7;
	@%p19 bra 	$L__BB0_14;
$L__BB0_27:
	bar.sync 	0;
	ld.shared.b32 	%r26, [_ZZ18tptp_build_complexE13simplex_count];
	add.s32 	%r93, %r5, %r1;
	setp.ge.s32 	%p20, %r93, %r26;
	setp.gt.s32 	%p21, %r93, 4095;
	or.pred 	%p22, %p20, %p21;
	@%p22 bra 	$L__BB0_43;
$L__BB0_28:
	mul.wide.s32 	%rd42, %r93, 48;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.b32 	%r29, [%rd43+4];
	ld.global.b32 	%r30, [%rd43+8];
	mul.wide.s32 	%rd44, %r29, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.b32 	%r31, [%rd45];
	ld.global.nc.b32 	%r32, [%rd45+4];
	setp.ge.s32 	%p23, %r31, %r32;
	@%p23 bra 	$L__BB0_42;
	mul.wide.s32 	%rd46, %r30, 4;
	add.s64 	%rd7, %rd2, %rd46;
	add.s64 	%rd8, %rd3, %rd44;
	add.s64 	%rd9, %rd3, %rd46;
	sub.s32 	%r33, %r31, %r32;
	mov.b32 	%r94, %r31;
$L__BB0_30:
	mul.wide.s32 	%rd48, %r94, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.global.nc.b32 	%r35, [%rd49];
	setp.le.s32 	%p24, %r35, %r30;
	mov.b32 	%r95, %r33;
	mov.b32 	%r96, %r31;
	@%p24 bra 	$L__BB0_41;
	bra.uni 	$L__BB0_32;
$L__BB0_31:
	add.s32 	%r96, %r96, 1;
	add.s32 	%r95, %r95, 1;
	setp.eq.s32 	%p26, %r95, 0;
	@%p26 bra 	$L__BB0_41;
$L__BB0_32:
	mul.wide.s32 	%rd50, %r96, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.nc.b32 	%r77, [%rd51];
	setp.ne.s32 	%p25, %r77, %r30;
	@%p25 bra 	$L__BB0_31;
	ld.global.nc.b32 	%r97, [%rd7];
	ld.global.nc.b32 	%r41, [%rd7+4];
	setp.ge.s32 	%p27, %r97, %r41;
	@%p27 bra 	$L__BB0_41;
	bra.uni 	$L__BB0_35;
$L__BB0_34:
	add.s32 	%r97, %r97, 1;
	setp.eq.s32 	%p29, %r97, %r41;
	@%p29 bra 	$L__BB0_41;
$L__BB0_35:
	mul.wide.s32 	%rd52, %r97, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.b32 	%r78, [%rd53];
	setp.ne.s32 	%p28, %r78, %r35;
	@%p28 bra 	$L__BB0_34;
	mul.wide.s32 	%rd54, %r35, 4;
	add.s64 	%rd55, %rd2, %rd54;
	ld.global.nc.b32 	%r98, [%rd55];
	ld.global.nc.b32 	%r45, [%rd55+4];
	setp.ge.s32 	%p30, %r98, %r45;
	@%p30 bra 	$L__BB0_41;
	bra.uni 	$L__BB0_38;
$L__BB0_37:
	add.s32 	%r98, %r98, 1;
	setp.eq.s32 	%p32, %r98, %r45;
	@%p32 bra 	$L__BB0_41;
$L__BB0_38:
	mul.wide.s32 	%rd56, %r98, 4;
	add.s64 	%rd57, %rd1, %rd56;
	ld.global.nc.b32 	%r79, [%rd57];
	setp.ne.s32 	%p31, %r79, %r29;
	@%p31 bra 	$L__BB0_37;
	atom.shared.add.u32 	%r48, [_ZZ18tptp_build_complexE13simplex_count], 1;
	setp.gt.s32 	%p33, %r48, 4095;
	@%p33 bra 	$L__BB0_41;
	mul.wide.s32 	%rd58, %r48, 48;
	add.s64 	%rd59, %rd4, %rd58;
	st.global.b32 	[%rd59], 2;
	st.global.b32 	[%rd59+4], %r29;
	st.global.b32 	[%rd59+8], %r30;
	st.global.b32 	[%rd59+12], %r35;
	ld.global.nc.b32 	%r80, [%rd8];
	ld.global.nc.b32 	%r81, [%rd9];
	max.ftz.f32 	%r82, %r80, %r81;
	mul.wide.s32 	%rd60, %r35, 4;
	add.s64 	%rd61, %rd3, %rd60;
	ld.global.nc.b32 	%r83, [%rd61];
	max.ftz.f32 	%r84, %r82, %r83;
	st.global.b32 	[%rd59+16], %r84;
	st.global.b32 	[%rd59+32], 3;
	st.global.b32 	[%rd59+20], %r29;
	st.global.b32 	[%rd59+24], %r30;
	st.global.b32 	[%rd59+28], %r35;
	st.global.b32 	[%rd59+36], -1;
	st.global.b32 	[%rd59+40], %r84;
	st.global.b32 	[%rd59+44], 2139095040;
	atom.shared.add.u32 	%r85, [_ZZ18tptp_build_complexE14triangle_count], 1;
$L__BB0_41:
	add.s32 	%r94, %r94, 1;
	setp.ne.s32 	%p34, %r94, %r32;
	@%p34 bra 	$L__BB0_30;
$L__BB0_42:
	add.s32 	%r93, %r93, %r2;
	min.s32 	%r86, %r26, 4096;
	setp.gt.s32 	%p35, %r86, %r93;
	@%p35 bra 	$L__BB0_28;
$L__BB0_43:
	setp.ne.s32 	%p36, %r1, 0;
	bar.sync 	0;
	@%p36 bra 	$L__BB0_45;
	ld.shared.b32 	%r87, [_ZZ18tptp_build_complexE13simplex_count];
	min.s32 	%r88, %r87, 4096;
	st.global.b32 	[%rd4+196608], %r88;
$L__BB0_45:
	ret;

}
	// .globl	tptp_compute_homology
.visible .entry tptp_compute_homology(
	.param .u64 .ptr .align 1 tptp_compute_homology_param_0,
	.param .u64 .ptr .align 1 tptp_compute_homology_param_1
)
{
	.reg .pred 	%p<134>;
	.reg .b32 	%r<704>;
	.reg .b64 	%rd<49>;
	// demoted variable
	.shared .align 4 .b8 _ZZ21tptp_compute_homologyE6parent[2048];
	// demoted variable
	.shared .align 4 .b8 _ZZ21tptp_compute_homologyE4rank[2048];
	// demoted variable
	.shared .align 4 .f32 _ZZ21tptp_compute_homologyE11betti_local_$_0;
	// demoted variable
	.shared .align 4 .f32 _ZZ21tptp_compute_homologyE11betti_local_$_1;
	ld.param.b64 	%rd23, [tptp_compute_homology_param_0];
	cvta.to.global.u64 	%rd1, %rd23;
	mov.u32 	%r1, %tid.x;
	setp.gt.u32 	%p1, %r1, 511;
	@%p1 bra 	$L__BB1_7;
	mov.u32 	%r2, %ntid.x;
	add.s32 	%r248, %r1, %r2;
	max.u32 	%r249, %r248, 512;
	setp.lt.u32 	%p2, %r248, 512;
	selp.b32 	%r250, 1, 0, %p2;
	add.s32 	%r251, %r248, %r250;
	sub.s32 	%r252, %r249, %r251;
	div.u32 	%r253, %r252, %r2;
	add.s32 	%r3, %r253, %r250;
	and.b32 	%r254, %r3, 3;
	setp.eq.s32 	%p3, %r254, 3;
	mov.b32 	%r600, %r1;
	@%p3 bra 	$L__BB1_4;
	shl.b32 	%r598, %r1, 2;
	shl.b32 	%r5, %r2, 2;
	add.s32 	%r255, %r3, 1;
	and.b32 	%r256, %r255, 3;
	neg.s32 	%r597, %r256;
	mov.b32 	%r600, %r1;
$L__BB1_3:
	.pragma "nounroll";
	mov.b32 	%r257, _ZZ21tptp_compute_homologyE6parent;
	add.s32 	%r258, %r257, %r598;
	st.shared.b32 	[%r258], %r600;
	mov.b32 	%r259, _ZZ21tptp_compute_homologyE4rank;
	add.s32 	%r260, %r259, %r598;
	st.shared.b32 	[%r260], 0;
	add.s32 	%r600, %r600, %r2;
	add.s32 	%r598, %r598, %r5;
	add.s32 	%r597, %r597, 1;
	setp.ne.s32 	%p4, %r597, 0;
	@%p4 bra 	$L__BB1_3;
$L__BB1_4:
	setp.lt.u32 	%p5, %r3, 3;
	@%p5 bra 	$L__BB1_7;
	shl.b32 	%r261, %r2, 1;
	add.s32 	%r604, %r600, %r261;
	shl.b32 	%r15, %r2, 2;
	mad.lo.s32 	%r603, %r2, 3, %r600;
	add.s32 	%r602, %r2, %r600;
	mov.b32 	%r262, _ZZ21tptp_compute_homologyE4rank;
	add.s32 	%r18, %r262, %r15;
	shl.b32 	%r601, %r600, 2;
	shl.b32 	%r20, %r2, 4;
	shl.b32 	%r263, %r2, 3;
	add.s32 	%r21, %r262, %r263;
	mul.lo.s32 	%r264, %r2, 12;
	add.s32 	%r22, %r262, %r264;
	mov.b32 	%r265, _ZZ21tptp_compute_homologyE6parent;
	add.s32 	%r23, %r265, %r15;
	add.s32 	%r24, %r265, %r263;
	add.s32 	%r25, %r265, %r264;
$L__BB1_6:
	mov.b32 	%r266, _ZZ21tptp_compute_homologyE6parent;
	add.s32 	%r267, %r266, %r601;
	st.shared.b32 	[%r267], %r600;
	mov.b32 	%r268, _ZZ21tptp_compute_homologyE4rank;
	add.s32 	%r269, %r268, %r601;
	st.shared.b32 	[%r269], 0;
	add.s32 	%r270, %r600, %r2;
	add.s32 	%r271, %r23, %r601;
	st.shared.b32 	[%r271], %r602;
	add.s32 	%r272, %r18, %r601;
	st.shared.b32 	[%r272], 0;
	add.s32 	%r273, %r270, %r2;
	add.s32 	%r274, %r24, %r601;
	st.shared.b32 	[%r274], %r604;
	add.s32 	%r275, %r21, %r601;
	st.shared.b32 	[%r275], 0;
	add.s32 	%r276, %r273, %r2;
	add.s32 	%r277, %r25, %r601;
	st.shared.b32 	[%r277], %r603;
	add.s32 	%r278, %r22, %r601;
	st.shared.b32 	[%r278], 0;
	add.s32 	%r600, %r276, %r2;
	add.s32 	%r604, %r604, %r15;
	add.s32 	%r603, %r603, %r15;
	add.s32 	%r602, %r602, %r15;
	add.s32 	%r601, %r601, %r20;
	setp.lt.u32 	%p6, %r600, 512;
	@%p6 bra 	$L__BB1_6;
$L__BB1_7:
	setp.ne.s32 	%p7, %r1, 0;
	@%p7 bra 	$L__BB1_9;
	st.shared.b32 	[_ZZ21tptp_compute_homologyE11betti_local_$_0], 0;
	st.shared.b32 	[_ZZ21tptp_compute_homologyE11betti_local_$_1], 0;
$L__BB1_9:
	setp.ne.s32 	%p8, %r1, 0;
	bar.sync 	0;
	@%p8 bra 	$L__BB1_42;
	ld.global.b32 	%r36, [%rd1+196608];
	setp.lt.s32 	%p9, %r36, 1;
	mov.b32 	%r617, 0;
	@%p9 bra 	$L__BB1_23;
	and.b32 	%r37, %r36, 15;
	setp.lt.u32 	%p10, %r36, 16;
	mov.b32 	%r617, 0;
	mov.b32 	%r608, %r617;
	@%p10 bra 	$L__BB1_14;
	and.b32 	%r608, %r36, 2147483632;
	neg.s32 	%r618, %r608;
	add.s64 	%rd45, %rd1, 384;
	mov.b32 	%r617, 0;
$L__BB1_13:
	.pragma "nounroll";
	ld.global.b32 	%r283, [%rd45+-384];
	setp.eq.s32 	%p11, %r283, 0;
	selp.b32 	%r284, 1, 0, %p11;
	add.s32 	%r285, %r617, %r284;
	ld.global.b32 	%r286, [%rd45+-336];
	setp.eq.s32 	%p12, %r286, 0;
	selp.b32 	%r287, 1, 0, %p12;
	add.s32 	%r288, %r285, %r287;
	ld.global.b32 	%r289, [%rd45+-288];
	setp.eq.s32 	%p13, %r289, 0;
	selp.b32 	%r290, 1, 0, %p13;
	add.s32 	%r291, %r288, %r290;
	ld.global.b32 	%r292, [%rd45+-240];
	setp.eq.s32 	%p14, %r292, 0;
	selp.b32 	%r293, 1, 0, %p14;
	add.s32 	%r294, %r291, %r293;
	ld.global.b32 	%r295, [%rd45+-192];
	setp.eq.s32 	%p15, %r295, 0;
	selp.b32 	%r296, 1, 0, %p15;
	add.s32 	%r297, %r294, %r296;
	ld.global.b32 	%r298, [%rd45+-144];
	setp.eq.s32 	%p16, %r298, 0;
	selp.b32 	%r299, 1, 0, %p16;
	add.s32 	%r300, %r297, %r299;
	ld.global.b32 	%r301, [%rd45+-96];
	setp.eq.s32 	%p17, %r301, 0;
	selp.b32 	%r302, 1, 0, %p17;
	add.s32 	%r303, %r300, %r302;
	ld.global.b32 	%r304, [%rd45+-48];
	setp.eq.s32 	%p18, %r304, 0;
	selp.b32 	%r305, 1, 0, %p18;
	add.s32 	%r306, %r303, %r305;
	ld.global.b32 	%r307, [%rd45];
	setp.eq.s32 	%p19, %r307, 0;
	selp.b32 	%r308, 1, 0, %p19;
	add.s32 	%r309, %r306, %r308;
	ld.global.b32 	%r310, [%rd45+48];
	setp.eq.s32 	%p20, %r310, 0;
	selp.b32 	%r311, 1, 0, %p20;
	add.s32 	%r312, %r309, %r311;
	ld.global.b32 	%r313, [%rd45+96];
	setp.eq.s32 	%p21, %r313, 0;
	selp.b32 	%r314, 1, 0, %p21;
	add.s32 	%r315, %r312, %r314;
	ld.global.b32 	%r316, [%rd45+144];
	setp.eq.s32 	%p22, %r316, 0;
	selp.b32 	%r317, 1, 0, %p22;
	add.s32 	%r318, %r315, %r317;
	ld.global.b32 	%r319, [%rd45+192];
	setp.eq.s32 	%p23, %r319, 0;
	selp.b32 	%r320, 1, 0, %p23;
	add.s32 	%r321, %r318, %r320;
	ld.global.b32 	%r322, [%rd45+240];
	setp.eq.s32 	%p24, %r322, 0;
	selp.b32 	%r323, 1, 0, %p24;
	add.s32 	%r324, %r321, %r323;
	ld.global.b32 	%r325, [%rd45+288];
	setp.eq.s32 	%p25, %r325, 0;
	selp.b32 	%r326, 1, 0, %p25;
	add.s32 	%r327, %r324, %r326;
	ld.global.b32 	%r328, [%rd45+336];
	setp.eq.s32 	%p26, %r328, 0;
	selp.b32 	%r329, 1, 0, %p26;
	add.s32 	%r617, %r327, %r329;
	add.s32 	%r618, %r618, 16;
	add.s64 	%rd45, %rd45, 768;
	setp.eq.s32 	%p27, %r618, 0;
	@%p27 bra 	$L__BB1_14;
	bra.uni 	$L__BB1_13;
$L__BB1_14:
	setp.eq.s32 	%p28, %r37, 0;
	@%p28 bra 	$L__BB1_23;
	and.b32 	%r43, %r36, 7;
	setp.lt.u32 	%p29, %r37, 8;
	@%p29 bra 	$L__BB1_17;
	mul.wide.u32 	%rd24, %r608, 48;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.b32 	%r331, [%rd25];
	setp.eq.s32 	%p30, %r331, 0;
	selp.b32 	%r332, 1, 0, %p30;
	add.s32 	%r333, %r617, %r332;
	ld.global.b32 	%r334, [%rd25+48];
	setp.eq.s32 	%p31, %r334, 0;
	selp.b32 	%r335, 1, 0, %p31;
	add.s32 	%r336, %r333, %r335;
	ld.global.b32 	%r337, [%rd25+96];
	setp.eq.s32 	%p32, %r337, 0;
	selp.b32 	%r338, 1, 0, %p32;
	add.s32 	%r339, %r336, %r338;
	ld.global.b32 	%r340, [%rd25+144];
	setp.eq.s32 	%p33, %r340, 0;
	selp.b32 	%r341, 1, 0, %p33;
	add.s32 	%r342, %r339, %r341;
	ld.global.b32 	%r343, [%rd25+192];
	setp.eq.s32 	%p34, %r343, 0;
	selp.b32 	%r344, 1, 0, %p34;
	add.s32 	%r345, %r342, %r344;
	ld.global.b32 	%r346, [%rd25+240];
	setp.eq.s32 	%p35, %r346, 0;
	selp.b32 	%r347, 1, 0, %p35;
	add.s32 	%r348, %r345, %r347;
	ld.global.b32 	%r349, [%rd25+288];
	setp.eq.s32 	%p36, %r349, 0;
	selp.b32 	%r350, 1, 0, %p36;
	add.s32 	%r351, %r348, %r350;
	ld.global.b32 	%r352, [%rd25+336];
	setp.eq.s32 	%p37, %r352, 0;
	selp.b32 	%r353, 1, 0, %p37;
	add.s32 	%r617, %r351, %r353;
	add.s32 	%r608, %r608, 8;
$L__BB1_17:
	setp.eq.s32 	%p38, %r43, 0;
	@%p38 bra 	$L__BB1_23;
	and.b32 	%r49, %r36, 3;
	setp.lt.u32 	%p39, %r43, 4;
	@%p39 bra 	$L__BB1_20;
	mul.wide.u32 	%rd26, %r608, 48;
	add.s64 	%rd27, %rd1, %rd26;
	ld.global.b32 	%r355, [%rd27];
	setp.eq.s32 	%p40, %r355, 0;
	selp.b32 	%r356, 1, 0, %p40;
	add.s32 	%r357, %r617, %r356;
	ld.global.b32 	%r358, [%rd27+48];
	setp.eq.s32 	%p41, %r358, 0;
	selp.b32 	%r359, 1, 0, %p41;
	add.s32 	%r360, %r357, %r359;
	ld.global.b32 	%r361, [%rd27+96];
	setp.eq.s32 	%p42, %r361, 0;
	selp.b32 	%r362, 1, 0, %p42;
	add.s32 	%r363, %r360, %r362;
	ld.global.b32 	%r364, [%rd27+144];
	setp.eq.s32 	%p43, %r364, 0;
	selp.b32 	%r365, 1, 0, %p43;
	add.s32 	%r617, %r363, %r365;
	add.s32 	%r608, %r608, 4;
$L__BB1_20:
	setp.eq.s32 	%p44, %r49, 0;
	@%p44 bra 	$L__BB1_23;
	mul.wide.u32 	%rd28, %r608, 48;
	add.s64 	%rd44, %rd1, %rd28;
	neg.s32 	%r615, %r49;
$L__BB1_22:
	.pragma "nounroll";
	ld.global.b32 	%r366, [%rd44];
	setp.eq.s32 	%p45, %r366, 0;
	selp.b32 	%r367, 1, 0, %p45;
	add.s32 	%r617, %r617, %r367;
	add.s64 	%rd44, %rd44, 48;
	add.s32 	%r615, %r615, 1;
	setp.ne.s32 	%p46, %r615, 0;
	@%p46 bra 	$L__BB1_22;
$L__BB1_23:
	setp.lt.s32 	%p47, %r36, 1;
	mov.b32 	%r620, 0f00000000;
	@%p47 bra 	$L__BB1_28;
	mov.b32 	%r635, 0;
	mov.b32 	%r622, %r635;
$L__BB1_25:
	mul.wide.u32 	%rd29, %r622, 48;
	add.s64 	%rd8, %rd1, %rd29;
	ld.global.b32 	%r370, [%rd8];
	setp.ne.s32 	%p48, %r370, 1;
	@%p48 bra 	$L__BB1_127;
	ld.global.b32 	%r90, [%rd8+4];
	ld.global.b32 	%r634, [%rd8+8];
	max.s32 	%r372, %r90, %r634;
	setp.gt.s32 	%p49, %r372, 511;
	@%p49 bra 	$L__BB1_127;
	bra.uni 	$L__BB1_113;
$L__BB1_27:
	cvt.rn.f32.s32 	%r620, %r635;
$L__BB1_28:
	setp.eq.s32 	%p63, %r617, 0;
	mov.b32 	%r649, 0f00000000;
	@%p63 bra 	$L__BB1_41;
	add.s32 	%r393, %r617, -1;
	min.u32 	%r67, %r393, 511;
	add.s32 	%r68, %r67, 1;
	and.b32 	%r69, %r68, 7;
	setp.lt.u32 	%p64, %r617, 8;
	mov.b32 	%r640, 0;
	mov.b32 	%r648, %r640;
	@%p64 bra 	$L__BB1_32;
	mov.b32 	%r396, _ZZ21tptp_compute_homologyE6parent;
	add.s32 	%r636, %r396, 16;
	and.b32 	%r640, %r68, 1016;
	mov.b32 	%r637, 0;
	mov.b32 	%r648, %r637;
$L__BB1_31:
	.pragma "nounroll";
	ld.shared.b32 	%r397, [%r636+-16];
	setp.eq.s32 	%p65, %r637, %r397;
	selp.b32 	%r398, 1, 0, %p65;
	add.s32 	%r399, %r648, %r398;
	ld.shared.b32 	%r400, [%r636+-12];
	add.s32 	%r401, %r637, 1;
	setp.eq.s32 	%p66, %r400, %r401;
	selp.b32 	%r402, 1, 0, %p66;
	add.s32 	%r403, %r399, %r402;
	ld.shared.b32 	%r404, [%r636+-8];
	add.s32 	%r405, %r637, 2;
	setp.eq.s32 	%p67, %r404, %r405;
	selp.b32 	%r406, 1, 0, %p67;
	add.s32 	%r407, %r403, %r406;
	ld.shared.b32 	%r408, [%r636+-4];
	add.s32 	%r409, %r637, 3;
	setp.eq.s32 	%p68, %r408, %r409;
	selp.b32 	%r410, 1, 0, %p68;
	add.s32 	%r411, %r407, %r410;
	ld.shared.b32 	%r412, [%r636];
	add.s32 	%r413, %r637, 4;
	setp.eq.s32 	%p69, %r412, %r413;
	selp.b32 	%r414, 1, 0, %p69;
	add.s32 	%r415, %r411, %r414;
	ld.shared.b32 	%r416, [%r636+4];
	add.s32 	%r417, %r637, 5;
	setp.eq.s32 	%p70, %r416, %r417;
	selp.b32 	%r418, 1, 0, %p70;
	add.s32 	%r419, %r415, %r418;
	ld.shared.b32 	%r420, [%r636+8];
	add.s32 	%r421, %r637, 6;
	setp.eq.s32 	%p71, %r420, %r421;
	selp.b32 	%r422, 1, 0, %p71;
	add.s32 	%r423, %r419, %r422;
	ld.shared.b32 	%r424, [%r636+12];
	add.s32 	%r425, %r637, 7;
	setp.eq.s32 	%p72, %r424, %r425;
	selp.b32 	%r426, 1, 0, %p72;
	add.s32 	%r648, %r423, %r426;
	add.s32 	%r636, %r636, 32;
	add.s32 	%r637, %r637, 8;
	setp.ne.s32 	%p73, %r637, %r640;
	@%p73 bra 	$L__BB1_31;
$L__BB1_32:
	setp.eq.s32 	%p74, %r69, 0;
	@%p74 bra 	$L__BB1_40;
	setp.lt.u32 	%p75, %r69, 4;
	@%p75 bra 	$L__BB1_35;
	shl.b32 	%r428, %r640, 2;
	mov.b32 	%r429, _ZZ21tptp_compute_homologyE6parent;
	add.s32 	%r430, %r429, %r428;
	ld.shared.b32 	%r431, [%r430];
	setp.eq.s32 	%p76, %r431, %r640;
	selp.b32 	%r432, 1, 0, %p76;
	add.s32 	%r433, %r648, %r432;
	add.s32 	%r434, %r640, 1;
	ld.shared.b32 	%r435, [%r430+4];
	setp.eq.s32 	%p77, %r435, %r434;
	selp.b32 	%r436, 1, 0, %p77;
	add.s32 	%r437, %r433, %r436;
	add.s32 	%r438, %r640, 2;
	ld.shared.b32 	%r439, [%r430+8];
	setp.eq.s32 	%p78, %r439, %r438;
	selp.b32 	%r440, 1, 0, %p78;
	add.s32 	%r441, %r437, %r440;
	add.s32 	%r442, %r640, 3;
	ld.shared.b32 	%r443, [%r430+12];
	setp.eq.s32 	%p79, %r443, %r442;
	selp.b32 	%r444, 1, 0, %p79;
	add.s32 	%r648, %r441, %r444;
	add.s32 	%r640, %r640, 4;
$L__BB1_35:
	and.b32 	%r446, %r68, 3;
	setp.eq.s32 	%p80, %r446, 0;
	@%p80 bra 	$L__BB1_40;
	setp.eq.s32 	%p81, %r446, 1;
	@%p81 bra 	$L__BB1_38;
	shl.b32 	%r447, %r640, 2;
	mov.b32 	%r448, _ZZ21tptp_compute_homologyE6parent;
	add.s32 	%r449, %r448, %r447;
	ld.shared.b32 	%r450, [%r449];
	setp.eq.s32 	%p82, %r450, %r640;
	selp.b32 	%r451, 1, 0, %p82;
	add.s32 	%r452, %r648, %r451;
	add.s32 	%r453, %r640, 1;
	ld.shared.b32 	%r454, [%r449+4];
	setp.eq.s32 	%p83, %r454, %r453;
	selp.b32 	%r455, 1, 0, %p83;
	add.s32 	%r648, %r452, %r455;
	add.s32 	%r640, %r640, 2;
$L__BB1_38:
	and.b32 	%r456, %r67, 1;
	setp.ne.b32 	%p84, %r456, 0;
	@%p84 bra 	$L__BB1_40;
	shl.b32 	%r457, %r640, 2;
	mov.b32 	%r458, _ZZ21tptp_compute_homologyE6parent;
	add.s32 	%r459, %r458, %r457;
	ld.shared.b32 	%r460, [%r459];
	setp.eq.s32 	%p85, %r460, %r640;
	selp.b32 	%r461, 1, 0, %p85;
	add.s32 	%r648, %r648, %r461;
$L__BB1_40:
	cvt.rn.f32.u32 	%r649, %r648;
$L__BB1_41:
	st.shared.b32 	[_ZZ21tptp_compute_homologyE11betti_local_$_0], %r649;
	st.shared.b32 	[_ZZ21tptp_compute_homologyE11betti_local_$_1], %r620;
$L__BB1_42:
	setp.ne.s32 	%p86, %r1, 0;
	bar.sync 	0;
	@%p86 bra 	$L__BB1_45;
	ld.shared.b32 	%r462, [_ZZ21tptp_compute_homologyE11betti_local_$_0];
	st.global.b32 	[%rd1+221192], %r462;
	ld.shared.b32 	%r463, [_ZZ21tptp_compute_homologyE11betti_local_$_1];
	st.global.b32 	[%rd1+221196], %r463;
	st.global.b32 	[%rd1+221200], 0;
	ld.global.b32 	%r464, [%rd1+221972];
	mul.wide.s32 	%rd30, %r464, 12;
	add.s64 	%rd31, %rd1, %rd30;
	st.global.b32 	[%rd31+221204], %r462;
	st.global.b32 	[%rd31+221208], %r463;
	st.global.b32 	[%rd31+221212], 0;
	add.s32 	%r465, %r464, 1;
	shr.s32 	%r466, %r465, 31;
	shr.u32 	%r467, %r466, 26;
	add.s32 	%r468, %r465, %r467;
	and.b32 	%r469, %r468, -64;
	sub.s32 	%r470, %r465, %r469;
	st.global.b32 	[%rd1+221972], %r470;
	ld.global.b32 	%r132, [%rd1+221976];
	setp.gt.s32 	%p87, %r132, 63;
	@%p87 bra 	$L__BB1_45;
	add.s32 	%r471, %r132, 1;
	st.global.b32 	[%rd1+221976], %r471;
$L__BB1_45:
	setp.ne.s32 	%p88, %r1, 0;
	bar.sync 	0;
	@%p88 bra 	$L__BB1_112;
	ld.global.b32 	%r650, [%rd1+196608];
	setp.lt.s32 	%p89, %r650, 1;
	mov.b32 	%r653, 0f00000000;
	mov.b32 	%r654, 0;
	mov.b32 	%r652, %r653;
	@%p89 bra 	$L__BB1_54;
	mov.b32 	%r652, 0f00000000;
	mov.b32 	%r651, 0;
	mov.b32 	%r653, %r652;
	mov.b32 	%r654, %r651;
$L__BB1_48:
	mul.wide.u32 	%rd32, %r651, 48;
	add.s64 	%rd9, %rd1, %rd32;
	ld.global.b32 	%r476, [%rd9];
	setp.ne.s32 	%p90, %r476, 1;
	@%p90 bra 	$L__BB1_53;
	ld.global.b32 	%r139, [%rd9+40];
	setp.equ.ftz.f32 	%p91, %r139, 0f7F800000;
	@%p91 bra 	$L__BB1_53;
	mul.wide.s32 	%rd33, %r654, 24;
	add.s64 	%rd10, %rd1, %rd33;
	st.global.b32 	[%rd10+196612], %r139;
	ld.global.b32 	%r478, [%rd9+44];
	st.global.b32 	[%rd10+196616], %r478;
	st.global.b32 	[%rd10+196620], 1;
	st.global.b32 	[%rd10+196624], %r651;
	st.global.b32 	[%rd10+196628], -1;
	ld.global.b32 	%r140, [%rd9+44];
	setp.equ.ftz.f32 	%p92, %r140, 0f7F800000;
	mov.b32 	%r655, 0f00000000;
	@%p92 bra 	$L__BB1_52;
	ld.global.b32 	%r479, [%rd9+40];
	sub.ftz.f32 	%r655, %r140, %r479;
$L__BB1_52:
	st.global.b32 	[%rd10+196632], %r655;
	add.ftz.f32 	%r653, %r653, %r655;
	setp.gt.ftz.f32 	%p93, %r655, %r652;
	selp.f32 	%r652, %r655, %r652, %p93;
	ld.global.b32 	%r650, [%rd1+196608];
	add.s32 	%r654, %r654, 1;
$L__BB1_53:
	add.s32 	%r651, %r651, 1;
	setp.lt.s32 	%p94, %r651, %r650;
	setp.lt.s32 	%p95, %r654, 1024;
	and.pred 	%p96, %p94, %p95;
	@%p96 bra 	$L__BB1_48;
$L__BB1_54:
	st.global.b32 	[%rd1+221188], %r654;
	st.global.b32 	[%rd1+221980], %r652;
	setp.lt.s32 	%p97, %r654, 1;
	mov.b32 	%r663, 0f00000000;
	@%p97 bra 	$L__BB1_56;
	cvt.rn.f32.u32 	%r481, %r654;
	div.approx.ftz.f32 	%r663, %r653, %r481;
$L__BB1_56:
	st.global.b32 	[%rd1+221984], %r663;
	st.global.b32 	[%rd1+221992], %r653;
	setp.eq.s32 	%p98, %r654, 0;
	mov.b32 	%r680, 0f00000000;
	@%p98 bra 	$L__BB1_111;
	add.s64 	%rd11, %rd1, 196612;
	setp.lt.s32 	%p99, %r654, 1;
	mov.b32 	%r677, 0f00000000;
	@%p99 bra 	$L__BB1_70;
	and.b32 	%r157, %r654, 15;
	setp.lt.u32 	%p100, %r654, 16;
	mov.b32 	%r677, 0f00000000;
	mov.b32 	%r670, 0;
	@%p100 bra 	$L__BB1_61;
	and.b32 	%r670, %r654, 2147483632;
	neg.s32 	%r664, %r670;
	add.s64 	%rd46, %rd1, 196992;
	mov.b32 	%r677, 0f00000000;
$L__BB1_60:
	.pragma "nounroll";
	ld.global.b32 	%r488, [%rd46+-360];
	add.ftz.f32 	%r489, %r677, %r488;
	ld.global.b32 	%r490, [%rd46+-336];
	add.ftz.f32 	%r491, %r489, %r490;
	ld.global.b32 	%r492, [%rd46+-312];
	add.ftz.f32 	%r493, %r491, %r492;
	ld.global.b32 	%r494, [%rd46+-288];
	add.ftz.f32 	%r495, %r493, %r494;
	ld.global.b32 	%r496, [%rd46+-264];
	add.ftz.f32 	%r497, %r495, %r496;
	ld.global.b32 	%r498, [%rd46+-240];
	add.ftz.f32 	%r499, %r497, %r498;
	ld.global.b32 	%r500, [%rd46+-216];
	add.ftz.f32 	%r501, %r499, %r500;
	ld.global.b32 	%r502, [%rd46+-192];
	add.ftz.f32 	%r503, %r501, %r502;
	ld.global.b32 	%r504, [%rd46+-168];
	add.ftz.f32 	%r505, %r503, %r504;
	ld.global.b32 	%r506, [%rd46+-144];
	add.ftz.f32 	%r507, %r505, %r506;
	ld.global.b32 	%r508, [%rd46+-120];
	add.ftz.f32 	%r509, %r507, %r508;
	ld.global.b32 	%r510, [%rd46+-96];
	add.ftz.f32 	%r511, %r509, %r510;
	ld.global.b32 	%r512, [%rd46+-72];
	add.ftz.f32 	%r513, %r511, %r512;
	ld.global.b32 	%r514, [%rd46+-48];
	add.ftz.f32 	%r515, %r513, %r514;
	ld.global.b32 	%r516, [%rd46+-24];
	add.ftz.f32 	%r517, %r515, %r516;
	ld.global.b32 	%r518, [%rd46];
	add.ftz.f32 	%r677, %r517, %r518;
	add.s32 	%r664, %r664, 16;
	add.s64 	%rd46, %rd46, 384;
	setp.ne.s32 	%p101, %r664, 0;
	@%p101 bra 	$L__BB1_60;
$L__BB1_61:
	setp.eq.s32 	%p102, %r157, 0;
	@%p102 bra 	$L__BB1_70;
	and.b32 	%r167, %r654, 7;
	setp.lt.u32 	%p103, %r157, 8;
	@%p103 bra 	$L__BB1_64;
	mul.wide.u32 	%rd34, %r670, 24;
	add.s64 	%rd35, %rd11, %rd34;
	ld.global.b32 	%r520, [%rd35+20];
	add.ftz.f32 	%r521, %r677, %r520;
	ld.global.b32 	%r522, [%rd35+44];
	add.ftz.f32 	%r523, %r521, %r522;
	ld.global.b32 	%r524, [%rd35+68];
	add.ftz.f32 	%r525, %r523, %r524;
	ld.global.b32 	%r526, [%rd35+92];
	add.ftz.f32 	%r527, %r525, %r526;
	ld.global.b32 	%r528, [%rd35+116];
	add.ftz.f32 	%r529, %r527, %r528;
	ld.global.b32 	%r530, [%rd35+140];
	add.ftz.f32 	%r531, %r529, %r530;
	ld.global.b32 	%r532, [%rd35+164];
	add.ftz.f32 	%r533, %r531, %r532;
	ld.global.b32 	%r534, [%rd35+188];
	add.ftz.f32 	%r677, %r533, %r534;
	add.s32 	%r670, %r670, 8;
$L__BB1_64:
	setp.eq.s32 	%p104, %r167, 0;
	@%p104 bra 	$L__BB1_70;
	and.b32 	%r173, %r654, 3;
	setp.lt.u32 	%p105, %r167, 4;
	@%p105 bra 	$L__BB1_67;
	mul.wide.u32 	%rd36, %r670, 24;
	add.s64 	%rd37, %rd11, %rd36;
	ld.global.b32 	%r536, [%rd37+20];
	add.ftz.f32 	%r537, %r677, %r536;
	ld.global.b32 	%r538, [%rd37+44];
	add.ftz.f32 	%r539, %r537, %r538;
	ld.global.b32 	%r540, [%rd37+68];
	add.ftz.f32 	%r541, %r539, %r540;
	ld.global.b32 	%r542, [%rd37+92];
	add.ftz.f32 	%r677, %r541, %r542;
	add.s32 	%r670, %r670, 4;
$L__BB1_67:
	setp.eq.s32 	%p106, %r173, 0;
	@%p106 bra 	$L__BB1_70;
	mul.wide.u32 	%rd38, %r670, 24;
	add.s64 	%rd39, %rd38, %rd1;
	add.s64 	%rd47, %rd39, 196632;
	neg.s32 	%r675, %r173;
$L__BB1_69:
	.pragma "nounroll";
	ld.global.b32 	%r543, [%rd47];
	add.ftz.f32 	%r677, %r677, %r543;
	add.s64 	%rd47, %rd47, 24;
	add.s32 	%r675, %r675, 1;
	setp.ne.s32 	%p107, %r675, 0;
	@%p107 bra 	$L__BB1_69;
$L__BB1_70:
	setp.lt.s32 	%p108, %r654, 1;
	setp.lt.ftz.f32 	%p109, %r677, 0f322BCC77;
	mov.b32 	%r680, 0f00000000;
	or.pred 	%p110, %p109, %p108;
	@%p110 bra 	$L__BB1_111;
	and.b32 	%r185, %r654, 7;
	setp.lt.u32 	%p111, %r654, 8;
	mov.b32 	%r680, 0f00000000;
	mov.b32 	%r696, 0;
	@%p111 bra 	$L__BB1_90;
	and.b32 	%r696, %r654, 2147483640;
	neg.s32 	%r678, %r696;
	add.s64 	%rd48, %rd1, 196800;
	mov.b32 	%r680, 0f00000000;
$L__BB1_73:
	.pragma "nounroll";
	ld.global.b32 	%r549, [%rd48+-168];
	div.approx.ftz.f32 	%r190, %r549, %r677;
	setp.leu.ftz.f32 	%p112, %r190, 0f322BCC77;
	@%p112 bra 	$L__BB1_75;
	lg2.approx.ftz.f32 	%r550, %r190;
	mul.ftz.f32 	%r551, %r550, 0fBF317218;
	fma.rn.ftz.f32 	%r680, %r190, %r551, %r680;
$L__BB1_75:
	ld.global.b32 	%r552, [%rd48+-144];
	div.approx.ftz.f32 	%r193, %r552, %r677;
	setp.leu.ftz.f32 	%p113, %r193, 0f322BCC77;
	@%p113 bra 	$L__BB1_77;
	lg2.approx.ftz.f32 	%r553, %r193;
	mul.ftz.f32 	%r554, %r553, 0fBF317218;
	fma.rn.ftz.f32 	%r680, %r193, %r554, %r680;
$L__BB1_77:
	ld.global.b32 	%r555, [%rd48+-120];
	div.approx.ftz.f32 	%r196, %r555, %r677;
	setp.leu.ftz.f32 	%p114, %r196, 0f322BCC77;
	@%p114 bra 	$L__BB1_79;
	lg2.approx.ftz.f32 	%r556, %r196;
	mul.ftz.f32 	%r557, %r556, 0fBF317218;
	fma.rn.ftz.f32 	%r680, %r196, %r557, %r680;
$L__BB1_79:
	ld.global.b32 	%r558, [%rd48+-96];
	div.approx.ftz.f32 	%r199, %r558, %r677;
	setp.leu.ftz.f32 	%p115, %r199, 0f322BCC77;
	@%p115 bra 	$L__BB1_81;
	lg2.approx.ftz.f32 	%r559, %r199;
	mul.ftz.f32 	%r560, %r559, 0fBF317218;
	fma.rn.ftz.f32 	%r680, %r199, %r560, %r680;
$L__BB1_81:
	ld.global.b32 	%r561, [%rd48+-72];
	div.approx.ftz.f32 	%r202, %r561, %r677;
	setp.leu.ftz.f32 	%p116, %r202, 0f322BCC77;
	@%p116 bra 	$L__BB1_83;
	lg2.approx.ftz.f32 	%r562, %r202;
	mul.ftz.f32 	%r563, %r562, 0fBF317218;
	fma.rn.ftz.f32 	%r680, %r202, %r563, %r680;
$L__BB1_83:
	ld.global.b32 	%r564, [%rd48+-48];
	div.approx.ftz.f32 	%r205, %r564, %r677;
	setp.leu.ftz.f32 	%p117, %r205, 0f322BCC77;
	@%p117 bra 	$L__BB1_85;
	lg2.approx.ftz.f32 	%r565, %r205;
	mul.ftz.f32 	%r566, %r565, 0fBF317218;
	fma.rn.ftz.f32 	%r680, %r205, %r566, %r680;
$L__BB1_85:
	ld.global.b32 	%r567, [%rd48+-24];
	div.approx.ftz.f32 	%r208, %r567, %r677;
	setp.leu.ftz.f32 	%p118, %r208, 0f322BCC77;
	@%p118 bra 	$L__BB1_87;
	lg2.approx.ftz.f32 	%r568, %r208;
	mul.ftz.f32 	%r569, %r568, 0fBF317218;
	fma.rn.ftz.f32 	%r680, %r208, %r569, %r680;
$L__BB1_87:
	ld.global.b32 	%r570, [%rd48];
	div.approx.ftz.f32 	%r211, %r570, %r677;
	setp.leu.ftz.f32 	%p119, %r211, 0f322BCC77;
	@%p119 bra 	$L__BB1_89;
	lg2.approx.ftz.f32 	%r571, %r211;
	mul.ftz.f32 	%r572, %r571, 0fBF317218;
	fma.rn.ftz.f32 	%r680, %r211, %r572, %r680;
$L__BB1_89:
	add.s32 	%r678, %r678, 8;
	add.s64 	%rd48, %rd48, 192;
	setp.ne.s32 	%p120, %r678, 0;
	@%p120 bra 	$L__BB1_73;
$L__BB1_90:
	setp.eq.s32 	%p121, %r185, 0;
	@%p121 bra 	$L__BB1_111;
	and.b32 	%r218, %r654, 3;
	setp.lt.u32 	%p122, %r185, 4;
	@%p122 bra 	$L__BB1_101;
	mul.wide.u32 	%rd40, %r696, 24;
	add.s64 	%rd21, %rd11, %rd40;
	ld.global.b32 	%r574, [%rd21+20];
	div.approx.ftz.f32 	%r219, %r574, %r677;
	setp.leu.ftz.f32 	%p123, %r219, 0f322BCC77;
	@%p123 bra 	$L__BB1_94;
	lg2.approx.ftz.f32 	%r575, %r219;
	mul.ftz.f32 	%r576, %r575, 0fBF317218;
	fma.rn.ftz.f32 	%r680, %r219, %r576, %r680;
$L__BB1_94:
	ld.global.b32 	%r577, [%rd21+44];
	div.approx.ftz.f32 	%r222, %r577, %r677;
	setp.leu.ftz.f32 	%p124, %r222, 0f322BCC77;
	@%p124 bra 	$L__BB1_96;
	lg2.approx.ftz.f32 	%r578, %r222;
	mul.ftz.f32 	%r579, %r578, 0fBF317218;
	fma.rn.ftz.f32 	%r680, %r222, %r579, %r680;
$L__BB1_96:
	ld.global.b32 	%r580, [%rd21+68];
	div.approx.ftz.f32 	%r225, %r580, %r677;
	setp.leu.ftz.f32 	%p125, %r225, 0f322BCC77;
	@%p125 bra 	$L__BB1_98;
	lg2.approx.ftz.f32 	%r581, %r225;
	mul.ftz.f32 	%r582, %r581, 0fBF317218;
	fma.rn.ftz.f32 	%r680, %r225, %r582, %r680;
$L__BB1_98:
	ld.global.b32 	%r583, [%rd21+92];
	div.approx.ftz.f32 	%r228, %r583, %r677;
	setp.leu.ftz.f32 	%p126, %r228, 0f322BCC77;
	@%p126 bra 	$L__BB1_100;
	lg2.approx.ftz.f32 	%r584, %r228;
	mul.ftz.f32 	%r585, %r584, 0fBF317218;
	fma.rn.ftz.f32 	%r680, %r228, %r585, %r680;
$L__BB1_100:
	add.s32 	%r696, %r696, 4;
$L__BB1_101:
	setp.eq.s32 	%p127, %r218, 0;
	@%p127 bra 	$L__BB1_111;
	setp.eq.s32 	%p128, %r218, 1;
	@%p128 bra 	$L__BB1_108;
	mul.wide.u32 	%rd41, %r696, 24;
	add.s64 	%rd22, %rd11, %rd41;
	ld.global.b32 	%r587, [%rd22+20];
	div.approx.ftz.f32 	%r235, %r587, %r677;
	setp.leu.ftz.f32 	%p129, %r235, 0f322BCC77;
	@%p129 bra 	$L__BB1_105;
	lg2.approx.ftz.f32 	%r588, %r235;
	mul.ftz.f32 	%r589, %r588, 0fBF317218;
	fma.rn.ftz.f32 	%r680, %r235, %r589, %r680;
$L__BB1_105:
	ld.global.b32 	%r590, [%rd22+44];
	div.approx.ftz.f32 	%r238, %r590, %r677;
	setp.leu.ftz.f32 	%p130, %r238, 0f322BCC77;
	@%p130 bra 	$L__BB1_107;
	lg2.approx.ftz.f32 	%r591, %r238;
	mul.ftz.f32 	%r592, %r591, 0fBF317218;
	fma.rn.ftz.f32 	%r680, %r238, %r592, %r680;
$L__BB1_107:
	add.s32 	%r696, %r696, 2;
$L__BB1_108:
	and.b32 	%r593, %r654, 1;
	setp.ne.b32 	%p131, %r593, 0;
	not.pred 	%p132, %p131;
	@%p132 bra 	$L__BB1_111;
	mul.wide.u32 	%rd42, %r696, 24;
	add.s64 	%rd43, %rd11, %rd42;
	ld.global.b32 	%r594, [%rd43+20];
	div.approx.ftz.f32 	%r245, %r594, %r677;
	setp.leu.ftz.f32 	%p133, %r245, 0f322BCC77;
	@%p133 bra 	$L__BB1_111;
	lg2.approx.ftz.f32 	%r595, %r245;
	mul.ftz.f32 	%r596, %r595, 0fBF317218;
	fma.rn.ftz.f32 	%r680, %r245, %r596, %r680;
$L__BB1_111:
	st.global.b32 	[%rd1+221988], %r680;
$L__BB1_112:
	ret;
$L__BB1_113:
	shl.b32 	%r373, %r90, 2;
	mov.b32 	%r374, _ZZ21tptp_compute_homologyE6parent;
	add.s32 	%r630, %r374, %r373;
	ld.shared.b32 	%r624, [%r630];
	setp.eq.s32 	%p50, %r624, %r90;
	mov.b32 	%r623, %r90;
	mov.b32 	%r625, %r630;
	@%p50 bra 	$L__BB1_114;
	bra.uni 	$L__BB1_128;
$L__BB1_114:
	shl.b32 	%r377, %r634, 2;
	mov.b32 	%r378, _ZZ21tptp_compute_homologyE6parent;
	add.s32 	%r633, %r378, %r377;
	ld.shared.b32 	%r626, [%r633];
	setp.eq.s32 	%p52, %r626, %r634;
	mov.b32 	%r627, %r633;
	mov.b32 	%r628, %r634;
	@%p52 bra 	$L__BB1_116;
$L__BB1_115:
	mov.b32 	%r628, %r626;
	shl.b32 	%r379, %r628, 2;
	mov.b32 	%r380, _ZZ21tptp_compute_homologyE6parent;
	add.s32 	%r86, %r380, %r379;
	ld.shared.b32 	%r626, [%r86];
	st.shared.b32 	[%r627], %r626;
	setp.ne.s32 	%p53, %r626, %r628;
	mov.b32 	%r627, %r86;
	@%p53 bra 	$L__BB1_115;
$L__BB1_116:
	setp.eq.s32 	%p54, %r623, %r628;
	@%p54 bra 	$L__BB1_126;
	ld.shared.b32 	%r631, [%r630];
	setp.eq.s32 	%p55, %r631, %r90;
	@%p55 bra 	$L__BB1_118;
	bra.uni 	$L__BB1_129;
$L__BB1_118:
	ld.shared.b32 	%r632, [%r633];
	setp.eq.s32 	%p57, %r632, %r634;
	@%p57 bra 	$L__BB1_120;
$L__BB1_119:
	mov.b32 	%r634, %r632;
	shl.b32 	%r383, %r634, 2;
	mov.b32 	%r384, _ZZ21tptp_compute_homologyE6parent;
	add.s32 	%r99, %r384, %r383;
	ld.shared.b32 	%r632, [%r99];
	st.shared.b32 	[%r633], %r632;
	setp.ne.s32 	%p58, %r632, %r634;
	mov.b32 	%r633, %r99;
	@%p58 bra 	$L__BB1_119;
$L__BB1_120:
	setp.eq.s32 	%p59, %r90, %r634;
	@%p59 bra 	$L__BB1_127;
	shl.b32 	%r385, %r90, 2;
	mov.b32 	%r386, _ZZ21tptp_compute_homologyE4rank;
	add.s32 	%r103, %r386, %r385;
	ld.shared.b32 	%r104, [%r103];
	shl.b32 	%r387, %r634, 2;
	add.s32 	%r388, %r386, %r387;
	ld.shared.b32 	%r105, [%r388];
	setp.ge.s32 	%p60, %r104, %r105;
	@%p60 bra 	$L__BB1_123;
	st.shared.b32 	[%r630], %r634;
	bra.uni 	$L__BB1_127;
$L__BB1_123:
	setp.le.s32 	%p61, %r104, %r105;
	@%p61 bra 	$L__BB1_125;
	st.shared.b32 	[%r633], %r90;
	bra.uni 	$L__BB1_127;
$L__BB1_125:
	st.shared.b32 	[%r633], %r90;
	add.s32 	%r389, %r104, 1;
	st.shared.b32 	[%r103], %r389;
	bra.uni 	$L__BB1_127;
$L__BB1_126:
	add.s32 	%r635, %r635, 1;
$L__BB1_127:
	add.s32 	%r622, %r622, 1;
	setp.eq.s32 	%p62, %r622, %r36;
	@%p62 bra 	$L__BB1_27;
	bra.uni 	$L__BB1_25;
$L__BB1_128:
	shl.b32 	%r375, %r624, 2;
	mov.b32 	%r376, _ZZ21tptp_compute_homologyE6parent;
	add.s32 	%r82, %r376, %r375;
	ld.shared.b32 	%r83, [%r82];
	st.shared.b32 	[%r625], %r83;
	setp.eq.s32 	%p51, %r83, %r624;
	mov.b32 	%r623, %r624;
	mov.b32 	%r624, %r83;
	mov.b32 	%r625, %r82;
	@%p51 bra 	$L__BB1_114;
	bra.uni 	$L__BB1_128;
$L__BB1_129:
	shl.b32 	%r381, %r631, 2;
	mov.b32 	%r382, _ZZ21tptp_compute_homologyE6parent;
	add.s32 	%r95, %r382, %r381;
	ld.shared.b32 	%r96, [%r95];
	st.shared.b32 	[%r630], %r96;
	setp.eq.s32 	%p56, %r96, %r631;
	mov.b32 	%r90, %r631;
	mov.b32 	%r630, %r95;
	mov.b32 	%r631, %r96;
	@%p56 bra 	$L__BB1_118;
	bra.uni 	$L__BB1_129;

}
	// .globl	tptp_detect_transition
.visible .entry tptp_detect_transition(
	.param .u64 .ptr .align 1 tptp_detect_transition_param_0,
	.param .u64 .ptr .align 1 tptp_detect_transition_param_1
)
{
	.reg .pred 	%p<26>;
	.reg .b32 	%r<438>;
	.reg .b64 	%rd<77>;

	ld.param.b64 	%rd3, [tptp_detect_transition_param_0];
	ld.param.b64 	%rd4, [tptp_detect_transition_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r60, %tid.x;
	setp.ne.s32 	%p1, %r60, 0;
	@%p1 bra 	$L__BB2_31;
	ld.global.b32 	%r1, [%rd2+221976];
	setp.gt.s32 	%p2, %r1, 1;
	@%p2 bra 	$L__BB2_3;
	st.global.b32 	[%rd2+221996], 0;
	st.global.b32 	[%rd2+222000], 0;
	bra.uni 	$L__BB2_31;
$L__BB2_3:
	ld.global.b32 	%r2, [%rd2+221972];
	add.s32 	%r62, %r2, 63;
	shr.s32 	%r63, %r62, 31;
	shr.u32 	%r64, %r63, 26;
	add.s32 	%r65, %r62, %r64;
	and.b32 	%r66, %r65, -64;
	sub.s32 	%r67, %r62, %r66;
	add.s32 	%r68, %r2, 62;
	shr.s32 	%r69, %r68, 31;
	shr.u32 	%r70, %r69, 26;
	add.s32 	%r71, %r68, %r70;
	and.b32 	%r72, %r71, -64;
	sub.s32 	%r73, %r68, %r72;
	mul.wide.s32 	%rd5, %r67, 12;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.b32 	%r74, [%rd6+221204];
	mul.wide.s32 	%rd7, %r73, 12;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.b32 	%r75, [%rd8+221204];
	sub.ftz.f32 	%r76, %r74, %r75;
	mul.lo.s32 	%r77, %r67, 12;
	add.s32 	%r78, %r77, 221208;
	cvt.u64.u32 	%rd9, %r78;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.b32 	%r79, [%rd10];
	mul.lo.s32 	%r80, %r73, 12;
	add.s32 	%r81, %r80, 221208;
	cvt.u64.u32 	%rd11, %r81;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.b32 	%r82, [%rd12];
	sub.ftz.f32 	%r83, %r79, %r82;
	add.s32 	%r84, %r77, 221212;
	cvt.u64.u32 	%rd13, %r84;
	add.s64 	%rd14, %rd2, %rd13;
	ld.global.b32 	%r85, [%rd14];
	add.s32 	%r86, %r80, 221212;
	cvt.u64.u32 	%rd15, %r86;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.b32 	%r87, [%rd16];
	sub.ftz.f32 	%r88, %r85, %r87;
	st.global.b32 	[%rd2+222004], %r76;
	st.global.b32 	[%rd2+222008], %r83;
	st.global.b32 	[%rd2+222012], %r88;
	ld.global.nc.b32 	%r89, [%rd1+188];
	neg.ftz.f32 	%r90, %r89;
	setp.lt.ftz.f32 	%p3, %r76, %r90;
	abs.ftz.f32 	%r91, %r76;
	fma.rn.ftz.f32 	%r92, %r91, 0f40000000, 0f00000000;
	selp.f32 	%r93, %r92, 0f00000000, %p3;
	abs.ftz.f32 	%r94, %r83;
	ld.global.nc.b32 	%r95, [%rd1+192];
	setp.gt.ftz.f32 	%p4, %r94, %r95;
	fma.rn.ftz.f32 	%r96, %r94, 0f40400000, %r93;
	selp.f32 	%r97, %r96, %r93, %p4;
	abs.ftz.f32 	%r98, %r88;
	ld.global.nc.b32 	%r99, [%rd1+196];
	setp.gt.ftz.f32 	%p5, %r98, %r99;
	fma.rn.ftz.f32 	%r100, %r98, 0f3FC00000, %r97;
	selp.f32 	%r101, %r100, %r97, %p5;
	ld.global.b32 	%r102, [%rd2+221980];
	ld.global.nc.b32 	%r103, [%rd1+200];
	setp.gt.ftz.f32 	%p6, %r102, %r103;
	add.ftz.f32 	%r104, %r101, %r102;
	selp.f32 	%r105, %r104, %r101, %p6;
	ld.global.b32 	%r106, [%rd2+221988];
	fma.rn.ftz.f32 	%r3, %r106, 0f3DCCCCCD, %r105;
	ld.global.nc.b32 	%r107, [%rd1+204];
	min.s32 	%r4, %r1, %r107;
	setp.lt.s32 	%p7, %r107, 2;
	mov.b32 	%r437, 0f00000000;
	@%p7 bra 	$L__BB2_27;
	and.b32 	%r5, %r4, 7;
	setp.lt.u32 	%p8, %r4, 8;
	mov.b32 	%r423, 0f00000000;
	mov.b32 	%r418, 0;
	@%p8 bra 	$L__BB2_7;
	and.b32 	%r418, %r4, 2147483640;
	add.s32 	%r412, %r2, 56;
	neg.s32 	%r411, %r418;
	mov.b32 	%r423, 0f00000000;
$L__BB2_6:
	.pragma "nounroll";
	add.s32 	%r112, %r412, 7;
	shr.s32 	%r113, %r112, 31;
	shr.u32 	%r114, %r113, 26;
	add.s32 	%r115, %r112, %r114;
	and.b32 	%r116, %r115, 1073741760;
	sub.s32 	%r117, %r112, %r116;
	mad.lo.s32 	%r118, %r117, 12, 221208;
	cvt.u64.u32 	%rd17, %r118;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.b32 	%r119, [%rd18];
	add.ftz.f32 	%r120, %r423, %r119;
	add.s32 	%r121, %r412, 6;
	shr.s32 	%r122, %r121, 31;
	shr.u32 	%r123, %r122, 26;
	add.s32 	%r124, %r121, %r123;
	and.b32 	%r125, %r124, 1073741760;
	sub.s32 	%r126, %r121, %r125;
	mad.lo.s32 	%r127, %r126, 12, 221208;
	cvt.u64.u32 	%rd19, %r127;
	add.s64 	%rd20, %rd2, %rd19;
	ld.global.b32 	%r128, [%rd20];
	add.ftz.f32 	%r129, %r120, %r128;
	add.s32 	%r130, %r412, 5;
	shr.s32 	%r131, %r130, 31;
	shr.u32 	%r132, %r131, 26;
	add.s32 	%r133, %r130, %r132;
	and.b32 	%r134, %r133, 1073741760;
	sub.s32 	%r135, %r130, %r134;
	mad.lo.s32 	%r136, %r135, 12, 221208;
	cvt.u64.u32 	%rd21, %r136;
	add.s64 	%rd22, %rd2, %rd21;
	ld.global.b32 	%r137, [%rd22];
	add.ftz.f32 	%r138, %r129, %r137;
	add.s32 	%r139, %r412, 4;
	shr.s32 	%r140, %r139, 31;
	shr.u32 	%r141, %r140, 26;
	add.s32 	%r142, %r139, %r141;
	and.b32 	%r143, %r142, 1073741760;
	sub.s32 	%r144, %r139, %r143;
	mad.lo.s32 	%r145, %r144, 12, 221208;
	cvt.u64.u32 	%rd23, %r145;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.b32 	%r146, [%rd24];
	add.ftz.f32 	%r147, %r138, %r146;
	add.s32 	%r148, %r412, 3;
	shr.s32 	%r149, %r148, 31;
	shr.u32 	%r150, %r149, 26;
	add.s32 	%r151, %r148, %r150;
	and.b32 	%r152, %r151, 1073741760;
	sub.s32 	%r153, %r148, %r152;
	mad.lo.s32 	%r154, %r153, 12, 221208;
	cvt.u64.u32 	%rd25, %r154;
	add.s64 	%rd26, %rd2, %rd25;
	ld.global.b32 	%r155, [%rd26];
	add.ftz.f32 	%r156, %r147, %r155;
	add.s32 	%r157, %r412, 2;
	shr.s32 	%r158, %r157, 31;
	shr.u32 	%r159, %r158, 26;
	add.s32 	%r160, %r157, %r159;
	and.b32 	%r161, %r160, 1073741760;
	sub.s32 	%r162, %r157, %r161;
	mad.lo.s32 	%r163, %r162, 12, 221208;
	cvt.u64.u32 	%rd27, %r163;
	add.s64 	%rd28, %rd2, %rd27;
	ld.global.b32 	%r164, [%rd28];
	add.ftz.f32 	%r165, %r156, %r164;
	add.s32 	%r166, %r412, 1;
	shr.s32 	%r167, %r166, 31;
	shr.u32 	%r168, %r167, 26;
	add.s32 	%r169, %r166, %r168;
	and.b32 	%r170, %r169, 1073741760;
	sub.s32 	%r171, %r166, %r170;
	mad.lo.s32 	%r172, %r171, 12, 221208;
	cvt.u64.u32 	%rd29, %r172;
	add.s64 	%rd30, %rd2, %rd29;
	ld.global.b32 	%r173, [%rd30];
	add.ftz.f32 	%r174, %r165, %r173;
	shr.s32 	%r175, %r412, 31;
	shr.u32 	%r176, %r175, 26;
	add.s32 	%r177, %r412, %r176;
	and.b32 	%r178, %r177, 1073741760;
	sub.s32 	%r179, %r412, %r178;
	mad.lo.s32 	%r180, %r179, 12, 221208;
	cvt.u64.u32 	%rd31, %r180;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.b32 	%r181, [%rd32];
	add.ftz.f32 	%r423, %r174, %r181;
	add.s32 	%r412, %r412, -8;
	add.s32 	%r411, %r411, 8;
	setp.ne.s32 	%p9, %r411, 0;
	@%p9 bra 	$L__BB2_6;
$L__BB2_7:
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	$L__BB2_15;
	and.b32 	%r18, %r4, 3;
	setp.lt.u32 	%p11, %r5, 4;
	@%p11 bra 	$L__BB2_10;
	sub.s32 	%r183, %r2, %r418;
	add.s32 	%r184, %r183, 63;
	shr.s32 	%r185, %r184, 31;
	shr.u32 	%r186, %r185, 26;
	add.s32 	%r187, %r184, %r186;
	and.b32 	%r188, %r187, 1073741760;
	sub.s32 	%r189, %r184, %r188;
	mad.lo.s32 	%r190, %r189, 12, 221208;
	cvt.u64.u32 	%rd33, %r190;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.b32 	%r191, [%rd34];
	add.ftz.f32 	%r192, %r423, %r191;
	add.s32 	%r193, %r183, 62;
	shr.s32 	%r194, %r193, 31;
	shr.u32 	%r195, %r194, 26;
	add.s32 	%r196, %r193, %r195;
	and.b32 	%r197, %r196, 1073741760;
	sub.s32 	%r198, %r193, %r197;
	mad.lo.s32 	%r199, %r198, 12, 221208;
	cvt.u64.u32 	%rd35, %r199;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.b32 	%r200, [%rd36];
	add.ftz.f32 	%r201, %r192, %r200;
	add.s32 	%r202, %r183, 61;
	shr.s32 	%r203, %r202, 31;
	shr.u32 	%r204, %r203, 26;
	add.s32 	%r205, %r202, %r204;
	and.b32 	%r206, %r205, 1073741760;
	sub.s32 	%r207, %r202, %r206;
	mad.lo.s32 	%r208, %r207, 12, 221208;
	cvt.u64.u32 	%rd37, %r208;
	add.s64 	%rd38, %rd2, %rd37;
	ld.global.b32 	%r209, [%rd38];
	add.ftz.f32 	%r210, %r201, %r209;
	add.s32 	%r211, %r183, 60;
	shr.s32 	%r212, %r211, 31;
	shr.u32 	%r213, %r212, 26;
	add.s32 	%r214, %r211, %r213;
	and.b32 	%r215, %r214, 1073741760;
	sub.s32 	%r216, %r211, %r215;
	mad.lo.s32 	%r217, %r216, 12, 221208;
	cvt.u64.u32 	%rd39, %r217;
	add.s64 	%rd40, %rd2, %rd39;
	ld.global.b32 	%r218, [%rd40];
	add.ftz.f32 	%r423, %r210, %r218;
	add.s32 	%r418, %r418, 4;
$L__BB2_10:
	setp.eq.s32 	%p12, %r18, 0;
	@%p12 bra 	$L__BB2_15;
	setp.eq.s32 	%p13, %r18, 1;
	@%p13 bra 	$L__BB2_13;
	sub.s32 	%r220, %r2, %r418;
	add.s32 	%r221, %r220, 63;
	shr.s32 	%r222, %r221, 31;
	shr.u32 	%r223, %r222, 26;
	add.s32 	%r224, %r221, %r223;
	and.b32 	%r225, %r224, 1073741760;
	sub.s32 	%r226, %r221, %r225;
	mad.lo.s32 	%r227, %r226, 12, 221208;
	cvt.u64.u32 	%rd41, %r227;
	add.s64 	%rd42, %rd2, %rd41;
	ld.global.b32 	%r228, [%rd42];
	add.ftz.f32 	%r229, %r423, %r228;
	add.s32 	%r230, %r220, 62;
	shr.s32 	%r231, %r230, 31;
	shr.u32 	%r232, %r231, 26;
	add.s32 	%r233, %r230, %r232;
	and.b32 	%r234, %r233, 1073741760;
	sub.s32 	%r235, %r230, %r234;
	mad.lo.s32 	%r236, %r235, 12, 221208;
	cvt.u64.u32 	%rd43, %r236;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.b32 	%r237, [%rd44];
	add.ftz.f32 	%r423, %r229, %r237;
	add.s32 	%r418, %r418, 2;
$L__BB2_13:
	and.b32 	%r238, %r4, 1;
	setp.ne.b32 	%p14, %r238, 0;
	not.pred 	%p15, %p14;
	@%p15 bra 	$L__BB2_15;
	sub.s32 	%r239, %r2, %r418;
	add.s32 	%r240, %r239, 63;
	shr.s32 	%r241, %r240, 31;
	shr.u32 	%r242, %r241, 26;
	add.s32 	%r243, %r240, %r242;
	and.b32 	%r244, %r243, 1073741760;
	sub.s32 	%r245, %r240, %r244;
	mad.lo.s32 	%r246, %r245, 12, 221208;
	cvt.u64.u32 	%rd45, %r246;
	add.s64 	%rd46, %rd2, %rd45;
	ld.global.b32 	%r247, [%rd46];
	add.ftz.f32 	%r423, %r423, %r247;
$L__BB2_15:
	setp.lt.u32 	%p16, %r4, 8;
	cvt.rn.f32.u32 	%r31, %r4;
	div.approx.ftz.f32 	%r32, %r423, %r31;
	mov.b32 	%r436, 0f00000000;
	mov.b32 	%r431, 0;
	@%p16 bra 	$L__BB2_18;
	and.b32 	%r431, %r4, 2147483640;
	add.s32 	%r425, %r2, 56;
	neg.s32 	%r424, %r431;
	mov.b32 	%r436, 0f00000000;
$L__BB2_17:
	.pragma "nounroll";
	add.s32 	%r252, %r425, 7;
	shr.s32 	%r253, %r252, 31;
	shr.u32 	%r254, %r253, 26;
	add.s32 	%r255, %r252, %r254;
	and.b32 	%r256, %r255, 1073741760;
	sub.s32 	%r257, %r252, %r256;
	mad.lo.s32 	%r258, %r257, 12, 221208;
	cvt.u64.u32 	%rd47, %r258;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.b32 	%r259, [%rd48];
	sub.ftz.f32 	%r260, %r259, %r32;
	fma.rn.ftz.f32 	%r261, %r260, %r260, %r436;
	add.s32 	%r262, %r425, 6;
	shr.s32 	%r263, %r262, 31;
	shr.u32 	%r264, %r263, 26;
	add.s32 	%r265, %r262, %r264;
	and.b32 	%r266, %r265, 1073741760;
	sub.s32 	%r267, %r262, %r266;
	mad.lo.s32 	%r268, %r267, 12, 221208;
	cvt.u64.u32 	%rd49, %r268;
	add.s64 	%rd50, %rd2, %rd49;
	ld.global.b32 	%r269, [%rd50];
	sub.ftz.f32 	%r270, %r269, %r32;
	fma.rn.ftz.f32 	%r271, %r270, %r270, %r261;
	add.s32 	%r272, %r425, 5;
	shr.s32 	%r273, %r272, 31;
	shr.u32 	%r274, %r273, 26;
	add.s32 	%r275, %r272, %r274;
	and.b32 	%r276, %r275, 1073741760;
	sub.s32 	%r277, %r272, %r276;
	mad.lo.s32 	%r278, %r277, 12, 221208;
	cvt.u64.u32 	%rd51, %r278;
	add.s64 	%rd52, %rd2, %rd51;
	ld.global.b32 	%r279, [%rd52];
	sub.ftz.f32 	%r280, %r279, %r32;
	fma.rn.ftz.f32 	%r281, %r280, %r280, %r271;
	add.s32 	%r282, %r425, 4;
	shr.s32 	%r283, %r282, 31;
	shr.u32 	%r284, %r283, 26;
	add.s32 	%r285, %r282, %r284;
	and.b32 	%r286, %r285, 1073741760;
	sub.s32 	%r287, %r282, %r286;
	mad.lo.s32 	%r288, %r287, 12, 221208;
	cvt.u64.u32 	%rd53, %r288;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.b32 	%r289, [%rd54];
	sub.ftz.f32 	%r290, %r289, %r32;
	fma.rn.ftz.f32 	%r291, %r290, %r290, %r281;
	add.s32 	%r292, %r425, 3;
	shr.s32 	%r293, %r292, 31;
	shr.u32 	%r294, %r293, 26;
	add.s32 	%r295, %r292, %r294;
	and.b32 	%r296, %r295, 1073741760;
	sub.s32 	%r297, %r292, %r296;
	mad.lo.s32 	%r298, %r297, 12, 221208;
	cvt.u64.u32 	%rd55, %r298;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.b32 	%r299, [%rd56];
	sub.ftz.f32 	%r300, %r299, %r32;
	fma.rn.ftz.f32 	%r301, %r300, %r300, %r291;
	add.s32 	%r302, %r425, 2;
	shr.s32 	%r303, %r302, 31;
	shr.u32 	%r304, %r303, 26;
	add.s32 	%r305, %r302, %r304;
	and.b32 	%r306, %r305, 1073741760;
	sub.s32 	%r307, %r302, %r306;
	mad.lo.s32 	%r308, %r307, 12, 221208;
	cvt.u64.u32 	%rd57, %r308;
	add.s64 	%rd58, %rd2, %rd57;
	ld.global.b32 	%r309, [%rd58];
	sub.ftz.f32 	%r310, %r309, %r32;
	fma.rn.ftz.f32 	%r311, %r310, %r310, %r301;
	add.s32 	%r312, %r425, 1;
	shr.s32 	%r313, %r312, 31;
	shr.u32 	%r314, %r313, 26;
	add.s32 	%r315, %r312, %r314;
	and.b32 	%r316, %r315, 1073741760;
	sub.s32 	%r317, %r312, %r316;
	mad.lo.s32 	%r318, %r317, 12, 221208;
	cvt.u64.u32 	%rd59, %r318;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.b32 	%r319, [%rd60];
	sub.ftz.f32 	%r320, %r319, %r32;
	fma.rn.ftz.f32 	%r321, %r320, %r320, %r311;
	shr.s32 	%r322, %r425, 31;
	shr.u32 	%r323, %r322, 26;
	add.s32 	%r324, %r425, %r323;
	and.b32 	%r325, %r324, 1073741760;
	sub.s32 	%r326, %r425, %r325;
	mad.lo.s32 	%r327, %r326, 12, 221208;
	cvt.u64.u32 	%rd61, %r327;
	add.s64 	%rd62, %rd2, %rd61;
	ld.global.b32 	%r328, [%rd62];
	sub.ftz.f32 	%r329, %r328, %r32;
	fma.rn.ftz.f32 	%r436, %r329, %r329, %r321;
	add.s32 	%r425, %r425, -8;
	add.s32 	%r424, %r424, 8;
	setp.ne.s32 	%p17, %r424, 0;
	@%p17 bra 	$L__BB2_17;
$L__BB2_18:
	setp.eq.s32 	%p18, %r5, 0;
	@%p18 bra 	$L__BB2_26;
	and.b32 	%r45, %r4, 3;
	setp.lt.u32 	%p19, %r5, 4;
	@%p19 bra 	$L__BB2_21;
	sub.s32 	%r331, %r2, %r431;
	add.s32 	%r332, %r331, 63;
	shr.s32 	%r333, %r332, 31;
	shr.u32 	%r334, %r333, 26;
	add.s32 	%r335, %r332, %r334;
	and.b32 	%r336, %r335, 1073741760;
	sub.s32 	%r337, %r332, %r336;
	mad.lo.s32 	%r338, %r337, 12, 221208;
	cvt.u64.u32 	%rd63, %r338;
	add.s64 	%rd64, %rd2, %rd63;
	ld.global.b32 	%r339, [%rd64];
	sub.ftz.f32 	%r340, %r339, %r32;
	fma.rn.ftz.f32 	%r341, %r340, %r340, %r436;
	add.s32 	%r342, %r331, 62;
	shr.s32 	%r343, %r342, 31;
	shr.u32 	%r344, %r343, 26;
	add.s32 	%r345, %r342, %r344;
	and.b32 	%r346, %r345, 1073741760;
	sub.s32 	%r347, %r342, %r346;
	mad.lo.s32 	%r348, %r347, 12, 221208;
	cvt.u64.u32 	%rd65, %r348;
	add.s64 	%rd66, %rd2, %rd65;
	ld.global.b32 	%r349, [%rd66];
	sub.ftz.f32 	%r350, %r349, %r32;
	fma.rn.ftz.f32 	%r351, %r350, %r350, %r341;
	add.s32 	%r352, %r331, 61;
	shr.s32 	%r353, %r352, 31;
	shr.u32 	%r354, %r353, 26;
	add.s32 	%r355, %r352, %r354;
	and.b32 	%r356, %r355, 1073741760;
	sub.s32 	%r357, %r352, %r356;
	mad.lo.s32 	%r358, %r357, 12, 221208;
	cvt.u64.u32 	%rd67, %r358;
	add.s64 	%rd68, %rd2, %rd67;
	ld.global.b32 	%r359, [%rd68];
	sub.ftz.f32 	%r360, %r359, %r32;
	fma.rn.ftz.f32 	%r361, %r360, %r360, %r351;
	add.s32 	%r362, %r331, 60;
	shr.s32 	%r363, %r362, 31;
	shr.u32 	%r364, %r363, 26;
	add.s32 	%r365, %r362, %r364;
	and.b32 	%r366, %r365, 1073741760;
	sub.s32 	%r367, %r362, %r366;
	mad.lo.s32 	%r368, %r367, 12, 221208;
	cvt.u64.u32 	%rd69, %r368;
	add.s64 	%rd70, %rd2, %rd69;
	ld.global.b32 	%r369, [%rd70];
	sub.ftz.f32 	%r370, %r369, %r32;
	fma.rn.ftz.f32 	%r436, %r370, %r370, %r361;
	add.s32 	%r431, %r431, 4;
$L__BB2_21:
	setp.eq.s32 	%p20, %r45, 0;
	@%p20 bra 	$L__BB2_26;
	setp.eq.s32 	%p21, %r45, 1;
	@%p21 bra 	$L__BB2_24;
	sub.s32 	%r372, %r2, %r431;
	add.s32 	%r373, %r372, 63;
	shr.s32 	%r374, %r373, 31;
	shr.u32 	%r375, %r374, 26;
	add.s32 	%r376, %r373, %r375;
	and.b32 	%r377, %r376, 1073741760;
	sub.s32 	%r378, %r373, %r377;
	mad.lo.s32 	%r379, %r378, 12, 221208;
	cvt.u64.u32 	%rd71, %r379;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.b32 	%r380, [%rd72];
	sub.ftz.f32 	%r381, %r380, %r32;
	fma.rn.ftz.f32 	%r382, %r381, %r381, %r436;
	add.s32 	%r383, %r372, 62;
	shr.s32 	%r384, %r383, 31;
	shr.u32 	%r385, %r384, 26;
	add.s32 	%r386, %r383, %r385;
	and.b32 	%r387, %r386, 1073741760;
	sub.s32 	%r388, %r383, %r387;
	mad.lo.s32 	%r389, %r388, 12, 221208;
	cvt.u64.u32 	%rd73, %r389;
	add.s64 	%rd74, %rd2, %rd73;
	ld.global.b32 	%r390, [%rd74];
	sub.ftz.f32 	%r391, %r390, %r32;
	fma.rn.ftz.f32 	%r436, %r391, %r391, %r382;
	add.s32 	%r431, %r431, 2;
$L__BB2_24:
	and.b32 	%r392, %r4, 1;
	setp.ne.b32 	%p22, %r392, 0;
	not.pred 	%p23, %p22;
	@%p23 bra 	$L__BB2_26;
	sub.s32 	%r393, %r2, %r431;
	add.s32 	%r394, %r393, 63;
	shr.s32 	%r395, %r394, 31;
	shr.u32 	%r396, %r395, 26;
	add.s32 	%r397, %r394, %r396;
	and.b32 	%r398, %r397, 1073741760;
	sub.s32 	%r399, %r394, %r398;
	mad.lo.s32 	%r400, %r399, 12, 221208;
	cvt.u64.u32 	%rd75, %r400;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.b32 	%r401, [%rd76];
	sub.ftz.f32 	%r402, %r401, %r32;
	fma.rn.ftz.f32 	%r436, %r402, %r402, %r436;
$L__BB2_26:
	div.approx.ftz.f32 	%r437, %r436, %r31;
$L__BB2_27:
	add.ftz.f32 	%r403, %r437, 0f3F800000;
	rcp.approx.ftz.f32 	%r404, %r403;
	st.global.b32 	[%rd2+222016], %r404;
	setp.geu.ftz.f32 	%p24, %r437, 0f3DCCCCCD;
	@%p24 bra 	$L__BB2_29;
	ld.global.b32 	%r407, [%rd2+222020];
	add.s32 	%r408, %r407, 1;
	st.global.b32 	[%rd2+222020], %r408;
	st.global.b32 	[%rd2+222024], 0;
	bra.uni 	$L__BB2_30;
$L__BB2_29:
	ld.global.b32 	%r405, [%rd2+222024];
	add.s32 	%r406, %r405, 1;
	st.global.b32 	[%rd2+222024], %r406;
	st.global.b32 	[%rd2+222020], 0;
$L__BB2_30:
	st.global.b32 	[%rd2+222000], %r3;
	ld.global.nc.b32 	%r409, [%rd1+208];
	setp.gt.ftz.f32 	%p25, %r3, %r409;
	selp.b32 	%r410, 1, 0, %p25;
	st.global.b32 	[%rd2+221996], %r410;
$L__BB2_31:
	ret;

}
	// .globl	tptp_full_update
.visible .entry tptp_full_update(
	.param .u64 .ptr .align 1 tptp_full_update_param_0,
	.param .u64 .ptr .align 1 tptp_full_update_param_1,
	.param .u64 .ptr .align 1 tptp_full_update_param_2,
	.param .u64 .ptr .align 1 tptp_full_update_param_3,
	.param .u64 .ptr .align 1 tptp_full_update_param_4,
	.param .u32 tptp_full_update_param_5
)
{


	ret;

}
	// .globl	tptp_reset_state
.visible .entry tptp_reset_state(
	.param .u64 .ptr .align 1 tptp_reset_state_param_0
)
{
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<138>;
	.reg .b64 	%rd<59>;

	ld.param.b64 	%rd10, [tptp_reset_state_param_0];
	cvta.to.global.u64 	%rd1, %rd10;
	mov.u32 	%r121, %tid.x;
	setp.ne.s32 	%p1, %r121, 0;
	@%p1 bra 	$L__BB4_2;
	st.global.b32 	[%rd1+196608], 0;
	st.global.b32 	[%rd1+221188], 0;
	st.global.b32 	[%rd1+221192], 0;
	st.global.b32 	[%rd1+221196], 0;
	st.global.b32 	[%rd1+221200], 0;
	st.global.b32 	[%rd1+221972], 0;
	st.global.b32 	[%rd1+221976], 0;
	st.global.b32 	[%rd1+221980], 0;
	st.global.b32 	[%rd1+221984], 0;
	st.global.b32 	[%rd1+221988], 0;
	st.global.b32 	[%rd1+221992], 0;
	st.global.b32 	[%rd1+221996], 0;
	st.global.b32 	[%rd1+222000], 0;
	st.global.b32 	[%rd1+222004], 0;
	st.global.b32 	[%rd1+222008], 0;
	st.global.b32 	[%rd1+222012], 0;
	st.global.b32 	[%rd1+222016], 1065353216;
	st.global.b32 	[%rd1+222020], 0;
	st.global.b32 	[%rd1+222024], 0;
	st.global.b32 	[%rd1+222028], 0;
	st.global.b32 	[%rd1+222032], 1036831949;
	st.global.b32 	[%rd1+222036], 0;
$L__BB4_2:
	mov.u32 	%r2, %ntid.x;
	add.s32 	%r3, %r121, %r2;
	cvt.u16.u32 	%rs2, %r3;
	xor.b16 	%rs3, %rs2, 4095;
	cvt.u16.u32 	%rs4, %r2;
	div.u16 	%rs5, %rs3, %rs4;
	and.b16 	%rs1, %rs5, 3;
	setp.eq.s16 	%p2, %rs1, 2;
	mov.b32 	%r113, %r121;
	@%p2 bra 	$L__BB4_5;
	cvt.u32.u16 	%r4, %rs1;
	mov.b32 	%r112, 0;
	mov.b32 	%r113, %r121;
$L__BB4_4:
	.pragma "nounroll";
	mul.wide.u32 	%rd11, %r113, 48;
	add.s64 	%rd12, %rd1, %rd11;
	st.global.b32 	[%rd12], -1;
	st.global.b32 	[%rd12+36], -1;
	add.s32 	%r113, %r113, %r2;
	add.s32 	%r112, %r112, 1;
	xor.b32 	%r85, %r112, %r4;
	setp.ne.s32 	%p3, %r85, 2;
	@%p3 bra 	$L__BB4_4;
$L__BB4_5:
	shl.b32 	%r10, %r2, 1;
	add.s32 	%r116, %r113, %r10;
	shl.b32 	%r12, %r2, 2;
	mul.lo.s32 	%r13, %r2, 3;
	add.s32 	%r115, %r113, %r13;
	add.s32 	%r114, %r2, %r113;
$L__BB4_6:
	mul.wide.u32 	%rd13, %r113, 48;
	add.s64 	%rd14, %rd1, %rd13;
	st.global.b32 	[%rd14], -1;
	st.global.b32 	[%rd14+36], -1;
	add.s32 	%r86, %r113, %r2;
	mul.wide.u32 	%rd15, %r114, 48;
	add.s64 	%rd16, %rd1, %rd15;
	st.global.b32 	[%rd16], -1;
	st.global.b32 	[%rd16+36], -1;
	add.s32 	%r87, %r86, %r2;
	mul.wide.u32 	%rd17, %r116, 48;
	add.s64 	%rd18, %rd1, %rd17;
	st.global.b32 	[%rd18], -1;
	st.global.b32 	[%rd18+36], -1;
	add.s32 	%r88, %r87, %r2;
	mul.wide.u32 	%rd19, %r115, 48;
	add.s64 	%rd20, %rd1, %rd19;
	st.global.b32 	[%rd20], -1;
	st.global.b32 	[%rd20+36], -1;
	add.s32 	%r113, %r88, %r2;
	add.s32 	%r116, %r116, %r12;
	add.s32 	%r115, %r115, %r12;
	add.s32 	%r114, %r114, %r12;
	setp.lt.u32 	%p4, %r113, 4096;
	@%p4 bra 	$L__BB4_6;
	max.u32 	%r89, %r3, 1024;
	setp.lt.u32 	%p5, %r3, 1024;
	selp.b32 	%r90, 1, 0, %p5;
	add.s32 	%r91, %r3, %r90;
	sub.s32 	%r92, %r89, %r91;
	div.u32 	%r93, %r92, %r2;
	add.s32 	%r24, %r93, %r90;
	and.b32 	%r94, %r24, 3;
	setp.eq.s32 	%p6, %r94, 3;
	mov.b32 	%r129, %r121;
	@%p6 bra 	$L__BB4_10;
	add.s32 	%r95, %r24, 1;
	and.b32 	%r96, %r95, 3;
	mul.wide.u32 	%rd21, %r121, 24;
	add.s64 	%rd22, %rd21, %rd1;
	add.s64 	%rd57, %rd22, 196612;
	mul.wide.u32 	%rd3, %r2, 24;
	neg.s32 	%r118, %r96;
	mad.lo.s32 	%r129, %r2, %r96, %r121;
$L__BB4_9:
	.pragma "nounroll";
	st.global.b32 	[%rd57], 0;
	st.global.b32 	[%rd57+4], 0;
	st.global.b32 	[%rd57+20], 0;
	add.s64 	%rd57, %rd57, %rd3;
	add.s32 	%r118, %r118, 1;
	setp.ne.s32 	%p7, %r118, 0;
	@%p7 bra 	$L__BB4_9;
$L__BB4_10:
	setp.lt.u32 	%p8, %r24, 3;
	@%p8 bra 	$L__BB4_13;
	add.s32 	%r128, %r129, %r10;
	mul.lo.s32 	%r122, %r129, 24;
	mad.lo.s32 	%r127, %r2, 48, %r122;
	mul.lo.s32 	%r33, %r2, 96;
	add.s32 	%r126, %r129, %r13;
	mad.lo.s32 	%r125, %r2, 72, %r122;
	add.s32 	%r123, %r2, %r129;
	mul.lo.s32 	%r124, %r123, 24;
$L__BB4_12:
	mul.wide.u32 	%rd23, %r129, 24;
	add.s64 	%rd24, %rd1, %rd23;
	st.global.b32 	[%rd24+196612], 0;
	cvt.u64.u32 	%rd25, %r122;
	add.s64 	%rd26, %rd1, %rd25;
	st.global.b32 	[%rd26+196616], 0;
	st.global.b32 	[%rd26+196632], 0;
	add.s32 	%r97, %r129, %r2;
	mul.wide.u32 	%rd27, %r123, 24;
	add.s64 	%rd28, %rd1, %rd27;
	st.global.b32 	[%rd28+196612], 0;
	cvt.u64.u32 	%rd29, %r124;
	add.s64 	%rd30, %rd1, %rd29;
	st.global.b32 	[%rd30+196616], 0;
	st.global.b32 	[%rd30+196632], 0;
	add.s32 	%r98, %r97, %r2;
	mul.wide.u32 	%rd31, %r128, 24;
	add.s64 	%rd32, %rd1, %rd31;
	st.global.b32 	[%rd32+196612], 0;
	cvt.u64.u32 	%rd33, %r127;
	add.s64 	%rd34, %rd1, %rd33;
	st.global.b32 	[%rd34+196616], 0;
	st.global.b32 	[%rd34+196632], 0;
	add.s32 	%r99, %r98, %r2;
	mul.wide.u32 	%rd35, %r126, 24;
	add.s64 	%rd36, %rd1, %rd35;
	st.global.b32 	[%rd36+196612], 0;
	cvt.u64.u32 	%rd37, %r125;
	add.s64 	%rd38, %rd1, %rd37;
	st.global.b32 	[%rd38+196616], 0;
	st.global.b32 	[%rd38+196632], 0;
	add.s32 	%r129, %r99, %r2;
	add.s32 	%r128, %r128, %r12;
	add.s32 	%r127, %r127, %r33;
	add.s32 	%r126, %r126, %r12;
	add.s32 	%r125, %r125, %r33;
	add.s32 	%r124, %r124, %r33;
	add.s32 	%r123, %r123, %r12;
	add.s32 	%r122, %r122, %r33;
	setp.lt.u32 	%p9, %r129, 1024;
	@%p9 bra 	$L__BB4_12;
$L__BB4_13:
	setp.gt.u32 	%p10, %r121, 63;
	@%p10 bra 	$L__BB4_20;
	max.u32 	%r100, %r3, 64;
	setp.lt.u32 	%p11, %r3, 64;
	selp.b32 	%r101, 1, 0, %p11;
	add.s32 	%r102, %r3, %r101;
	sub.s32 	%r103, %r100, %r102;
	div.u32 	%r104, %r103, %r2;
	add.s32 	%r38, %r104, %r101;
	and.b32 	%r105, %r38, 3;
	setp.eq.s32 	%p12, %r105, 3;
	@%p12 bra 	$L__BB4_17;
	add.s32 	%r106, %r38, 1;
	and.b32 	%r107, %r106, 3;
	mul.wide.u32 	%rd39, %r121, 12;
	add.s64 	%rd40, %rd39, %rd1;
	add.s64 	%rd58, %rd40, 221212;
	mul.wide.u32 	%rd7, %r2, 12;
	neg.s32 	%r120, %r107;
	mad.lo.s32 	%r121, %r2, %r107, %r121;
$L__BB4_16:
	.pragma "nounroll";
	st.global.b32 	[%rd58+-8], 0;
	st.global.b32 	[%rd58+-4], 0;
	st.global.b32 	[%rd58], 0;
	add.s64 	%rd58, %rd58, %rd7;
	add.s32 	%r120, %r120, 1;
	setp.ne.s32 	%p13, %r120, 0;
	@%p13 bra 	$L__BB4_16;
$L__BB4_17:
	setp.lt.u32 	%p14, %r38, 3;
	@%p14 bra 	$L__BB4_20;
	add.s32 	%r136, %r121, %r10;
	mul.lo.s32 	%r130, %r121, 12;
	mad.lo.s32 	%r135, %r2, 24, %r130;
	mul.lo.s32 	%r47, %r2, 48;
	add.s32 	%r134, %r121, %r13;
	mad.lo.s32 	%r133, %r2, 36, %r130;
	add.s32 	%r131, %r2, %r121;
	mul.lo.s32 	%r132, %r131, 12;
$L__BB4_19:
	mul.wide.u32 	%rd41, %r121, 12;
	add.s64 	%rd42, %rd1, %rd41;
	st.global.b32 	[%rd42+221204], 0;
	cvt.u64.u32 	%rd43, %r130;
	add.s64 	%rd44, %rd1, %rd43;
	st.global.b32 	[%rd44+221208], 0;
	st.global.b32 	[%rd44+221212], 0;
	add.s32 	%r108, %r121, %r2;
	mul.wide.u32 	%rd45, %r131, 12;
	add.s64 	%rd46, %rd1, %rd45;
	st.global.b32 	[%rd46+221204], 0;
	cvt.u64.u32 	%rd47, %r132;
	add.s64 	%rd48, %rd1, %rd47;
	st.global.b32 	[%rd48+221208], 0;
	st.global.b32 	[%rd48+221212], 0;
	add.s32 	%r109, %r108, %r2;
	mul.wide.u32 	%rd49, %r136, 12;
	add.s64 	%rd50, %rd1, %rd49;
	st.global.b32 	[%rd50+221204], 0;
	cvt.u64.u32 	%rd51, %r135;
	add.s64 	%rd52, %rd1, %rd51;
	st.global.b32 	[%rd52+221208], 0;
	st.global.b32 	[%rd52+221212], 0;
	add.s32 	%r110, %r109, %r2;
	mul.wide.u32 	%rd53, %r134, 12;
	add.s64 	%rd54, %rd1, %rd53;
	st.global.b32 	[%rd54+221204], 0;
	cvt.u64.u32 	%rd55, %r133;
	add.s64 	%rd56, %rd1, %rd55;
	st.global.b32 	[%rd56+221208], 0;
	st.global.b32 	[%rd56+221212], 0;
	add.s32 	%r121, %r110, %r2;
	add.s32 	%r136, %r136, %r12;
	add.s32 	%r135, %r135, %r47;
	add.s32 	%r134, %r134, %r12;
	add.s32 	%r133, %r133, %r47;
	add.s32 	%r132, %r132, %r47;
	add.s32 	%r131, %r131, %r12;
	add.s32 	%r130, %r130, %r47;
	setp.lt.u32 	%p15, %r121, 64;
	@%p15 bra 	$L__BB4_19;
$L__BB4_20:
	ret;

}
	// .globl	tptp_extract_features
.visible .entry tptp_extract_features(
	.param .u64 .ptr .align 1 tptp_extract_features_param_0,
	.param .u64 .ptr .align 1 tptp_extract_features_param_1,
	.param .u32 tptp_extract_features_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<5>;

	ld.param.b64 	%rd1, [tptp_extract_features_param_0];
	ld.param.b64 	%rd2, [tptp_extract_features_param_1];
	ld.param.b32 	%r1, [tptp_extract_features_param_2];
	mov.u32 	%r2, %tid.x;
	setp.ne.s32 	%p1, %r2, 0;
	setp.lt.s32 	%p2, %r1, 16;
	or.pred 	%p3, %p1, %p2;
	@%p3 bra 	$L__BB5_2;
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	ld.global.nc.b32 	%r3, [%rd3+221192];
	st.global.b32 	[%rd4], %r3;
	ld.global.nc.b32 	%r4, [%rd3+221196];
	st.global.b32 	[%rd4+4], %r4;
	ld.global.nc.b32 	%r5, [%rd3+221200];
	st.global.b32 	[%rd4+8], %r5;
	ld.global.nc.b32 	%r6, [%rd3+222004];
	st.global.b32 	[%rd4+12], %r6;
	ld.global.nc.b32 	%r7, [%rd3+222008];
	st.global.b32 	[%rd4+16], %r7;
	ld.global.nc.b32 	%r8, [%rd3+222012];
	st.global.b32 	[%rd4+20], %r8;
	ld.global.nc.b32 	%r9, [%rd3+221980];
	st.global.b32 	[%rd4+24], %r9;
	ld.global.nc.b32 	%r10, [%rd3+221984];
	st.global.b32 	[%rd4+28], %r10;
	ld.global.nc.b32 	%r11, [%rd3+221988];
	st.global.b32 	[%rd4+32], %r11;
	ld.global.nc.b32 	%r12, [%rd3+222016];
	st.global.b32 	[%rd4+36], %r12;
	ld.global.nc.b32 	%r13, [%rd3+221996];
	cvt.rn.f32.s32 	%r14, %r13;
	st.global.b32 	[%rd4+40], %r14;
	ld.global.nc.b32 	%r15, [%rd3+222000];
	st.global.b32 	[%rd4+44], %r15;
	ld.global.nc.b32 	%r16, [%rd3+222020];
	cvt.rn.f32.s32 	%r17, %r16;
	mov.b32 	%r18, 0f42C80000;
	div.approx.ftz.f32 	%r19, %r17, %r18;
	st.global.b32 	[%rd4+48], %r19;
	ld.global.nc.b32 	%r20, [%rd3+222024];
	cvt.rn.f32.s32 	%r21, %r20;
	div.approx.ftz.f32 	%r22, %r21, %r18;
	st.global.b32 	[%rd4+52], %r22;
	ld.global.nc.b32 	%r23, [%rd3+221188];
	cvt.rn.f32.s32 	%r24, %r23;
	div.approx.ftz.f32 	%r25, %r24, %r18;
	st.global.b32 	[%rd4+56], %r25;
	ld.global.nc.b32 	%r26, [%rd3+221992];
	st.global.b32 	[%rd4+60], %r26;
$L__BB5_2:
	ret;

}
