Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed May 30 23:46:38 2018
| Host         : ChrisJu running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SingleStyleCPU_control_sets_placed.rpt
| Design       : SingleStyleCPU
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   105 |
| Minimum Number of register sites lost to control set restrictions |     8 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             807 |          625 |
| Yes          | No                    | Yes                    |               7 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------+-------------------------+------------------+----------------+
|        Clock Signal       |        Enable Signal       |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+---------------------------+----------------------------+-------------------------+------------------+----------------+
|  my_pc/pc_new_reg[7]_0[0] |                            |                         |                4 |              7 |
|  CLK_IBUF_BUFG            | my_pc/PCWre                | my_pc/pc_new[7]_i_2_n_0 |                3 |              7 |
|  CLK_Q_IBUF_BUFG          | display_out[6]_i_1_n_0     |                         |                4 |              7 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[97][7]_0[0] |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[96][7][0]   |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[95][7][0]   |                         |                3 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[94][7]_1[0] |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[93][7][0]   |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[92][7][0]   |                         |                5 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[91][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[90][7][0]   |                         |                5 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[8][7][0]    |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[87][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[86][7][0]   |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[85][7][0]   |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[84][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[83][7][0]   |                         |                5 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[82][7][0]   |                         |                3 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[81][7][0]   |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[80][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[7][7][0]    |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[79][7][0]   |                         |                5 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[78][7][0]   |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[77][7][0]   |                         |                4 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[76][7][0]   |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[75][7][0]   |                         |                4 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[74][7][0]   |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[73][7][0]   |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[6][7][0]    |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[69][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[66][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[64][7][0]   |                         |                5 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[65][7][0]   |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[63][7][0]   |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[62][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[61][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[60][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[5][7][0]    |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[59][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[58][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[57][7][0]   |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[56][7][0]   |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[55][7][0]   |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[53][7][0]   |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[54][7][0]   |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[52][7][0]   |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[51][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[50][7][0]   |                         |                4 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[4][7][0]    |                         |                3 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[49][7][0]   |                         |                3 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[47][7][0]   |                         |                5 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[48][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[46][7][0]   |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[45][7][0]   |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[44][7][0]   |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[43][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[42][7][0]   |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[41][7]_2[0] |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[3][7][0]    |                         |                4 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[36][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[34][7][0]   |                         |                5 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[35][7][0]   |                         |                5 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[33][7][0]   |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[32][7]_0[0] |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[31][7][0]   |                         |                5 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[30][7][0]   |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[2][7][0]    |                         |                4 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[29][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[28][7][0]   |                         |                5 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[27][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[26][7]_1[0] |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[25][7][0]   |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[24][7][0]   |                         |                5 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[23][7][0]   |                         |                4 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[21][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[22][7][0]   |                         |                5 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[20][7][0]   |                         |                4 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[1][7][0]    |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[9][7][0]    |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[17][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[18][7][0]   |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[15][7][0]   |                         |                4 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[16][7][0]   |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[13][7][0]   |                         |                5 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[14][7][0]   |                         |                5 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[12][7][0]   |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[11][7][0]   |                         |                5 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[10][7][0]   |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[0][7][0]    |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/E[0]                |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_alu/RAM_reg[19][7][0]   |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_pc/RAM_reg[37][7][0]    |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_pc/RAM_reg[40][7][0]    |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_pc/RAM_reg[38][7][0]    |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_pc/RAM_reg[39][7][0]    |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_pc/RAM_reg[67][7][0]    |                         |                5 |              8 |
| ~CLK_IBUF_BUFG            | my_pc/RAM_reg[68][7][0]    |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_pc/RAM_reg[70][7][0]    |                         |                8 |              8 |
| ~CLK_IBUF_BUFG            | my_pc/RAM_reg[71][7][0]    |                         |                4 |              8 |
| ~CLK_IBUF_BUFG            | my_pc/RAM_reg[72][7][0]    |                         |                6 |              8 |
| ~CLK_IBUF_BUFG            | my_pc/RAM_reg[88][7][0]    |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_pc/RAM_reg[98][7][0]    |                         |                7 |              8 |
| ~CLK_IBUF_BUFG            | my_pc/E[0]                 |                         |                3 |              8 |
|  CLK_Q_IBUF_BUFG          |                            |                         |                9 |             27 |
| ~CLK_IBUF_BUFG            | my_pc/RegWre               |                         |               12 |             96 |
+---------------------------+----------------------------+-------------------------+------------------+----------------+


