\hypertarget{struct_h_r_t_i_m___timerx___type_def}{}\doxysection{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def Struct Reference}
\label{struct_h_r_t_i_m___timerx___type_def}\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}


{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a060da3ec26c85eb3ef64b50dcd14b91f}{TIMx\+CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a5b578ebd9a6ec5da66798dc7a3453f4e}{TIMx\+ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a6d09f095c7632ad7ac48b348d734818f}{TIMx\+ICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ac958e2010a06cf867e061d328458389c}{TIMx\+DIER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_adb89668ffdc8bd00b2382dc9532614e0}{CNTxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a853e7ebf605585017dcd4d6df1d80f5b}{PERxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ae8c3ea512bf1f88597ee95fecbe92081}{REPxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_afe7b9a6dc9a2d2065fac824231b22221}{CMP1xR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a4d82f9a0f2cd9fe3d26ec272728810a5}{CMP1\+CxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ab7cabe716f2dc9dcff3eab06a5a987bc}{CMP2xR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a157990ebc5f51a3c43b0d4dd317e444a}{CMP3xR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_adbc088e70c4b1e787e40e9b159dee87c}{CMP4xR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_aee01add8751c200022c389a5ffed95f7}{CPT1xR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ae3fe904fe296dcfab94f0be9cbfee2d8}{CPT2xR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_aaf946a75b3ea025a50d591c0ec0fc79c}{DTxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a3c8fa17b933f3a35376fed37d21305dd}{SETx1R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a91f27f126117fa3e81bbdf07af2087da}{RSTx1R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a0cd77a782de3159644c338fb02c68738}{SETx2R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a77259ad89cc75621bae19f36f15a1f81}{RSTx2R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a7d7607fc7fed3c39c540aa7c15f7a81e}{EEFx\+R1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ae12acf680bca5dbb90058747ae3bcc4a}{EEFx\+R2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a2ce5dc08111ac3b18acfc9a2c2953e38}{RSTxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ae0cdb8d7079d34d08019013708524ed7}{CHPxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a8aa829c29f3d207b7f1f32470536f5b2}{CPT1x\+CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a7040b06fd536d8f287546f0a0eb510d6}{CPT2x\+CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a2940b6ea0d39280d7cca26eb6d21360b}{OUTxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ab5ed3ef41c4b0e86fa0e121d7fc131fa}{FLTxR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a92bdd34d0bb3e2d14a3ce60040036510}{RESERVED0}} \mbox{[}5\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01684}{1684}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_ae0cdb8d7079d34d08019013708524ed7}\label{struct_h_r_t_i_m___timerx___type_def_ae0cdb8d7079d34d08019013708524ed7}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CHPxR@{CHPxR}}
\index{CHPxR@{CHPxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHPxR}{CHPxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CHPxR}

HRTIM Timerx Chopper register, Address offset\+: 0x58 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01708}{1708}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a4d82f9a0f2cd9fe3d26ec272728810a5}\label{struct_h_r_t_i_m___timerx___type_def_a4d82f9a0f2cd9fe3d26ec272728810a5}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CMP1CxR@{CMP1CxR}}
\index{CMP1CxR@{CMP1CxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMP1CxR}{CMP1CxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMP1\+CxR}

HRTIM Timerx compare 1 compound register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01694}{1694}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_afe7b9a6dc9a2d2065fac824231b22221}\label{struct_h_r_t_i_m___timerx___type_def_afe7b9a6dc9a2d2065fac824231b22221}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CMP1xR@{CMP1xR}}
\index{CMP1xR@{CMP1xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMP1xR}{CMP1xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMP1xR}

HRTIM Timerx compare 1 register, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01693}{1693}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_ab7cabe716f2dc9dcff3eab06a5a987bc}\label{struct_h_r_t_i_m___timerx___type_def_ab7cabe716f2dc9dcff3eab06a5a987bc}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CMP2xR@{CMP2xR}}
\index{CMP2xR@{CMP2xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMP2xR}{CMP2xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMP2xR}

HRTIM Timerx compare 2 register, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01695}{1695}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a157990ebc5f51a3c43b0d4dd317e444a}\label{struct_h_r_t_i_m___timerx___type_def_a157990ebc5f51a3c43b0d4dd317e444a}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CMP3xR@{CMP3xR}}
\index{CMP3xR@{CMP3xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMP3xR}{CMP3xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMP3xR}

HRTIM Timerx compare 3 register, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01696}{1696}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_adbc088e70c4b1e787e40e9b159dee87c}\label{struct_h_r_t_i_m___timerx___type_def_adbc088e70c4b1e787e40e9b159dee87c}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CMP4xR@{CMP4xR}}
\index{CMP4xR@{CMP4xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMP4xR}{CMP4xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMP4xR}

HRTIM Timerx compare 4 register, Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01697}{1697}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_adb89668ffdc8bd00b2382dc9532614e0}\label{struct_h_r_t_i_m___timerx___type_def_adb89668ffdc8bd00b2382dc9532614e0}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CNTxR@{CNTxR}}
\index{CNTxR@{CNTxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNTxR}{CNTxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CNTxR}

HRTIM Timerx counter register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01690}{1690}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a8aa829c29f3d207b7f1f32470536f5b2}\label{struct_h_r_t_i_m___timerx___type_def_a8aa829c29f3d207b7f1f32470536f5b2}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CPT1xCR@{CPT1xCR}}
\index{CPT1xCR@{CPT1xCR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPT1xCR}{CPT1xCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CPT1x\+CR}

HRTIM Timerx Capture 1 register, Address offset\+: 0x5C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01709}{1709}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_aee01add8751c200022c389a5ffed95f7}\label{struct_h_r_t_i_m___timerx___type_def_aee01add8751c200022c389a5ffed95f7}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CPT1xR@{CPT1xR}}
\index{CPT1xR@{CPT1xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPT1xR}{CPT1xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CPT1xR}

HRTIM Timerx capture 1 register, Address offset\+: 0x30 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01698}{1698}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a7040b06fd536d8f287546f0a0eb510d6}\label{struct_h_r_t_i_m___timerx___type_def_a7040b06fd536d8f287546f0a0eb510d6}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CPT2xCR@{CPT2xCR}}
\index{CPT2xCR@{CPT2xCR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPT2xCR}{CPT2xCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CPT2x\+CR}

HRTIM Timerx Capture 2 register, Address offset\+: 0x60 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01710}{1710}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_ae3fe904fe296dcfab94f0be9cbfee2d8}\label{struct_h_r_t_i_m___timerx___type_def_ae3fe904fe296dcfab94f0be9cbfee2d8}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CPT2xR@{CPT2xR}}
\index{CPT2xR@{CPT2xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPT2xR}{CPT2xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CPT2xR}

HRTIM Timerx capture 2 register, Address offset\+: 0x34 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01699}{1699}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_aaf946a75b3ea025a50d591c0ec0fc79c}\label{struct_h_r_t_i_m___timerx___type_def_aaf946a75b3ea025a50d591c0ec0fc79c}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!DTxR@{DTxR}}
\index{DTxR@{DTxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DTxR}{DTxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DTxR}

HRTIM Timerx dead time register, Address offset\+: 0x38 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01700}{1700}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a7d7607fc7fed3c39c540aa7c15f7a81e}\label{struct_h_r_t_i_m___timerx___type_def_a7d7607fc7fed3c39c540aa7c15f7a81e}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!EEFxR1@{EEFxR1}}
\index{EEFxR1@{EEFxR1}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EEFxR1}{EEFxR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EEFx\+R1}

HRTIM Timerx external event filtering 1 register, Address offset\+: 0x4C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01705}{1705}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_ae12acf680bca5dbb90058747ae3bcc4a}\label{struct_h_r_t_i_m___timerx___type_def_ae12acf680bca5dbb90058747ae3bcc4a}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!EEFxR2@{EEFxR2}}
\index{EEFxR2@{EEFxR2}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EEFxR2}{EEFxR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EEFx\+R2}

HRTIM Timerx external event filtering 2 register, Address offset\+: 0x50 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01706}{1706}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_ab5ed3ef41c4b0e86fa0e121d7fc131fa}\label{struct_h_r_t_i_m___timerx___type_def_ab5ed3ef41c4b0e86fa0e121d7fc131fa}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!FLTxR@{FLTxR}}
\index{FLTxR@{FLTxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTxR}{FLTxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLTxR}

HRTIM Timerx Fault register, Address offset\+: 0x68 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01712}{1712}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a2940b6ea0d39280d7cca26eb6d21360b}\label{struct_h_r_t_i_m___timerx___type_def_a2940b6ea0d39280d7cca26eb6d21360b}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!OUTxR@{OUTxR}}
\index{OUTxR@{OUTxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OUTxR}{OUTxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OUTxR}

HRTIM Timerx Output register, Address offset\+: 0x64 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01711}{1711}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a853e7ebf605585017dcd4d6df1d80f5b}\label{struct_h_r_t_i_m___timerx___type_def_a853e7ebf605585017dcd4d6df1d80f5b}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!PERxR@{PERxR}}
\index{PERxR@{PERxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PERxR}{PERxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PERxR}

HRTIM Timerx period register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01691}{1691}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_ae8c3ea512bf1f88597ee95fecbe92081}\label{struct_h_r_t_i_m___timerx___type_def_ae8c3ea512bf1f88597ee95fecbe92081}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!REPxR@{REPxR}}
\index{REPxR@{REPxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{REPxR}{REPxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t REPxR}

HRTIM Timerx repetition register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01692}{1692}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a92bdd34d0bb3e2d14a3ce60040036510}\label{struct_h_r_t_i_m___timerx___type_def_a92bdd34d0bb3e2d14a3ce60040036510}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0\mbox{[}5\mbox{]}}

Reserved, 0x6C..0x7C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01713}{1713}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a91f27f126117fa3e81bbdf07af2087da}\label{struct_h_r_t_i_m___timerx___type_def_a91f27f126117fa3e81bbdf07af2087da}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!RSTx1R@{RSTx1R}}
\index{RSTx1R@{RSTx1R}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RSTx1R}{RSTx1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RSTx1R}

HRTIM Timerx output 1 reset register, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01702}{1702}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a77259ad89cc75621bae19f36f15a1f81}\label{struct_h_r_t_i_m___timerx___type_def_a77259ad89cc75621bae19f36f15a1f81}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!RSTx2R@{RSTx2R}}
\index{RSTx2R@{RSTx2R}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RSTx2R}{RSTx2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RSTx2R}

HRTIM Timerx output 2 reset register, Address offset\+: 0x48 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01704}{1704}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a2ce5dc08111ac3b18acfc9a2c2953e38}\label{struct_h_r_t_i_m___timerx___type_def_a2ce5dc08111ac3b18acfc9a2c2953e38}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!RSTxR@{RSTxR}}
\index{RSTxR@{RSTxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RSTxR}{RSTxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RSTxR}

HRTIM Timerx Reset register, Address offset\+: 0x54 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01707}{1707}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a3c8fa17b933f3a35376fed37d21305dd}\label{struct_h_r_t_i_m___timerx___type_def_a3c8fa17b933f3a35376fed37d21305dd}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!SETx1R@{SETx1R}}
\index{SETx1R@{SETx1R}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SETx1R}{SETx1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SETx1R}

HRTIM Timerx output 1 set register, Address offset\+: 0x3C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01701}{1701}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a0cd77a782de3159644c338fb02c68738}\label{struct_h_r_t_i_m___timerx___type_def_a0cd77a782de3159644c338fb02c68738}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!SETx2R@{SETx2R}}
\index{SETx2R@{SETx2R}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SETx2R}{SETx2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SETx2R}

HRTIM Timerx output 2 set register, Address offset\+: 0x44 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01703}{1703}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a060da3ec26c85eb3ef64b50dcd14b91f}\label{struct_h_r_t_i_m___timerx___type_def_a060da3ec26c85eb3ef64b50dcd14b91f}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!TIMxCR@{TIMxCR}}
\index{TIMxCR@{TIMxCR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TIMxCR}{TIMxCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+CR}

HRTIM Timerx control register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01686}{1686}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_ac958e2010a06cf867e061d328458389c}\label{struct_h_r_t_i_m___timerx___type_def_ac958e2010a06cf867e061d328458389c}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!TIMxDIER@{TIMxDIER}}
\index{TIMxDIER@{TIMxDIER}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TIMxDIER}{TIMxDIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+DIER}

HRTIM Timerx DMA/interrupt enable register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01689}{1689}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a6d09f095c7632ad7ac48b348d734818f}\label{struct_h_r_t_i_m___timerx___type_def_a6d09f095c7632ad7ac48b348d734818f}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!TIMxICR@{TIMxICR}}
\index{TIMxICR@{TIMxICR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TIMxICR}{TIMxICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+ICR}

HRTIM Timerx interrupt clear register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01688}{1688}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a5b578ebd9a6ec5da66798dc7a3453f4e}\label{struct_h_r_t_i_m___timerx___type_def_a5b578ebd9a6ec5da66798dc7a3453f4e}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!TIMxISR@{TIMxISR}}
\index{TIMxISR@{TIMxISR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TIMxISR}{TIMxISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+ISR}

HRTIM Timerx interrupt status register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01687}{1687}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
