[
    {
        "age": null,
        "album": "",
        "author": "/u/ShockleyTransistor",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-25T16:36:12.244961+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-25T16:21:55+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1pvgr81/jeff_geerling_reviews_dcroma_riscv_mainboard_ii/\"> <img src=\"https://external-preview.redd.it/uvpj3MCnrkDSrSbG_p19N9JCj71fYxWJcTObGnsFwd0.jpeg?width=320&amp;crop=smart&amp;auto=webp&amp;s=2f818450f0005e301ebd801b85f249b686359d0f\" alt=\"Jeff Geerling reviews DC-ROMA RISC-V Mainboard II\" title=\"Jeff Geerling reviews DC-ROMA RISC-V Mainboard II\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Jeff reviews DeepComputing&#39;s latest RISC-V mainboard for Framework 13 along with an RP2350 based GPIO Expansion Card. Its based on ESWIN&#39;s 7702 dual chiplet. Its not RVA23 but its the fastest RISC-V based hardware out there.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/ShockleyTransistor\"> /u/ShockleyTransistor </a> <br/> <span><a href=\"https://youtu.be/OkFfTK8S00c?si=miwqSIKWhZhYIE__\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pvgr81/jef",
        "id": 4405063,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pvgr81/jeff_geerling_reviews_dcroma_riscv_mainboard_ii",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/uvpj3MCnrkDSrSbG_p19N9JCj71fYxWJcTObGnsFwd0.jpeg?width=320&crop=smart&auto=webp&s=2f818450f0005e301ebd801b85f249b686359d0f",
        "title": "Jeff Geerling reviews DC-ROMA RISC-V Mainboard II",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-25T07:42:26.627591+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-25T07:20:26+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>On April 15, 2026, Elektor is hosting an online conference on the use of the RISC-V standard instruction set architecture (ISA). Thanks to its open, modular, and highly customizable approach, this architecture is becoming increasingly important in embedded systems and microcontrollers. The organizers are now inviting RISC-V experts to apply for the conference with compelling presentation proposals. The call for presentations is open until January 16. </p> <p>The event \u201c<a href=\"https://elektor.scoocs.co/public/event/risc-v-embedded\">RISC-V \u2013 Open Architecture for Embedded, AI, and Automotive</a>\u201d is aimed at embedded systems engineers, hardware design engineers, firmware and software developers, automotive and mobility engineers, semiconductor industry professionals, scientific researchers, and students. The conference offers expertise, trends, and practical experience report for those target groups.</p> <p><a href=\"https://www.elektormagazine.com/new",
        "id": 4402795,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pv7wf7/call_for_presentations_for_online_conference",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Call for Presentations for Online Conference: RISC-V \u2013 Open Architecture for Embedded, AI, and Automotive",
        "vote": 0
    }
]