
****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source default.pa.tcl
# source mkBridge.pa.tcl
## if {[ file exists ./mkBridge ]} {
##   # if the project directory exists, delete it and create a new one
##   file delete -force ./mkBridge
## }
## file delete -force ./mkBridge.bit
## create_project mkBridge ./mkBridge -part xc7vx485t-ffg1761-2
## set_property design_mode RTL [current_fileset -srcset]
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v}
## add_file -norecurse {/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v}
## add_file -norecurse {/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkDutWrapper.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v}
## add_file -norecurse {/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkFullPipeline.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ConfigRegN.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RegUN.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RegA.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/Counter.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/CrossingRegUN.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RegN.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RWire0.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/BypassWire.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RWire.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO1.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/CRegN5.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/CrossingRegN.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockGen.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/CrossingBypassWire.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RevertReg.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v}
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gtp_pipe_rate.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gtp_pipe_reset.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_common.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_mc.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_common.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ecc/mig_7series_v2_0_ecc_buf.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ecc/mig_7series_v2_0_ecc_dec_fix.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ecc/mig_7series_v2_0_ecc_gen.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ecc/mig_7series_v2_0_ecc_merge_enc.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ecc/mig_7series_v2_0_fi_xor.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_std.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl_off_delay.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_top.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v}
## add_file -norecurse {/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v}
WARNING: [filemgmt 56-12] File '/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v' cannot be added to the project because it already exists in the project, skipping this file
## read_xdc ./default.xdc
## set_property top mkBridge [get_property srcset [current_run]]
## set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
## set_property strategy {Vivado Implementation Defaults} [get_runs impl_1]
## set_property STEPS.SYNTH_DESIGN.ARGS.FSM_EXTRACTION off [get_runs synth_1]
## synth_design -rtl -name rtl_1 -verilog_define BSV_TOP=mkBridge
Command: synth_design -rtl -name rtl_1 -verilog_define BSV_TOP=mkBridge

Starting synthesis...

Using part: xc7vx485tffg1761-2
Top: mkBridge
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_7x_v1_10_gt_top with formal parameter declaration list [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v:244]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_7x_v1_10_pcie_brams_7x with formal parameter declaration list [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_7x_v1_10_pcie_pipe_lane with formal parameter declaration list [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_7x_v1_10_pcie_pipe_misc with formal parameter declaration list [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v:90]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 834.762 ; gain = 191.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mkBridge' [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:52]
INFO: [Synth 8-638] synthesizing module 'SyncWire' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v:31]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncWire' (1#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v:31]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3186]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3192]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3198]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3204]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3207]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-350] instance 'clk_gen_pll' of module 'MMCME2_ADV' requires 33 connections, but only 28 given [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3249]
INFO: [Synth 8-638] synthesizing module 'ResetInverter' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v:30]
INFO: [Synth 8-256] done synthesizing module 'ResetInverter' (4#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3287]
INFO: [Synth 8-638] synthesizing module 'SyncReset0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v:40]
INFO: [Synth 8-256] done synthesizing module 'SyncReset0' (5#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v:40]
INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (6#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'ResetEither' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v:42]
INFO: [Synth 8-256] done synthesizing module 'ResetEither' (7#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v:42]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO1.v:47]
	Parameter dataWidth bound to: 601 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO1' (8#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO1.v:47]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO1__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO1.v:47]
	Parameter dataWidth bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO1__parameterized0' (8#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO1.v:47]
INFO: [Synth 8-638] synthesizing module 'ddr3_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v:27]
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'ddr3_v2_0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0.v:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_v2_0_mig' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v:74]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IS_CLK_SHARED bound to: FALSE - type: string 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 1 - type: integer 
	Parameter MEM_DENSITY bound to: 1Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 125 - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 8 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13125 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13125 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
	Parameter CAS_MAP bound to: 12'b000100010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100011010 
	Parameter WE_MAP bound to: 12'b000100011011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_iodelay_ctrl' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12246]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (9#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12246]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_iodelay_ctrl' (10#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_clk_ibuf' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v:83]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_clk_ibuf' (11#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_tempmon' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:126]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:127]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:214]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:215]
INFO: [Synth 8-638] synthesizing module 'XADC' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35488]
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter INIT_40 bound to: 16'b1000000000000000 
	Parameter INIT_41 bound to: 16'b0011111100001111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'XADC' (12#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35488]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_tempmon' (13#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_infrastructure' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:78]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter VCO_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 40000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter MMCM_VCO_MIN_FREQ bound to: 600 - type: integer 
	Parameter MMCM_VCO_MAX_FREQ bound to: 1200 - type: integer 
	Parameter MMCM_VCO_MIN_PERIOD bound to: 833.333333 - type: float 
	Parameter MMCM_VCO_MAX_PERIOD bound to: 1666.666667 - type: float 
	Parameter MMCM_MULT_F_MID bound to: 4.000000 - type: float 
	Parameter MMCM_EXPECTED_PERIOD bound to: 1250.000000 - type: float 
	Parameter MMCM_MULT_F bound to: 4.000000 - type: float 
	Parameter MMCM_VCO_FREQ bound to: 0.800000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:26057]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (14#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:26057]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:795]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (15#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:795]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (15#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v2_0_infrastructure does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:129]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v2_0_infrastructure does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:130]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v2_0_infrastructure does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:131]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v2_0_infrastructure does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:132]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v2_0_infrastructure does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:133]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_infrastructure' (16#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_memc_ui_top_std' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_std.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13125 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13125 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
	Parameter CAS_MAP bound to: 12'b000100010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100011010 
	Parameter WE_MAP bound to: 12'b000100011011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_mem_intfc' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
	Parameter CAS_MAP bound to: 12'b000100010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100011010 
	Parameter WE_MAP bound to: 12'b000100011011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13125 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13125 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 8 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter CWL_T bound to: 5 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_mc' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_mc.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13125 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13125 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 2 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRAS bound to: 14 - type: integer 
	Parameter nFAW bound to: 12 - type: integer 
	Parameter nRFC bound to: 44 - type: integer 
	Parameter nWR_CK bound to: 6 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter nRRD_CK bound to: 3 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR_CK bound to: 3 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter nRTP_CK bound to: 3 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter CL_M bound to: 6 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_rank_mach' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v:71]
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 12 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_rank_cntrl' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nFAW bound to: 12 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter nADD_RRD bound to: 0 - type: integer 
	Parameter nRRD_CLKS bound to: 0 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 6 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 13 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 7 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 3 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 5 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 3 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34674]
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (17#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34674]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_rank_cntrl' (18#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_rank_common' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_common.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 6 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 2 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_round_robin_arb' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_round_robin_arb' (19#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_round_robin_arb__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v2_0_round_robin_arb__parameterized0 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:153]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_round_robin_arb__parameterized0' (19#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_rank_common' (20#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_common.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_rank_mach' (21#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_mach' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 14 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRFC bound to: 44 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 15 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nWTP bound to: 15 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_cntrl' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_compare' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v:74]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '14' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v:251]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_compare' (22#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_state' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 3 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_state' (23#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_queue' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_queue' (24#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_cntrl' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_state__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 3 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_state__parameterized0' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_queue__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_queue__parameterized0' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized0' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_state__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 3 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_state__parameterized1' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_queue__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_queue__parameterized1' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized1' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_state__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 3 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_state__parameterized2' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_queue__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_queue__parameterized2' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized2' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_common' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_common.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 44 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 22 - type: integer 
	Parameter nZQCS_CLKS bound to: 32 - type: integer 
	Parameter nXSDLL_CLKS bound to: 256 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 9 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_common' (26#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_common.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_arb_mux' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 15 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 14 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_arb_row_col' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v:83]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nRAS bound to: 14 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_round_robin_arb__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_round_robin_arb__parameterized1' (26#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
WARNING: [Synth 8-3848] Net grant_pre_r in module/entity mig_7series_v2_0_arb_row_col does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v:186]
WARNING: [Synth 8-3848] Net sending_pre in module/entity mig_7series_v2_0_arb_row_col does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v:187]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_arb_row_col' (27#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_arb_select' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 15 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 21 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v2_0_arb_select does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v:390]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_arb_select' (28#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_arb_mux' (29#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_mach' (30#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v:72]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v2_0_bank_mach' requires 74 connections, but only 73 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_mc.v:670]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_col_mach' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v:88]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 27 - type: integer 
	Parameter FIFO_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 1 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAM32M' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:27987]
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (31#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:27987]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '7' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_col_mach' (32#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v:88]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_mc' (33#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
	Parameter CAS_MAP bound to: 12'b000100010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100011010 
	Parameter WE_MAP bound to: 12'b000100011011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: ON - type: string 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter CTL_BYTE_LANE bound to: 8'b00111001 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_mc_phy_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
	Parameter CAS_MAP bound to: 12'b000100010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100011010 
	Parameter WE_MAP bound to: 12'b000100011011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 4 - type: integer 
	Parameter PHASE_DIV bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000100000000000001000000000000010000000000001000000000000000000000000000000000000000000000000000001000000000000010000000000100000000000010000 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000001000000000000010000000000100000000000010000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000100000000000001000000000000010000000000001 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: B - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter INT_DELAY bound to: 0.479200 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.500000 - type: float 
	Parameter MC_OCLK_DELAY bound to: 17.060400 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 4 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17305]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (34#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17305]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17466]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (35#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17466]
INFO: [Synth 8-638] synthesizing module 'IOBUF_DCIEN' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:13205]
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IOBUF_DCIEN' (36#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:13205]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_DCIEN' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:13012]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_DCIEN' (37#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:13012]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo' (38#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v2_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1303]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo__parameterized0' (38#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v2_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1320]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v2_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1337]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_mc_phy' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v:70]
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 2 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000001000000000000010000000000100000000000010000 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b1111 
	Parameter PHY_0_CMD_OFFSET bound to: 4 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 4 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000100000000000001000000000000010000000000001 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b1111 
	Parameter PHY_2_CMD_OFFSET bound to: 4 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 2500 - type: integer 
	Parameter N_LANES bound to: 11 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: TRUE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 2500 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 2500.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 1296.500000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 793.000000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 19.531250 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 410.500000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 19.531250 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 1230.468750 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
	Parameter PO_DELAY bound to: 3261.375000 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 2471 - type: integer 
	Parameter PO_DELAY_INT bound to: 3261 - type: integer 
	Parameter PI_OFFSET bound to: -1710.000000 - type: float 
	Parameter PI_STG2_DELAY_CAND bound to: 790.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 790.000000 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 40 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0000 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_4lanes' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b1111 
	Parameter BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000001000000000000010000000000100000000000010000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b1111 
	Parameter PC_CMD_OFFSET bound to: 4 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 0 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 4 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b0 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b0 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b0 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b1 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b1 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:820]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (39#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:820]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_if_post_fifo' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v:68]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_if_post_fifo' (40#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo__parameterized1' (40#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25743]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter FREQ_REF_DIV bound to: NONE - type: string 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter PHASEREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (41#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25743]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25880]
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter PO bound to: 3'b111 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter OCLK_DELAY bound to: 34 - type: integer 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (42#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25880]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12862]
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (43#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12862]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21314]
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (44#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21314]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15266]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter NUM_CE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (45#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15266]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12258]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (46#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12258]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (47#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (47#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:20628]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (48#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:20628]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io' (49#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane' (50#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized0' (50#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized0' (50#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized1' (50#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized1 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized1 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized1' (50#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000001000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000001000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized2' (50#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized2' (50#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25971]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: TRUE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: TRUE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter CLK_RATIO bound to: 2 - type: integer 
	Parameter CMD_OFFSET bound to: 4 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (51#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25971]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25955]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (52#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25955]
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:1493]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:725]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:726]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:727]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_4lanes' (53#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_4lanes__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1110 
	Parameter DATA_CTL_N bound to: 4'b0000 
	Parameter BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0000 
	Parameter PC_CMD_OFFSET bound to: 4 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter N_BYTE_LANES bound to: 3 - type: integer 
	Parameter N_DATA_LANES bound to: 0 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b1 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b1 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b1 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b0 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b0 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b110010110100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25880]
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter PO bound to: 3'b111 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter OCLK_DELAY bound to: 34 - type: integer 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (53#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25880]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b110010110100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (53#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:137]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:138]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:139]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:90]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized3' (53#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17319]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (54#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17319]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:143]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:189]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:191]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:194]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized3' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111100110000 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111100110000 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:137]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:138]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:139]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:90]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized4' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:143]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:189]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:191]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:194]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized4' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized5' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized5' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:137]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:138]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:139]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:90]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized5' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:143]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:189]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:191]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:194]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized5' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL__parameterized0' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25971]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter DATA_CTL_A_N bound to: FALSE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: FALSE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter CLK_RATIO bound to: 2 - type: integer 
	Parameter CMD_OFFSET bound to: 4 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL__parameterized0' (54#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25971]
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:1493]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'B_rst_primitives_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:726]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'B_rst_primitives_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:727]
WARNING: [Synth 8-3848] Net A_pi_dqs_out_of_range in module/entity mig_7series_v2_0_ddr_phy_4lanes__parameterized0 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:415]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_4lanes__parameterized0' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_4lanes__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b1111 
	Parameter BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000000100000000000001000000000000010000000000001 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b1111 
	Parameter PC_CMD_OFFSET bound to: 4 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 0 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 4 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b0 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b0 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b0 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b1 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b1 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized6' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000001 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized6' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000001 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized6' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized6 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized6 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized6' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized7' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001110111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized7' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001110111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized7' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized7 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized7 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized7' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized8' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized8' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized8' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized8 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized8 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized8' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized9' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized9' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized9' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized9 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized9 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized9' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:1493]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:725]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:726]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:727]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_4lanes__parameterized1' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_mc_phy' (55#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v:70]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v2_0_ddr_mc_phy' requires 86 connections, but only 85 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v2_0_ddr_mc_phy_wrapper does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:220]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_mc_phy_wrapper' (56#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_calib_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter CTL_BYTE_LANE bound to: 8'b00111001 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: ON - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 3 - type: integer 
	Parameter DQSFOUND_CAL bound to: RIGHT - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_prbs_gen' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v:92]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 32 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_prbs_gen' (57#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_init' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:89]
	Parameter tCK bound to: 2500 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 60 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 2500 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 40 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 140 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 79 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 34 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 6 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter INIT_IDLE bound to: 6'b000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 6'b000001 
	Parameter INIT_LOAD_MR bound to: 6'b000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 6'b000011 
	Parameter INIT_ZQCL bound to: 6'b000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 6'b000101 
	Parameter INIT_WRLVL_START bound to: 6'b000110 
	Parameter INIT_WRLVL_WAIT bound to: 6'b000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 6'b001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 6'b001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 6'b001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 6'b001011 
	Parameter INIT_RDLVL_ACT bound to: 6'b001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 6'b001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 6'b001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 6'b001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 6'b010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 6'b010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 6'b010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 6'b010011 
	Parameter INIT_PRECHARGE bound to: 6'b010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 6'b010101 
	Parameter INIT_DONE bound to: 6'b010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 6'b010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 6'b011000 
	Parameter INIT_REFRESH bound to: 6'b011001 
	Parameter INIT_REFRESH_WAIT bound to: 6'b011010 
	Parameter INIT_REG_WRITE bound to: 6'b011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 6'b011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 6'b011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 6'b011110 
	Parameter INIT_WRCAL_ACT bound to: 6'b011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 6'b100000 
	Parameter INIT_WRCAL_WRITE bound to: 6'b100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 6'b100010 
	Parameter INIT_WRCAL_READ bound to: 6'b100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 6'b100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 6'b100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 6'b100110 
	Parameter INIT_MPR_RDEN bound to: 6'b100111 
	Parameter INIT_MPR_WAIT bound to: 6'b101000 
	Parameter INIT_MPR_READ bound to: 6'b101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 6'b101010 
	Parameter INIT_MPR_DISABLE bound to: 6'b101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 6'b101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 6'b101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 6'b101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 6'b101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 6'b110000 
	Parameter INIT_OCLKDELAY_READ bound to: 6'b110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 6'b110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 6'b110011 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:490]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:491]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:492]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:493]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:532]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:533]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1685]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1685]
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4374]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1018]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1020]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1022]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3351]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v2_0_ddr_phy_init does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:247]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_init' (58#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:89]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_wrcal' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:77]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 3 - type: integer 
	Parameter FINE_CNT bound to: 22 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:1115]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[3:0]' into 'po_stg2_wrcal_cnt_reg[3:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:423]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v2_0_ddr_phy_wrcal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:155]
WARNING: [Synth 8-3848] Net mux_rd_fall3_r in module/entity mig_7series_v2_0_ddr_phy_wrcal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:181]
WARNING: [Synth 8-3848] Net mux_rd_rise3_r in module/entity mig_7series_v2_0_ddr_phy_wrcal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:183]
WARNING: [Synth 8-3848] Net mux_rd_fall2_r in module/entity mig_7series_v2_0_ddr_phy_wrcal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:180]
WARNING: [Synth 8-3848] Net mux_rd_rise2_r in module/entity mig_7series_v2_0_ddr_phy_wrcal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:182]
WARNING: [Synth 8-3848] Net pat_data_match_r in module/entity mig_7series_v2_0_ddr_phy_wrcal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:184]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_wrcal' (59#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_wrlvl' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:90]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WL_IDLE bound to: 5'b00000 
	Parameter WL_INIT bound to: 5'b00001 
	Parameter WL_INIT_FINE_INC bound to: 5'b00010 
	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 
	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 
	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 
	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 
	Parameter WL_FINE_INC bound to: 5'b00111 
	Parameter WL_WAIT bound to: 5'b01000 
	Parameter WL_EDGE_CHECK bound to: 5'b01001 
	Parameter WL_DQS_CHECK bound to: 5'b01010 
	Parameter WL_DQS_CNT bound to: 5'b01011 
	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 
	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 
	Parameter WL_FINE_DEC bound to: 5'b01110 
	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 
	Parameter WL_CORSE_INC bound to: 5'b10000 
	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 
	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 
	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 
	Parameter WL_CORSE_DEC bound to: 5'b10100 
	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 
	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 
	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 
	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 
	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 
	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 
	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 
	Parameter COARSE_TAPS bound to: 7 - type: integer 
	Parameter FAST_CAL_FINE bound to: 45 - type: integer 
	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 
	Parameter REDO_COARSE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:797]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[4][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[5][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[6][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[7][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_largest_reg[0][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[4][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[5][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[6][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[7][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'dqs_wl_po_en_stg2_c_reg' into 'dqs_wl_po_stg2_c_incdec_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:628]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_wrlvl' (60#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter PHASER_TAP_RES bound to: 19 - type: integer 
	Parameter CALC_TAP_CNT bound to: 350 - type: integer 
	Parameter TAP_CNT bound to: 0 - type: integer 
	Parameter TAP_DEC bound to: 29 - type: integer 
INFO: [Synth 8-4471] merging register 'po_en_stg2_c_reg' into 'po_stg2_c_incdec_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay.v:162]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay' (61#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_oclkdelay_cal' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter OCAL_EN bound to: ON - type: string 
	Parameter TAP_CNT bound to: 0 - type: integer 
	Parameter WAIT_CNT bound to: 15 - type: integer 
	Parameter MINUS_32 bound to: TRUE - type: string 
	Parameter OCAL_IDLE bound to: 5'b00000 
	Parameter OCAL_NEW_DQS_WAIT bound to: 5'b00001 
	Parameter OCAL_STG3_SEL bound to: 5'b00010 
	Parameter OCAL_STG3_SEL_WAIT bound to: 5'b00011 
	Parameter OCAL_STG3_EN_WAIT bound to: 5'b00100 
	Parameter OCAL_STG3_DEC bound to: 5'b00101 
	Parameter OCAL_STG3_WAIT bound to: 5'b00110 
	Parameter OCAL_STG3_CALC bound to: 5'b00111 
	Parameter OCAL_STG3_INC bound to: 5'b01000 
	Parameter OCAL_STG3_INC_WAIT bound to: 5'b01001 
	Parameter OCAL_STG2_SEL bound to: 5'b01010 
	Parameter OCAL_STG2_WAIT bound to: 5'b01011 
	Parameter OCAL_STG2_INC bound to: 5'b01100 
	Parameter OCAL_STG2_DEC bound to: 5'b01101 
	Parameter OCAL_STG2_DEC_WAIT bound to: 5'b01110 
	Parameter OCAL_NEXT_DQS bound to: 5'b01111 
	Parameter OCAL_NEW_DQS_READ bound to: 5'b10000 
	Parameter OCAL_INC_DONE_WAIT bound to: 5'b10001 
	Parameter OCAL_STG3_DEC_WAIT bound to: 5'b10010 
	Parameter OCAL_DEC_DONE_WAIT bound to: 5'b10011 
	Parameter OCAL_DONE bound to: 5'b10100 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:891]
INFO: [Synth 8-4471] merging register 'rd_active_r3_reg' into 'gen_pat_match_div2.pat_data_match_valid_r_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:434]
WARNING: [Synth 8-3848] Net rd_data_fall3 in module/entity mig_7series_v2_0_ddr_phy_oclkdelay_cal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:171]
WARNING: [Synth 8-3848] Net rd_data_rise3 in module/entity mig_7series_v2_0_ddr_phy_oclkdelay_cal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:170]
WARNING: [Synth 8-3848] Net rd_data_fall2 in module/entity mig_7series_v2_0_ddr_phy_oclkdelay_cal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:169]
WARNING: [Synth 8-3848] Net rd_data_rise2 in module/entity mig_7series_v2_0_ddr_phy_oclkdelay_cal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:168]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_oclkdelay_cal' (62#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_dqs_found_cal' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000111100001111 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v:205]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v:206]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v:207]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v2_0_ddr_phy_dqs_found_cal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_dqs_found_cal' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_rdlvl' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:81]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter OCAL_EN bound to: ON - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 2 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 10 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 18 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:2701]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[3:0]' into 'rd_mux_sel_r_reg[3:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:586]
WARNING: [Synth 8-3848] Net rd_data_fall3 in module/entity mig_7series_v2_0_ddr_phy_rdlvl does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:358]
WARNING: [Synth 8-3848] Net rd_data_rise3 in module/entity mig_7series_v2_0_ddr_phy_rdlvl does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:357]
WARNING: [Synth 8-3848] Net rd_data_fall2 in module/entity mig_7series_v2_0_ddr_phy_rdlvl does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:356]
WARNING: [Synth 8-3848] Net rd_data_rise2 in module/entity mig_7series_v2_0_ddr_phy_rdlvl does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:355]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_rdlvl' (64#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_prbs_rdlvl' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter PRBS_IDLE bound to: 6'b000000 
	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 
	Parameter PRBS_DEC_DQS bound to: 6'b000011 
	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 
	Parameter PRBS_INC_DQS bound to: 6'b000101 
	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 
	Parameter PRBS_CALC_TAPS bound to: 6'b000111 
	Parameter PRBS_TAP_CHECK bound to: 6'b001000 
	Parameter PRBS_NEXT_DQS bound to: 6'b001001 
	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001010 
	Parameter PRBS_DONE bound to: 6'b001011 
	Parameter NUM_SAMPLES_CNT bound to: 12'b111111111111 
	Parameter NUM_SAMPLES_CNT1 bound to: 12'b111111111111 
	Parameter NUM_SAMPLES_CNT2 bound to: 12'b111111111111 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v:680]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_prbs_rdlvl' (65#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_tempmon' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BAND1_TEMP_MIN bound to: 0 - type: integer 
	Parameter BAND2_TEMP_MIN bound to: 12 - type: integer 
	Parameter BAND3_TEMP_MIN bound to: 46 - type: integer 
	Parameter BAND4_TEMP_MIN bound to: 82 - type: integer 
	Parameter TEMP_HYST bound to: 5 - type: integer 
	Parameter HYST_OFFSET bound to: 40 - type: integer 
	Parameter BAND1_OFFSET bound to: 2218 - type: integer 
	Parameter BAND2_OFFSET bound to: 2316 - type: integer 
	Parameter BAND3_OFFSET bound to: 2592 - type: integer 
	Parameter BAND4_OFFSET bound to: 2885 - type: integer 
	Parameter BAND0_DEC_OFFSET bound to: 2178 - type: integer 
	Parameter BAND1_INC_OFFSET bound to: 2258 - type: integer 
	Parameter BAND1_DEC_OFFSET bound to: 2276 - type: integer 
	Parameter BAND2_INC_OFFSET bound to: 2356 - type: integer 
	Parameter BAND2_DEC_OFFSET bound to: 2552 - type: integer 
	Parameter BAND3_INC_OFFSET bound to: 2632 - type: integer 
	Parameter BAND3_DEC_OFFSET bound to: 2845 - type: integer 
	Parameter BAND4_INC_OFFSET bound to: 2925 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter IDLE bound to: 2'b01 
	Parameter UPDATE bound to: 2'b10 
	Parameter WAIT bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_tempmon' (66#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_calib_top' (67#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v:82]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_top' (68#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_mem_intfc' (69#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ui_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_top.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ui_cmd' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ui_cmd' (70#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ui_wr_data' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:131]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 288 - type: integer 
	Parameter FULL_RAM_CNT bound to: 48 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 48 - type: integer 
	Parameter RAM_WIDTH bound to: 288 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:380]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy1_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:265]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy2_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:181]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy3_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:267]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ui_wr_data' (71#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:131]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ui_rd_data' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:140]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 256 - type: integer 
	Parameter FULL_RAM_CNT bound to: 42 - type: integer 
	Parameter REMAINDER bound to: 4 - type: integer 
	Parameter RAM_CNT bound to: 43 - type: integer 
	Parameter RAM_WIDTH bound to: 258 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:321]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:392]
INFO: [Synth 8-4471] merging register 'not_strict_mode.app_rd_data_valid_copy_reg' into 'not_strict_mode.app_rd_data_valid_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:380]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ui_rd_data' (72#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ui_top' (73#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_top.v:71]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v2_0_memc_ui_top_std does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_std.v:382]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_memc_ui_top_std' (74#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_std.v:72]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity ddr3_v2_0_mig does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v:579]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity ddr3_v2_0_mig does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v:580]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity ddr3_v2_0_mig does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v:583]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v2_0_mig' (75#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v2_0' (76#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0.v:69]
WARNING: [Synth 8-3848] Net app_sr_active in module/entity ddr3_wrapper does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v:71]
WARNING: [Synth 8-3848] Net app_ref_ack in module/entity ddr3_wrapper does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v:73]
WARNING: [Synth 8-3848] Net app_zq_ack in module/entity ddr3_wrapper does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v:75]
INFO: [Synth 8-256] done synthesizing module 'ddr3_wrapper' (77#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v:27]
WARNING: [Synth 8-689] width (15) of port connection 'ddr3_addr' does not match port width (14) of module 'ddr3_wrapper' [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3352]
WARNING: [Synth 8-350] instance 'ddr3_ctrl' of module 'ddr3_wrapper' requires 39 connections, but only 33 given [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3332]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3367]
INFO: [Synth 8-638] synthesizing module 'MakeReset0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v:40]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MakeReset0' (78#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v:40]
INFO: [Synth 8-638] synthesizing module 'FIFO2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 605 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (79#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 512 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (79#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3399]
INFO: [Synth 8-638] synthesizing module 'Counter' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/Counter.v:47]
	Parameter width bound to: 32 - type: integer 
	Parameter init bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'Counter' (80#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/Counter.v:47]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized0' (80#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 81 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized1' (80#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/Counter.v:47]
	Parameter width bound to: 5 - type: integer 
	Parameter init bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized0' (80#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/Counter.v:47]
INFO: [Synth 8-638] synthesizing module 'SizedFIFO' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:58]
	Parameter p1width bound to: 512 - type: integer 
	Parameter p2depth bound to: 32 - type: integer 
	Parameter p3cntr_width bound to: 5 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 30 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute RAM_STYLE = DISTRIBUTED [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:144]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:201]
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO' (81#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:58]
INFO: [Synth 8-638] synthesizing module 'mkPCIEtoBNoCSceMi_4' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:65]
INFO: [Synth 8-638] synthesizing module 'mkTLPArbiter' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 153 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized2' (81#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-256] done synthesizing module 'mkTLPArbiter' (82#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized3' (82#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 96 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized4' (82#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized5' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 30 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized5' (82#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'mkTLPDispatcher' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v:41]
INFO: [Synth 8-256] done synthesizing module 'mkTLPDispatcher' (83#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized6' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 1 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized6' (83#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'SizedFIFO__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:58]
	Parameter p1width bound to: 5 - type: integer 
	Parameter p2depth bound to: 32 - type: integer 
	Parameter p3cntr_width bound to: 5 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 30 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:144]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:201]
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO__parameterized0' (83#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:58]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized7' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 9 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized7' (83#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'BRAM2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 98 - type: integer 
	Parameter MEMSIZE bound to: 6'b100000 
INFO: [Synth 8-4472] Detected and applied attribute RAM_STYLE = BLOCK [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:64]
INFO: [Synth 8-256] done synthesizing module 'BRAM2' (84#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3815]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3838]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3861]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3884]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3908]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3931]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3953]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3975]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3998]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4022]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4045]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4067]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4090]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4114]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4138]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4161]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:5308]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:5332]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:5356]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:5662]
INFO: [Synth 8-256] done synthesizing module 'mkPCIEtoBNoCSceMi_4' (85#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:65]
INFO: [Synth 8-638] synthesizing module 'MakeClock' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v:43]
	Parameter initVal bound to: 1'b0 
	Parameter initGate bound to: 1'b1 
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v:68]
INFO: [Synth 8-256] done synthesizing module 'MakeClock' (86#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3546]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: -1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter' (87#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3549]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized0' (87#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3552]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3555]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized1' (87#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3558]
INFO: [Synth 8-638] synthesizing module 'mkSceMiLinkTypeParameter' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v:28]
	Parameter link_type bound to: 4'b0111 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiLinkTypeParameter' (88#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3561]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3564]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt64Parameter' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v:28]
	Parameter n bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt64Parameter' (89#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3567]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3570]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized2' (89#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
INFO: [Synth 8-638] synthesizing module 'ClockInverter' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v:30]
INFO: [Synth 8-256] done synthesizing module 'ClockInverter' (90#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v:30]
INFO: [Synth 8-638] synthesizing module 'MakeResetA' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
	Parameter RSTDELAY bound to: 1 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MakeResetA' (91#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3607]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3610]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3613]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3616]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3619]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3622]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3625]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3628]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3631]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3634]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized1' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 4.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized1' (91#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-350] instance 'scemi_clkgen_pll' of module 'MMCME2_ADV' requires 33 connections, but only 28 given [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3676]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3714]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized1' (91#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3723]
INFO: [Synth 8-638] synthesizing module 'SyncBit05' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v:43]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncBit05' (92#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3731]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3739]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3747]
INFO: [Synth 8-638] synthesizing module 'SyncPulse' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v:47]
INFO: [Synth 8-256] done synthesizing module 'SyncPulse' (93#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v:47]
INFO: [Synth 8-638] synthesizing module 'SyncHandshake' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v:41]
	Parameter init bound to: 1'b0 
	Parameter delayreturn bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncHandshake' (94#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v:41]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3782]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized3' (94#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3785]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 64 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter indxWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO' (95#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3843]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized4' (95#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3846]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 4 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter indxWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized0' (95#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3904]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3907]
INFO: [Synth 8-638] synthesizing module 'mkDutWrapper' [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkDutWrapper.v:47]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 21 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter MEMSIZE bound to: 22'b1000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized0' (95#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'mkFullPipeline' [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkFullPipeline.v:47]
INFO: [Synth 8-638] synthesizing module 'RevertReg' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RevertReg.v:30]
	Parameter width bound to: 1 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RevertReg' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RevertReg.v:30]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized8' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 601 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized8' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized9' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 4 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized9' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized10' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 64 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized10' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEMSIZE bound to: 9'b100000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized1' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 8'b10000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized2' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized11' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 128 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized11' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEMSIZE bound to: 8'b10000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized3' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 7'b1000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized4' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized5' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEMSIZE bound to: 10'b1000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized5' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized6' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 9'b100000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized6' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized7' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEMSIZE bound to: 14'b10000000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized7' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized12' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 18 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized12' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized13' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 21 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized13' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkFullPipeline.v:16344]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkFullPipeline.v:16770]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkFullPipeline.v:17195]
INFO: [Synth 8-256] done synthesizing module 'mkFullPipeline' (97#1) [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkFullPipeline.v:47]
INFO: [Synth 8-256] done synthesizing module 'mkDutWrapper' (98#1) [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkDutWrapper.v:47]
INFO: [Synth 8-638] synthesizing module 'MakeResetA__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
	Parameter RSTDELAY bound to: 6 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized2' (98#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'MakeResetA__parameterized0' (98#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4020]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4023]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4068]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4071]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4081]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4084]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized14' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 19 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized14' (98#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4111]
INFO: [Synth 8-638] synthesizing module 'ProbeHook' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v:39]
INFO: [Synth 8-256] done synthesizing module 'ProbeHook' (99#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v:39]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4157]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized5' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized5' (99#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4160]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 1 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter indxWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized1' (99#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4218]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4221]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized3' (99#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'FIFOL1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v:53]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFOL1' (100#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v:53]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 74 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter indxWidth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized2' (100#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
INFO: [Synth 8-638] synthesizing module 'MakeResetA__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
	Parameter RSTDELAY bound to: 4 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized4' (100#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'MakeResetA__parameterized1' (100#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4317]
INFO: [Synth 8-638] synthesizing module 'xilinx_v7_pcie_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v:8]
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USERCLK2_FREQ bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_clock' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:66]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 2 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter REFCLK_SEL bound to: 1'b0 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:137]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized2' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized2' (100#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-350] instance 'mmcm_i' of module 'MMCME2_ADV' requires 33 connections, but only 32 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:264]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:660]
	Parameter PRESELECT_I0 bound to: FALSE - type: string 
	Parameter PRESELECT_I1 bound to: FALSE - type: string 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter INIT_OUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (101#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:660]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_clock' (102#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v:63]
	Parameter CFG_VEND_ID bound to: 16'b0001101111100111 
	Parameter CFG_DEV_ID bound to: 16'b1011000100000000 
	Parameter CFG_REV_ID bound to: 8'b00000000 
	Parameter CFG_SUBSYS_VEND_ID bound to: 16'b0001101111100111 
	Parameter CFG_SUBSYS_ID bound to: 16'b1010011100000111 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter BAR0 bound to: -32768 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v:61]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -32768 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v:67]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_rx' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v:69]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_rx_pipeline' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v:69]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_rx_pipeline' (103#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v:69]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_rx_null_gen' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter INTERFACE_WIDTH_DWORDS bound to: 11'b00000000010 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter IN_PACKET bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v:245]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_rx_null_gen' (104#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v:70]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_rx' (105#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v:69]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_tx' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v:69]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_tx_pipeline' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_tx_pipeline' (106#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v:70]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_tx_thrtl_ctl' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter TBUF_AV_MIN bound to: 1 - type: integer 
	Parameter TBUF_AV_GAP bound to: 2 - type: integer 
	Parameter TBUF_GAP_TIME bound to: 1 - type: integer 
	Parameter TCFG_LATENCY_TIME bound to: 2'b10 
	Parameter TCFG_GNT_PIPE_STAGES bound to: 3 - type: integer 
	Parameter LINKSTATE_L0 bound to: 3'b000 
	Parameter LINKSTATE_PPM_L1 bound to: 3'b001 
	Parameter LINKSTATE_PPM_L1_TRANS bound to: 3'b101 
	Parameter LINKSTATE_PPM_L23R_TRANS bound to: 3'b110 
	Parameter PM_ENTER_L1 bound to: 8'b00100000 
	Parameter POWERSTATE_D0 bound to: 2'b00 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter THROTTLE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v:570]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_tx_thrtl_ctl' (107#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v:70]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_tx' (108#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v:69]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_top' (109#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:62]
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -32768 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_bram_top_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v:71]
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter TLM_TX_OVERHEAD bound to: 24 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter MPS_BYTES bound to: 512 - type: integer 
	Parameter BYTES_TX bound to: 16080 - type: integer 
	Parameter ROWS_TX bound to: 1 - type: integer 
	Parameter COLS_TX bound to: 4 - type: integer 
	Parameter ROWS_RX bound to: 1 - type: integer 
	Parameter COLS_RX bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_brams_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v:64]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter NUM_BRAMS bound to: 4 - type: integer 
	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0010010 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_bram_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v:62]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0010010 
	Parameter ADDR_MSB bound to: 10 - type: integer 
	Parameter ADDR_LO_BITS bound to: 4 - type: integer 
	Parameter D_MSB bound to: 15 - type: integer 
	Parameter DP_LSB bound to: 16 - type: integer 
	Parameter DP_MSB bound to: 17 - type: integer 
	Parameter DPW bound to: 2 - type: integer 
	Parameter WRITE_MODE bound to: NO_CHANGE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter WE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRAM_TDP_MACRO' [/opt/xilinx/vivado2014.1/Vivado/2014.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:28]
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 7'b0010010 
	Parameter READ_WIDTH_B bound to: 7'b0010010 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 7'b0010010 
	Parameter WRITE_WIDTH_B bound to: 7'b0010010 
	Parameter WRITEA_P bound to: TRUE - type: string 
	Parameter WRITEB_P bound to: TRUE - type: string 
	Parameter READA_P bound to: TRUE - type: string 
	Parameter READB_P bound to: TRUE - type: string 
	Parameter valid_width_a bound to: TRUE - type: string 
	Parameter valid_width_b bound to: TRUE - type: string 
	Parameter rd_width_a bound to: 18 - type: integer 
	Parameter rd_width_b bound to: 18 - type: integer 
	Parameter wr_width_a bound to: 18 - type: integer 
	Parameter wr_width_b bound to: 18 - type: integer 
	Parameter DIA_WIDTH bound to: 16 - type: integer 
	Parameter DIB_WIDTH bound to: 16 - type: integer 
	Parameter DOA_WIDTH bound to: 16 - type: integer 
	Parameter DOB_WIDTH bound to: 16 - type: integer 
	Parameter DIPA_WIDTH bound to: 2 - type: integer 
	Parameter DIPB_WIDTH bound to: 2 - type: integer 
	Parameter DOPA_WIDTH bound to: 2 - type: integer 
	Parameter DOPB_WIDTH bound to: 2 - type: integer 
	Parameter WEA_WIDTH bound to: 2 - type: integer 
	Parameter WEB_WIDTH bound to: 2 - type: integer 
	Parameter least_width_A bound to: 16 - type: integer 
	Parameter least_width_B bound to: 16 - type: integer 
	Parameter ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter MAX_ADDRA_SIZE bound to: 16 - type: integer 
	Parameter MAX_ADDRB_SIZE bound to: 16 - type: integer 
	Parameter MAX_DIA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DIPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEA_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEB_SIZE bound to: 4 - type: integer 
	Parameter fin_rd_widtha bound to: 18 - type: integer 
	Parameter fin_rd_widthb bound to: 18 - type: integer 
	Parameter fin_wr_widtha bound to: 18 - type: integer 
	Parameter fin_wr_widthb bound to: 18 - type: integer 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:33354]
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (110#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:33354]
INFO: [Synth 8-256] done synthesizing module 'BRAM_TDP_MACRO' (111#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:28]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_bram_7x' (112#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_brams_7x' (113#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v:64]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_bram_top_7x' (114#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v:71]
INFO: [Synth 8-638] synthesizing module 'PCIE_2_1' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21383]
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter BAR0 bound to: -32768 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PCIE_2_1' (115#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21383]
WARNING: [Synth 8-689] width (64) of port connection 'TRNTD' does not match port width (128) of module 'PCIE_2_1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:1144]
WARNING: [Synth 8-689] width (1) of port connection 'TRNTREM' does not match port width (2) of module 'PCIE_2_1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:1145]
WARNING: [Synth 8-689] width (64) of port connection 'TRNRD' does not match port width (128) of module 'PCIE_2_1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:1360]
WARNING: [Synth 8-689] width (1) of port connection 'TRNRREM' does not match port width (2) of module 'PCIE_2_1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:1361]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_7x' (116#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_pipe_pipeline' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v:62]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_pipe_misc' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v:62]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_pipe_misc' (117#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_pipe_lane' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v:62]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_pipe_lane' (118#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_pipe_pipeline' (119#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_top' (120#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v:61]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_gt_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v:61]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter USERCLK2_FREQ bound to: 3 - type: integer 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_OOBCLK_MODE_ENABLE bound to: 1 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_gt_rx_valid_filter_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v:61]
	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter EIOS_DET_IDL bound to: 5'b00001 
	Parameter EIOS_DET_NO_STR0 bound to: 5'b00010 
	Parameter EIOS_DET_STR0 bound to: 5'b00100 
	Parameter EIOS_DET_STR1 bound to: 5'b01000 
	Parameter EIOS_DET_DONE bound to: 5'b10000 
	Parameter EIOS_COM bound to: 8'b10111100 
	Parameter EIOS_IDL bound to: 8'b01111100 
	Parameter FTSOS_COM bound to: 8'b10111100 
	Parameter FTSOS_FTS bound to: 8'b00111100 
	Parameter USER_RXVLD_IDL bound to: 4'b0001 
	Parameter USER_RXVLD_EI bound to: 4'b0010 
	Parameter USER_RXVLD_EI_DB0 bound to: 4'b0100 
	Parameter USER_RXVLD_EI_DB1 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v:189]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_gt_rx_valid_filter_7x' (121#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v:61]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v:157]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_JTAG_MODE bound to: 0 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter TXEQ_FS bound to: 6'b101000 
	Parameter TXEQ_LF bound to: 6'b001111 
	Parameter GC_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v:341]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v:342]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_reset' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:66]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter CFG_WAIT_MAX bound to: 6'b111111 
	Parameter BYPASS_RXCDRLOCK bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 5'b00000 
	Parameter FSM_CFG_WAIT bound to: 5'b00001 
	Parameter FSM_CPLLRESET bound to: 5'b00010 
	Parameter FSM_DRP_X16_START bound to: 5'b00011 
	Parameter FSM_DRP_X16_DONE bound to: 5'b00100 
	Parameter FSM_CPLLLOCK bound to: 5'b00101 
	Parameter FSM_DRP bound to: 5'b00110 
	Parameter FSM_GTRESET bound to: 5'b00111 
	Parameter FSM_RXPMARESETDONE_1 bound to: 5'b01000 
	Parameter FSM_RXPMARESETDONE_2 bound to: 5'b01001 
	Parameter FSM_DRP_X20_START bound to: 5'b01010 
	Parameter FSM_DRP_X20_DONE bound to: 5'b01011 
	Parameter FSM_MMCM_LOCK bound to: 5'b01100 
	Parameter FSM_RESETDONE bound to: 5'b01101 
	Parameter FSM_CPLL_PD bound to: 5'b01110 
	Parameter FSM_TXSYNC_START bound to: 5'b01111 
	Parameter FSM_TXSYNC_DONE bound to: 5'b10000 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:117]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:118]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:119]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:120]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:121]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:122]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:123]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:124]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:125]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:126]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:145]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:146]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:147]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:148]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_reset' (122#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_qpll_reset' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:65]
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter BYPASS_COARSE_OVRD bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 1 - type: integer 
	Parameter FSM_WAIT_LOCK bound to: 2 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_START_NOM bound to: 4 - type: integer 
	Parameter FSM_DRP_DONE_NOM bound to: 5 - type: integer 
	Parameter FSM_QPLLLOCK bound to: 6 - type: integer 
	Parameter FSM_DRP_START_OPT bound to: 7 - type: integer 
	Parameter FSM_DRP_DONE_OPT bound to: 8 - type: integer 
	Parameter FSM_QPLL_RESET bound to: 9 - type: integer 
	Parameter FSM_QPLLLOCK2 bound to: 10 - type: integer 
	Parameter FSM_QPLL_PDRESET bound to: 11 - type: integer 
	Parameter FSM_QPLL_PD bound to: 12 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:100]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:101]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:102]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:103]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:104]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:105]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:106]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:108]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:109]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:110]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:111]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:112]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:113]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:114]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_qpll_reset' (123#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:65]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_user' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter RXCDRLOCK_MAX bound to: 4'b1111 
	Parameter RXVALID_MAX bound to: 4'b1111 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter FSM_IDLE bound to: 2'b00 
	Parameter FSM_RESETOVRD bound to: 2'b01 
	Parameter FSM_RESET_INIT bound to: 2'b10 
	Parameter FSM_RESET bound to: 2'b11 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:140]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:144]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:145]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:146]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:147]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:148]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:149]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:150]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:151]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:152]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:153]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:154]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:155]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:156]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:157]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:158]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_user' (124#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_rate' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:66]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter TXDATA_WAIT_MAX bound to: 4'b1111 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_PLL_PU bound to: 1 - type: integer 
	Parameter FSM_PLL_PURESET bound to: 2 - type: integer 
	Parameter FSM_PLL_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_X16_GEN3_START bound to: 4 - type: integer 
	Parameter FSM_DRP_X16_GEN3_DONE bound to: 5 - type: integer 
	Parameter FSM_PMARESET_HOLD bound to: 6 - type: integer 
	Parameter FSM_PLL_SEL bound to: 7 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 8 - type: integer 
	Parameter FSM_DRP_START bound to: 9 - type: integer 
	Parameter FSM_DRP_DONE bound to: 10 - type: integer 
	Parameter FSM_PMARESET_RELEASE bound to: 11 - type: integer 
	Parameter FSM_PMARESET_DONE bound to: 12 - type: integer 
	Parameter FSM_TXDATA_WAIT bound to: 13 - type: integer 
	Parameter FSM_PCLK_SEL bound to: 14 - type: integer 
	Parameter FSM_DRP_X16_START bound to: 15 - type: integer 
	Parameter FSM_DRP_X16_DONE bound to: 16 - type: integer 
	Parameter FSM_RATE_SEL bound to: 17 - type: integer 
	Parameter FSM_RXPMARESETDONE bound to: 18 - type: integer 
	Parameter FSM_DRP_X20_START bound to: 19 - type: integer 
	Parameter FSM_DRP_X20_DONE bound to: 20 - type: integer 
	Parameter FSM_RATE_DONE bound to: 21 - type: integer 
	Parameter FSM_RESETOVRD_START bound to: 22 - type: integer 
	Parameter FSM_RESETOVRD_DONE bound to: 23 - type: integer 
	Parameter FSM_PLL_PDRESET bound to: 24 - type: integer 
	Parameter FSM_PLL_PD bound to: 25 - type: integer 
	Parameter FSM_TXSYNC_START bound to: 26 - type: integer 
	Parameter FSM_TXSYNC_DONE bound to: 27 - type: integer 
	Parameter FSM_DONE bound to: 28 - type: integer 
	Parameter FSM_RXSYNC_START bound to: 29 - type: integer 
	Parameter FSM_RXSYNC_DONE bound to: 30 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:128]
INFO: [Common 17-14] Message 'Synth 8-4472' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4512] found unpartitioned construct node [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:436]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_rate' (125#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_sync' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v:71]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter BYPASS_TXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter BYPASS_RXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter FSM_TXSYNC_IDLE bound to: 6'b000001 
	Parameter FSM_MMCM_LOCK bound to: 6'b000010 
	Parameter FSM_TXSYNC_START bound to: 6'b000100 
	Parameter FSM_TXPHINITDONE bound to: 6'b001000 
	Parameter FSM_TXSYNC_DONE1 bound to: 6'b010000 
	Parameter FSM_TXSYNC_DONE2 bound to: 6'b100000 
	Parameter FSM_RXSYNC_IDLE bound to: 7'b0000001 
	Parameter FSM_RXCDRLOCK bound to: 7'b0000010 
	Parameter FSM_RXSYNC_START bound to: 7'b0000100 
	Parameter FSM_RXSYNC_DONE1 bound to: 7'b0001000 
	Parameter FSM_RXSYNC_DONE2 bound to: 7'b0010000 
	Parameter FSM_RXSYNC_DONES bound to: 7'b0100000 
	Parameter FSM_RXSYNC_DONEM bound to: 7'b1000000 
INFO: [Synth 8-4471] merging register 'rxsync_fsm_disable.rxsync_done_reg' into 'rxsync_fsm_disable.rxdlyen_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v:612]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_sync' (126#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_drp' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v:66]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b01 
	Parameter INDEX_MAX bound to: 5'b10101 
	Parameter ADDR_PCS_RSVD_ATTR bound to: 9'b001101111 
	Parameter ADDR_TXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_RXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_TX_DATA_WIDTH bound to: 9'b001101011 
	Parameter ADDR_TX_INT_DATAWIDTH bound to: 9'b001101011 
	Parameter ADDR_RX_DATA_WIDTH bound to: 9'b000010001 
	Parameter ADDR_RX_INT_DATAWIDTH bound to: 9'b000010001 
	Parameter ADDR_TXBUF_EN bound to: 9'b000011100 
	Parameter ADDR_RXBUF_EN bound to: 9'b010011101 
	Parameter ADDR_TX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_RX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_CLK_CORRECT_USE bound to: 9'b001000100 
	Parameter ADDR_TX_DRIVE_MODE bound to: 9'b000011001 
	Parameter ADDR_RXCDR_EIDLE bound to: 9'b010100111 
	Parameter ADDR_RX_DFE_LPM_EIDLE bound to: 9'b000011110 
	Parameter ADDR_PMA_RSV_A bound to: 9'b010011001 
	Parameter ADDR_PMA_RSV_B bound to: 9'b010011010 
	Parameter ADDR_RXCDR_CFG_A bound to: 9'b010101000 
	Parameter ADDR_RXCDR_CFG_B bound to: 9'b010101001 
	Parameter ADDR_RXCDR_CFG_C bound to: 9'b010101010 
	Parameter ADDR_RXCDR_CFG_D bound to: 9'b010101011 
	Parameter ADDR_RXCDR_CFG_E bound to: 9'b010101100 
	Parameter ADDR_RXCDR_CFG_F bound to: 9'b010101101 
	Parameter MASK_PCS_RSVD_ATTR bound to: 16'b1111111111111001 
	Parameter MASK_TXOUT_DIV bound to: 16'b1111111110001111 
	Parameter MASK_RXOUT_DIV bound to: 16'b1111111111111000 
	Parameter MASK_TX_DATA_WIDTH bound to: 16'b1111111111111000 
	Parameter MASK_TX_INT_DATAWIDTH bound to: 16'b1111111111101111 
	Parameter MASK_RX_DATA_WIDTH bound to: 16'b1100011111111111 
	Parameter MASK_X16X20_RX_DATA_WIDTH bound to: 16'b1111011111111111 
	Parameter MASK_RX_INT_DATAWIDTH bound to: 16'b1011111111111111 
	Parameter MASK_TXBUF_EN bound to: 16'b1011111111111111 
	Parameter MASK_RXBUF_EN bound to: 16'b1111111111111101 
	Parameter MASK_TX_XCLK_SEL bound to: 16'b1111111101111111 
	Parameter MASK_RX_XCLK_SEL bound to: 16'b1111111110111111 
	Parameter MASK_CLK_CORRECT_USE bound to: 16'b1011111111111111 
	Parameter MASK_TX_DRIVE_MODE bound to: 16'b1111111111100000 
	Parameter MASK_RXCDR_EIDLE bound to: 16'b1111011111111111 
	Parameter MASK_RX_DFE_LPM_EIDLE bound to: 16'b1011111111111111 
	Parameter MASK_PMA_RSV_A bound to: 16'b0000000000000000 
	Parameter MASK_PMA_RSV_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_A bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_C bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_D bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_E_GTX bound to: 16'b1111111100000000 
	Parameter MASK_RXCDR_CFG_E_GTH bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_F_GTX bound to: 16'b1111111111111111 
	Parameter MASK_RXCDR_CFG_F_GTH bound to: 16'b1111111111111000 
	Parameter GEN12_TXOUT_DIV bound to: 16'b0000000000010000 
	Parameter GEN12_RXOUT_DIV bound to: 16'b0000000000000001 
	Parameter GEN12_TX_DATA_WIDTH bound to: 16'b0000000000000011 
	Parameter GEN12_TX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_RX_DATA_WIDTH bound to: 16'b0001100000000000 
	Parameter GEN12_RX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_TXBUF_EN bound to: 16'b0100000000000000 
	Parameter GEN12_RXBUF_EN bound to: 16'b0000000000000010 
	Parameter GEN12_TX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_RX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_CLK_CORRECT_USE bound to: 16'b0100000000000000 
	Parameter GEN12_TX_DRIVE_MODE bound to: 16'b0000000000000001 
	Parameter GEN12_RXCDR_EIDLE bound to: 16'b0000100000000000 
	Parameter GEN12_RX_DFE_LPM_EIDLE bound to: 16'b0100000000000000 
	Parameter GEN12_PMA_RSV_A_GTX bound to: 16'b1000010010000000 
	Parameter GEN12_PMA_RSV_B_GTX bound to: 16'b0000000000000001 
	Parameter GEN12_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN12_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTX bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_B_GTX bound to: 16'b0001000000100000 
	Parameter GEN12_RXCDR_CFG_C_GTX bound to: 16'b0010001111111111 
	Parameter GEN12_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN12_RXCDR_CFG_E_GTX bound to: 16'b0000000000000011 
	Parameter GEN12_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN12_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN12_RXCDR_CFG_B_GTH bound to: 16'b1100001000001000 
	Parameter GEN12_RXCDR_CFG_C_GTH bound to: 16'b0010000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN12_RXCDR_CFG_E_GTH bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_TXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_RXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DATA_WIDTH bound to: 16'b0000000000000100 
	Parameter GEN3_TX_INT_DATAWIDTH bound to: 16'b0000000000010000 
	Parameter GEN3_RX_DATA_WIDTH bound to: 16'b0010000000000000 
	Parameter GEN3_RX_INT_DATAWIDTH bound to: 16'b0100000000000000 
	Parameter GEN3_TXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_RXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_TX_XCLK_SEL bound to: 16'b0000000010000000 
	Parameter GEN3_RX_XCLK_SEL bound to: 16'b0000000001000000 
	Parameter GEN3_CLK_CORRECT_USE bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DRIVE_MODE bound to: 16'b0000000000000010 
	Parameter GEN3_RXCDR_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_RX_DFE_LPM_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_PMA_RSV_A_GTX bound to: 16'b0111000010000000 
	Parameter GEN3_PMA_RSV_B_GTX bound to: 16'b0000000000011110 
	Parameter GEN3_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN3_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTX bound to: 16'b0000000010000000 
	Parameter GEN3_RXCDR_CFG_B_GTX bound to: 16'b0001000000010000 
	Parameter GEN3_RXCDR_CFG_C_GTX bound to: 16'b0000101111111111 
	Parameter GEN3_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN3_RXCDR_CFG_E_GTX bound to: 16'b0000000000001011 
	Parameter GEN3_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN3_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN3_RXCDR_CFG_B_GTH bound to: 16'b1100100001001000 
	Parameter GEN3_RXCDR_CFG_C_GTH bound to: 16'b0001000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN3_RXCDR_CFG_D_GTH_AUX bound to: 16'b0000111111111110 
	Parameter GEN3_RXCDR_CFG_E_GTH bound to: 16'b0000000000010000 
	Parameter GEN3_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_F_GTH_AUX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_A bound to: 16'b0000000000000000 
	Parameter GEN123_PCS_RSVD_ATTR_M_TX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_M_RX bound to: 16'b0000000000000100 
	Parameter X16_RX_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter X20_RX_DATAWIDTH bound to: 16'b0000100000000000 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_LOAD bound to: 1 - type: integer 
	Parameter FSM_READ bound to: 2 - type: integer 
	Parameter FSM_RRDY bound to: 3 - type: integer 
	Parameter FSM_WRITE bound to: 4 - type: integer 
	Parameter FSM_WRDY bound to: 5 - type: integer 
	Parameter FSM_DONE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_drp' (127#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_eq' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter FSM_TXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_TXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_TXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_TXEQ_REMAP bound to: 6'b001000 
	Parameter FSM_TXEQ_QUERY bound to: 6'b010000 
	Parameter FSM_TXEQ_DONE bound to: 6'b100000 
	Parameter FSM_RXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_RXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_RXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_RXEQ_LF bound to: 6'b001000 
	Parameter FSM_RXEQ_NEW_TXCOEFF_REQ bound to: 6'b010000 
	Parameter FSM_RXEQ_DONE bound to: 6'b100000 
	Parameter TXPRECURSOR_00 bound to: 6'b000000 
	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 
	Parameter TXPRECURSOR_01 bound to: 6'b000000 
	Parameter TXMAINCURSOR_01 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_01 bound to: 6'b001101 
	Parameter TXPRECURSOR_02 bound to: 6'b000000 
	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 
	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 
	Parameter TXPRECURSOR_03 bound to: 6'b000000 
	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 
	Parameter TXPRECURSOR_04 bound to: 6'b000000 
	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
	Parameter TXPRECURSOR_05 bound to: 6'b001000 
	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
	Parameter TXPRECURSOR_06 bound to: 6'b001010 
	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
	Parameter TXPRECURSOR_07 bound to: 6'b001000 
	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
	Parameter TXPRECURSOR_08 bound to: 6'b001010 
	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
	Parameter TXPRECURSOR_09 bound to: 6'b001101 
	Parameter TXMAINCURSOR_09 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
	Parameter TXPRECURSOR_10 bound to: 6'b000000 
	Parameter TXMAINCURSOR_10 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_10 bound to: 6'b011001 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_rxeq_scan' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v:65]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter CONVERGE_MAX_BYPASS bound to: 22'b0111111100101000000101 
	Parameter FSM_IDLE bound to: 4'b0001 
	Parameter FSM_PRESET bound to: 4'b0010 
	Parameter FSM_CONVERGE bound to: 4'b0100 
	Parameter FSM_NEW_TXCOEFF_REQ bound to: 4'b1000 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
	Parameter converge_max_bypass_cnt bound to: 22'b0111111100101000000101 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_rxeq_scan' (128#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v:65]
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v:400]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_eq' (129#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_qpll_drp' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v:66]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b11 
	Parameter INDEX_MAX bound to: 3'b110 
	Parameter ADDR_QPLL_FBDIV bound to: 8'b00110110 
	Parameter ADDR_QPLL_CFG bound to: 8'b00110010 
	Parameter ADDR_QPLL_LPF bound to: 8'b00110001 
	Parameter ADDR_CRSCODE bound to: 8'b10001000 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD bound to: 8'b00110101 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD_EN bound to: 8'b00110110 
	Parameter ADDR_QPLL_LOCK_CFG bound to: 8'b00110100 
	Parameter MASK_QPLL_FBDIV bound to: 16'b1111110000000000 
	Parameter MASK_QPLL_CFG bound to: 16'b1111111110111111 
	Parameter MASK_QPLL_LPF bound to: 16'b1000011111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000001111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b1111011111111111 
	Parameter MASK_QPLL_LOCK_CFG bound to: 16'b1110011111111111 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000100000000000 
	Parameter OVRD_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_FBDIV bound to: 16'b0000000101110000 
	Parameter GEN3_QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN3_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN12_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter GEN3_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter FSM_IDLE bound to: 9'b000000001 
	Parameter FSM_LOAD bound to: 9'b000000010 
	Parameter FSM_READ bound to: 9'b000000100 
	Parameter FSM_RRDY bound to: 9'b000001000 
	Parameter FSM_WRITE bound to: 9'b000010000 
	Parameter FSM_WRDY bound to: 9'b000100000 
	Parameter FSM_DONE bound to: 9'b001000000 
	Parameter FSM_QPLLRESET bound to: 9'b010000000 
	Parameter FSM_QPLLLOCK bound to: 9'b100000000 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_qpll_drp' (130#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_qpll_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter GTP_QPLL_FBDIV bound to: 3'b101 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:8769]
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_LPF bound to: 4'b1101 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (131#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:8769]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_qpll_wrapper' (132#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_gt_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter OUT_DIV bound to: 2 - type: integer 
	Parameter CLK25_DIV bound to: 4 - type: integer 
	Parameter CLKMUX_PD bound to: 1'b1 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter OOBCLK_SEL bound to: 1'b1 
	Parameter RXOOB_CLK_CFG bound to: FABRIC - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter RXCDR_CFG_GTX bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_CFG_GTH bound to: 83'b00000000000001000000000011111111110001000000000000011000010000010000000000000011000 
	Parameter RXCDR_CFG_GTP bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 
	Parameter TXSYNC_OVRD bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b1 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:8096]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: TRUE - type: string 
	Parameter CHAN_BOND_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter PMA_RSV2 bound to: 16'b0010000001110000 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101100000001 
	Parameter RXPHDLY_CFG bound to: 24'b000000000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RX_DFE_KL_CFG2 bound to: 848353388 - type: integer 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b0000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TX_DEEMPH0 bound to: 5'b10100 
	Parameter TX_DEEMPH1 bound to: 5'b01011 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00001001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0110111100 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_LEN bound to: 4 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (133#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:8096]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_gt_wrapper' (134#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_wrapper' (135#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v:157]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_gt_top' (136#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10' (137#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v:63]
WARNING: [Synth 8-350] instance 'pcie_7x_v1_10_i' of module 'pcie_7x_v1_10' requires 168 connections, but only 165 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v:284]
INFO: [Synth 8-256] done synthesizing module 'xilinx_v7_pcie_wrapper' (138#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v:8]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 601 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter indxWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized3' (138#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 512 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter indxWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized4' (138#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4510]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4514]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4518]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4522]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4526]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4530]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4534]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4538]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4542]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4546]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized15' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 22 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized15' (138#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized16' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 16 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized16' (138#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized3' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized3' (138#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-350] instance 'scemi_scemi_clkgen_mmcm' of module 'MMCME2_ADV' requires 33 connections, but only 30 given [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4613]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4680]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized6' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized6' (138#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4683]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4728]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4731]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4776]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4779]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10382]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (139#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10382]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10265]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (140#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10265]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:7314]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:7337]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:7360]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:7772]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:7881]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:7914]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:7983]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8216]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8542]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8565]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8588]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8611]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8643]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8667]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8692]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8717]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8742]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8811]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8842]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8862]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8889]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9027]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9095]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9120]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9143]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9166]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9234]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9449]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9544]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9651]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:10064]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:10201]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:10248]
INFO: [Synth 8-4471] merging register 'scemi_dut_dut_prb_control_control_in_requestF_rv_reg' into 'scemi_data_req_inport_requestF_rv_reg' [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:5576]
INFO: [Synth 8-4471] merging register 'scemi_dut_softrst_req_inport_requestF_rv_reg' into 'scemi_data_req_inport_requestF_rv_reg' [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:5703]
INFO: [Synth 8-4471] merging register 'scemi_shutdown_ctrl_in_requestF_rv_reg' into 'scemi_data_req_inport_requestF_rv_reg' [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:6218]
INFO: [Synth 8-4471] merging register 'scemi_start_inport_requestF_rv_reg' into 'scemi_data_req_inport_requestF_rv_reg' [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:6044]
INFO: [Synth 8-256] done synthesizing module 'mkBridge' (141#1) [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:52]
WARNING: [Synth 8-3917] design mkBridge has port DDR3_A[14] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[7] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[6] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[5] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[4] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 1376.324 ; gain = 733.332
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clk to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clkdiv to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_rst to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clk to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clkdiv to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_rst to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clk to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clkdiv to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_rst to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[959] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[958] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[957] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[956] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[951] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[950] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[949] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[948] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[943] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[942] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[941] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[940] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[935] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[934] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[933] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[932] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[927] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[926] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[925] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[924] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[919] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[918] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[917] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[916] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[911] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 330 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ConfigModes.xml
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:676]

Processing XDC Constraints
Parsing XDC File [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:203]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:203]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:203]
Finished Parsing XDC File [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mkBridge_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/mkBridge_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 168 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 96 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:01:49 ; elapsed = 00:02:00 . Memory (MB): peak = 2452.770 ; gain = 1809.777
688 Infos, 295 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:43 . Memory (MB): peak = 2452.770 ; gain = 1698.867
# launch_runs synth_1
[Wed May  4 01:44:49 2016] Launched synth_1...
Run output will be captured here: /mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/mkBridge/mkBridge.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed May  4 01:44:49 2016] Waiting for synth_1 to finish...

*** Running vivado
    with args -log mkBridge.vds -m64 -mode batch -messageDb vivado.pb -source mkBridge.tcl


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source mkBridge.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Synth 8-256} -limit 10000
# set_msg_config -id {Synth 8-638} -limit 10000
# create_project -in_memory -part xc7vx485tffg1761-2
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_verilog -library xil_defaultlib {
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl_off_delay.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_common.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_common.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ecc/mig_7series_v2_0_fi_xor.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ecc/mig_7series_v2_0_ecc_merge_enc.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ecc/mig_7series_v2_0_ecc_gen.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ecc/mig_7series_v2_0_ecc_dec_fix.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ecc/mig_7series_v2_0_ecc_buf.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_mc.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gtp_pipe_reset.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gtp_pipe_rate.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_top.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_std.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RevertReg.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0.v
#   /mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkFullPipeline.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO1.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/Counter.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v
#   /mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkDutWrapper.v
#   /mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v
# }
# read_xdc /mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc
# set_property used_in_implementation false [get_files /mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc]
# set_param synth.vivado.isSynthRun true
# set_property verilog_define BSV_TOP=mkBridge [current_fileset]
# set_property webtalk.parent_dir /mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/mkBridge/mkBridge.cache/wt [current_project]
# set_property parent.project_dir /mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/mkBridge [current_project]
# synth_design -top mkBridge -part xc7vx485tffg1761-2 -fsm_extraction off
Command: synth_design -top mkBridge -part xc7vx485tffg1761-2 -fsm_extraction off

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_7x_v1_10_pcie_brams_7x with formal parameter declaration list [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_7x_v1_10_pcie_pipe_misc with formal parameter declaration list [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v:90]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_7x_v1_10_pcie_pipe_lane with formal parameter declaration list [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_7x_v1_10_gt_top with formal parameter declaration list [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v:244]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 834.754 ; gain = 190.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mkBridge' [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:52]
INFO: [Synth 8-638] synthesizing module 'SyncWire' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v:31]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncWire' (1#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v:31]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3186]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3192]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3198]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3204]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3207]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-350] instance 'clk_gen_pll' of module 'MMCME2_ADV' requires 33 connections, but only 28 given [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3249]
INFO: [Synth 8-638] synthesizing module 'ResetInverter' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v:30]
INFO: [Synth 8-256] done synthesizing module 'ResetInverter' (4#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3287]
INFO: [Synth 8-638] synthesizing module 'SyncReset0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v:40]
INFO: [Synth 8-256] done synthesizing module 'SyncReset0' (5#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v:40]
INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (6#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'ResetEither' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v:42]
INFO: [Synth 8-256] done synthesizing module 'ResetEither' (7#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v:42]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO1.v:47]
	Parameter dataWidth bound to: 601 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO1' (8#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO1.v:47]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO1__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO1.v:47]
	Parameter dataWidth bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO1__parameterized0' (8#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO1.v:47]
INFO: [Synth 8-638] synthesizing module 'ddr3_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v:27]
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'ddr3_v2_0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0.v:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_v2_0_mig' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v:74]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IS_CLK_SHARED bound to: FALSE - type: string 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 1 - type: integer 
	Parameter MEM_DENSITY bound to: 1Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 125 - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 8 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13125 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13125 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
	Parameter CAS_MAP bound to: 12'b000100010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100011010 
	Parameter WE_MAP bound to: 12'b000100011011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_iodelay_ctrl' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12246]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (9#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12246]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_iodelay_ctrl' (10#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_clk_ibuf' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v:83]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_clk_ibuf' (11#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_tempmon' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:126]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:127]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:214]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:215]
INFO: [Synth 8-638] synthesizing module 'XADC' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35488]
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter INIT_40 bound to: 16'b1000000000000000 
	Parameter INIT_41 bound to: 16'b0011111100001111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'XADC' (12#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35488]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_tempmon' (13#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_infrastructure' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:78]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter VCO_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 40000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter MMCM_VCO_MIN_FREQ bound to: 600 - type: integer 
	Parameter MMCM_VCO_MAX_FREQ bound to: 1200 - type: integer 
	Parameter MMCM_VCO_MIN_PERIOD bound to: 833.333333 - type: float 
	Parameter MMCM_VCO_MAX_PERIOD bound to: 1666.666667 - type: float 
	Parameter MMCM_MULT_F_MID bound to: 4.000000 - type: float 
	Parameter MMCM_EXPECTED_PERIOD bound to: 1250.000000 - type: float 
	Parameter MMCM_MULT_F bound to: 4.000000 - type: float 
	Parameter MMCM_VCO_FREQ bound to: 0.800000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:26057]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (14#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:26057]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:795]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (15#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:795]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (15#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v2_0_infrastructure does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:129]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v2_0_infrastructure does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:130]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v2_0_infrastructure does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:131]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v2_0_infrastructure does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:132]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v2_0_infrastructure does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:133]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_infrastructure' (16#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_memc_ui_top_std' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_std.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13125 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13125 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
	Parameter CAS_MAP bound to: 12'b000100010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100011010 
	Parameter WE_MAP bound to: 12'b000100011011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_mem_intfc' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
	Parameter CAS_MAP bound to: 12'b000100010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100011010 
	Parameter WE_MAP bound to: 12'b000100011011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13125 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13125 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 8 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter CWL_T bound to: 5 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_mc' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_mc.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13125 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13125 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 2 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRAS bound to: 14 - type: integer 
	Parameter nFAW bound to: 12 - type: integer 
	Parameter nRFC bound to: 44 - type: integer 
	Parameter nWR_CK bound to: 6 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter nRRD_CK bound to: 3 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR_CK bound to: 3 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter nRTP_CK bound to: 3 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter CL_M bound to: 6 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_rank_mach' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v:71]
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 12 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_rank_cntrl' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nFAW bound to: 12 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter nADD_RRD bound to: 0 - type: integer 
	Parameter nRRD_CLKS bound to: 0 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 6 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 13 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 7 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 3 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 5 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 3 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34674]
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (17#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34674]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_rank_cntrl' (18#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_rank_common' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_common.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 6 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 2 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_round_robin_arb' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_round_robin_arb' (19#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_round_robin_arb__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v2_0_round_robin_arb__parameterized0 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:153]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_round_robin_arb__parameterized0' (19#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_rank_common' (20#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_common.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_rank_mach' (21#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_mach' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 14 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRFC bound to: 44 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 15 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nWTP bound to: 15 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_cntrl' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_compare' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v:74]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '14' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v:251]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_compare' (22#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_state' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 3 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_state' (23#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_queue' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_queue' (24#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_cntrl' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_state__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 3 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_state__parameterized0' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_queue__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_queue__parameterized0' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized0' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_state__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 3 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_state__parameterized1' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_queue__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_queue__parameterized1' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized1' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_state__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 3 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_state__parameterized2' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_queue__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_queue__parameterized2' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized2' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_common' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_common.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 44 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 22 - type: integer 
	Parameter nZQCS_CLKS bound to: 32 - type: integer 
	Parameter nXSDLL_CLKS bound to: 256 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 9 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_common' (26#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_common.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_arb_mux' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 15 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 14 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_arb_row_col' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v:83]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nRAS bound to: 14 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_round_robin_arb__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_round_robin_arb__parameterized1' (26#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
WARNING: [Synth 8-3848] Net grant_pre_r in module/entity mig_7series_v2_0_arb_row_col does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v:186]
WARNING: [Synth 8-3848] Net sending_pre in module/entity mig_7series_v2_0_arb_row_col does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v:187]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_arb_row_col' (27#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_arb_select' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 15 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 21 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v2_0_arb_select does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v:390]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_arb_select' (28#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_arb_mux' (29#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_mach' (30#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v:72]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v2_0_bank_mach' requires 74 connections, but only 73 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_mc.v:670]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_col_mach' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v:88]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 27 - type: integer 
	Parameter FIFO_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 1 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAM32M' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:27987]
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (31#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:27987]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '7' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_col_mach' (32#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v:88]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_mc' (33#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
	Parameter CAS_MAP bound to: 12'b000100010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100011010 
	Parameter WE_MAP bound to: 12'b000100011011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: ON - type: string 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter CTL_BYTE_LANE bound to: 8'b00111001 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_mc_phy_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
	Parameter CAS_MAP bound to: 12'b000100010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100011010 
	Parameter WE_MAP bound to: 12'b000100011011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 4 - type: integer 
	Parameter PHASE_DIV bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000100000000000001000000000000010000000000001000000000000000000000000000000000000000000000000000001000000000000010000000000100000000000010000 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000001000000000000010000000000100000000000010000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000100000000000001000000000000010000000000001 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: B - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter INT_DELAY bound to: 0.479200 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.500000 - type: float 
	Parameter MC_OCLK_DELAY bound to: 17.060400 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 4 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17305]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (34#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17305]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17466]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (35#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17466]
INFO: [Synth 8-638] synthesizing module 'IOBUF_DCIEN' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:13205]
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IOBUF_DCIEN' (36#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:13205]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_DCIEN' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:13012]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_DCIEN' (37#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:13012]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo' (38#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v2_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1303]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo__parameterized0' (38#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v2_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1320]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v2_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1337]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_mc_phy' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v:70]
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 2 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000001000000000000010000000000100000000000010000 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b1111 
	Parameter PHY_0_CMD_OFFSET bound to: 4 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 4 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000100000000000001000000000000010000000000001 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b1111 
	Parameter PHY_2_CMD_OFFSET bound to: 4 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 2500 - type: integer 
	Parameter N_LANES bound to: 11 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: TRUE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 2500 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 2500.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 1296.500000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 793.000000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 19.531250 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 410.500000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 19.531250 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 1230.468750 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
	Parameter PO_DELAY bound to: 3261.375000 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 2471 - type: integer 
	Parameter PO_DELAY_INT bound to: 3261 - type: integer 
	Parameter PI_OFFSET bound to: -1710.000000 - type: float 
	Parameter PI_STG2_DELAY_CAND bound to: 790.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 790.000000 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 40 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0000 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_4lanes' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b1111 
	Parameter BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000001000000000000010000000000100000000000010000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b1111 
	Parameter PC_CMD_OFFSET bound to: 4 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 0 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 4 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b0 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b0 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b0 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b1 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b1 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:820]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (39#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:820]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_if_post_fifo' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v:68]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_if_post_fifo' (40#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo__parameterized1' (40#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25743]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter FREQ_REF_DIV bound to: NONE - type: string 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter PHASEREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (41#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25743]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25880]
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter PO bound to: 3'b111 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter OCLK_DELAY bound to: 34 - type: integer 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (42#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25880]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12862]
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (43#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12862]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21314]
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (44#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21314]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15266]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter NUM_CE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (45#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15266]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12258]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (46#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12258]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (47#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (47#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:20628]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (48#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:20628]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io' (49#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane' (50#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized0' (50#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized0' (50#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized1' (50#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized1 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized1 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized1' (50#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000001000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000001000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized2' (50#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized2' (50#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25971]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: TRUE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: TRUE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter CLK_RATIO bound to: 2 - type: integer 
	Parameter CMD_OFFSET bound to: 4 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (51#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25971]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25955]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (52#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25955]
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:1493]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:725]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:726]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:727]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_4lanes' (53#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_4lanes__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1110 
	Parameter DATA_CTL_N bound to: 4'b0000 
	Parameter BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0000 
	Parameter PC_CMD_OFFSET bound to: 4 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter N_BYTE_LANES bound to: 3 - type: integer 
	Parameter N_DATA_LANES bound to: 0 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b1 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b1 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b1 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b0 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b0 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b110010110100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25880]
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter PO bound to: 3'b111 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter OCLK_DELAY bound to: 34 - type: integer 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (53#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25880]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b110010110100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (53#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:137]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:138]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:139]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:90]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized3' (53#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17319]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (54#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17319]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:143]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:189]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:191]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:194]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized3 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized3' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111100110000 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111100110000 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:137]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:138]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:139]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:90]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized4' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:143]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:189]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:191]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:194]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized4 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized4' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized5' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized5' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:137]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:138]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:139]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:90]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized5' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:143]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:189]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:191]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:194]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized5 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized5' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL__parameterized0' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25971]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter DATA_CTL_A_N bound to: FALSE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: FALSE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter CLK_RATIO bound to: 2 - type: integer 
	Parameter CMD_OFFSET bound to: 4 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL__parameterized0' (54#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25971]
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:1493]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'B_rst_primitives_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:726]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'B_rst_primitives_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:727]
WARNING: [Synth 8-3848] Net A_pi_dqs_out_of_range in module/entity mig_7series_v2_0_ddr_phy_4lanes__parameterized0 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:415]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_4lanes__parameterized0' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_4lanes__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b1111 
	Parameter BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000000100000000000001000000000000010000000000001 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b1111 
	Parameter PC_CMD_OFFSET bound to: 4 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 0 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 4 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b0 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b0 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b0 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b1 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b1 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized6' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000001 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized6' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000001 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized6' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized6 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized6 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized6' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized7' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001110111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized7' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001110111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized7' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized7 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized7 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized7' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized8' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized8' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized8' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized8 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized8 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized8' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized9' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized9' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized9' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized9 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized9 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized9' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:1493]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:725]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:726]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:727]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_4lanes__parameterized1' (54#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_mc_phy' (55#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v:70]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v2_0_ddr_mc_phy' requires 86 connections, but only 85 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v2_0_ddr_mc_phy_wrapper does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:220]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_mc_phy_wrapper' (56#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_calib_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter CTL_BYTE_LANE bound to: 8'b00111001 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: ON - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 3 - type: integer 
	Parameter DQSFOUND_CAL bound to: RIGHT - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_prbs_gen' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v:92]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 32 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_prbs_gen' (57#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_init' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:89]
	Parameter tCK bound to: 2500 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 60 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 2500 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 40 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 140 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 79 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 34 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 6 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter INIT_IDLE bound to: 6'b000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 6'b000001 
	Parameter INIT_LOAD_MR bound to: 6'b000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 6'b000011 
	Parameter INIT_ZQCL bound to: 6'b000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 6'b000101 
	Parameter INIT_WRLVL_START bound to: 6'b000110 
	Parameter INIT_WRLVL_WAIT bound to: 6'b000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 6'b001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 6'b001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 6'b001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 6'b001011 
	Parameter INIT_RDLVL_ACT bound to: 6'b001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 6'b001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 6'b001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 6'b001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 6'b010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 6'b010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 6'b010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 6'b010011 
	Parameter INIT_PRECHARGE bound to: 6'b010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 6'b010101 
	Parameter INIT_DONE bound to: 6'b010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 6'b010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 6'b011000 
	Parameter INIT_REFRESH bound to: 6'b011001 
	Parameter INIT_REFRESH_WAIT bound to: 6'b011010 
	Parameter INIT_REG_WRITE bound to: 6'b011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 6'b011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 6'b011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 6'b011110 
	Parameter INIT_WRCAL_ACT bound to: 6'b011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 6'b100000 
	Parameter INIT_WRCAL_WRITE bound to: 6'b100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 6'b100010 
	Parameter INIT_WRCAL_READ bound to: 6'b100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 6'b100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 6'b100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 6'b100110 
	Parameter INIT_MPR_RDEN bound to: 6'b100111 
	Parameter INIT_MPR_WAIT bound to: 6'b101000 
	Parameter INIT_MPR_READ bound to: 6'b101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 6'b101010 
	Parameter INIT_MPR_DISABLE bound to: 6'b101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 6'b101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 6'b101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 6'b101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 6'b101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 6'b110000 
	Parameter INIT_OCLKDELAY_READ bound to: 6'b110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 6'b110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 6'b110011 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:490]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:491]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:492]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:493]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:532]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:533]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1685]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1685]
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4374]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1018]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1020]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1022]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3351]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v2_0_ddr_phy_init does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:247]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_init' (58#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:89]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_wrcal' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:77]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 3 - type: integer 
	Parameter FINE_CNT bound to: 22 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:1115]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[3:0]' into 'po_stg2_wrcal_cnt_reg[3:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:423]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v2_0_ddr_phy_wrcal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:155]
WARNING: [Synth 8-3848] Net mux_rd_fall3_r in module/entity mig_7series_v2_0_ddr_phy_wrcal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:181]
WARNING: [Synth 8-3848] Net mux_rd_rise3_r in module/entity mig_7series_v2_0_ddr_phy_wrcal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:183]
WARNING: [Synth 8-3848] Net mux_rd_fall2_r in module/entity mig_7series_v2_0_ddr_phy_wrcal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:180]
WARNING: [Synth 8-3848] Net mux_rd_rise2_r in module/entity mig_7series_v2_0_ddr_phy_wrcal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:182]
WARNING: [Synth 8-3848] Net pat_data_match_r in module/entity mig_7series_v2_0_ddr_phy_wrcal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:184]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_wrcal' (59#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_wrlvl' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:90]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WL_IDLE bound to: 5'b00000 
	Parameter WL_INIT bound to: 5'b00001 
	Parameter WL_INIT_FINE_INC bound to: 5'b00010 
	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 
	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 
	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 
	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 
	Parameter WL_FINE_INC bound to: 5'b00111 
	Parameter WL_WAIT bound to: 5'b01000 
	Parameter WL_EDGE_CHECK bound to: 5'b01001 
	Parameter WL_DQS_CHECK bound to: 5'b01010 
	Parameter WL_DQS_CNT bound to: 5'b01011 
	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 
	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 
	Parameter WL_FINE_DEC bound to: 5'b01110 
	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 
	Parameter WL_CORSE_INC bound to: 5'b10000 
	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 
	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 
	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 
	Parameter WL_CORSE_DEC bound to: 5'b10100 
	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 
	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 
	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 
	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 
	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 
	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 
	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 
	Parameter COARSE_TAPS bound to: 7 - type: integer 
	Parameter FAST_CAL_FINE bound to: 45 - type: integer 
	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 
	Parameter REDO_COARSE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:797]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[4][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[5][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[6][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[7][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_largest_reg[0][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[4][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[5][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[6][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[7][5:0]' into 'add_smallest_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'dqs_wl_po_en_stg2_c_reg' into 'dqs_wl_po_stg2_c_incdec_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:628]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_wrlvl' (60#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter PHASER_TAP_RES bound to: 19 - type: integer 
	Parameter CALC_TAP_CNT bound to: 350 - type: integer 
	Parameter TAP_CNT bound to: 0 - type: integer 
	Parameter TAP_DEC bound to: 29 - type: integer 
INFO: [Synth 8-4471] merging register 'po_en_stg2_c_reg' into 'po_stg2_c_incdec_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay.v:162]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay' (61#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_oclkdelay_cal' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter OCAL_EN bound to: ON - type: string 
	Parameter TAP_CNT bound to: 0 - type: integer 
	Parameter WAIT_CNT bound to: 15 - type: integer 
	Parameter MINUS_32 bound to: TRUE - type: string 
	Parameter OCAL_IDLE bound to: 5'b00000 
	Parameter OCAL_NEW_DQS_WAIT bound to: 5'b00001 
	Parameter OCAL_STG3_SEL bound to: 5'b00010 
	Parameter OCAL_STG3_SEL_WAIT bound to: 5'b00011 
	Parameter OCAL_STG3_EN_WAIT bound to: 5'b00100 
	Parameter OCAL_STG3_DEC bound to: 5'b00101 
	Parameter OCAL_STG3_WAIT bound to: 5'b00110 
	Parameter OCAL_STG3_CALC bound to: 5'b00111 
	Parameter OCAL_STG3_INC bound to: 5'b01000 
	Parameter OCAL_STG3_INC_WAIT bound to: 5'b01001 
	Parameter OCAL_STG2_SEL bound to: 5'b01010 
	Parameter OCAL_STG2_WAIT bound to: 5'b01011 
	Parameter OCAL_STG2_INC bound to: 5'b01100 
	Parameter OCAL_STG2_DEC bound to: 5'b01101 
	Parameter OCAL_STG2_DEC_WAIT bound to: 5'b01110 
	Parameter OCAL_NEXT_DQS bound to: 5'b01111 
	Parameter OCAL_NEW_DQS_READ bound to: 5'b10000 
	Parameter OCAL_INC_DONE_WAIT bound to: 5'b10001 
	Parameter OCAL_STG3_DEC_WAIT bound to: 5'b10010 
	Parameter OCAL_DEC_DONE_WAIT bound to: 5'b10011 
	Parameter OCAL_DONE bound to: 5'b10100 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:891]
INFO: [Synth 8-4471] merging register 'rd_active_r3_reg' into 'gen_pat_match_div2.pat_data_match_valid_r_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:434]
WARNING: [Synth 8-3848] Net rd_data_fall3 in module/entity mig_7series_v2_0_ddr_phy_oclkdelay_cal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:171]
WARNING: [Synth 8-3848] Net rd_data_rise3 in module/entity mig_7series_v2_0_ddr_phy_oclkdelay_cal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:170]
WARNING: [Synth 8-3848] Net rd_data_fall2 in module/entity mig_7series_v2_0_ddr_phy_oclkdelay_cal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:169]
WARNING: [Synth 8-3848] Net rd_data_rise2 in module/entity mig_7series_v2_0_ddr_phy_oclkdelay_cal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:168]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_oclkdelay_cal' (62#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_dqs_found_cal' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000111100001111 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v:205]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v:206]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v:207]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v2_0_ddr_phy_dqs_found_cal does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_dqs_found_cal' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_rdlvl' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:81]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter OCAL_EN bound to: ON - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 2 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 10 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 18 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:2701]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[3:0]' into 'rd_mux_sel_r_reg[3:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:586]
WARNING: [Synth 8-3848] Net rd_data_fall3 in module/entity mig_7series_v2_0_ddr_phy_rdlvl does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:358]
WARNING: [Synth 8-3848] Net rd_data_rise3 in module/entity mig_7series_v2_0_ddr_phy_rdlvl does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:357]
WARNING: [Synth 8-3848] Net rd_data_fall2 in module/entity mig_7series_v2_0_ddr_phy_rdlvl does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:356]
WARNING: [Synth 8-3848] Net rd_data_rise2 in module/entity mig_7series_v2_0_ddr_phy_rdlvl does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:355]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_rdlvl' (64#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_prbs_rdlvl' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter PRBS_IDLE bound to: 6'b000000 
	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 
	Parameter PRBS_DEC_DQS bound to: 6'b000011 
	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 
	Parameter PRBS_INC_DQS bound to: 6'b000101 
	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 
	Parameter PRBS_CALC_TAPS bound to: 6'b000111 
	Parameter PRBS_TAP_CHECK bound to: 6'b001000 
	Parameter PRBS_NEXT_DQS bound to: 6'b001001 
	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001010 
	Parameter PRBS_DONE bound to: 6'b001011 
	Parameter NUM_SAMPLES_CNT bound to: 12'b111111111111 
	Parameter NUM_SAMPLES_CNT1 bound to: 12'b111111111111 
	Parameter NUM_SAMPLES_CNT2 bound to: 12'b111111111111 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v:680]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_prbs_rdlvl' (65#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_tempmon' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BAND1_TEMP_MIN bound to: 0 - type: integer 
	Parameter BAND2_TEMP_MIN bound to: 12 - type: integer 
	Parameter BAND3_TEMP_MIN bound to: 46 - type: integer 
	Parameter BAND4_TEMP_MIN bound to: 82 - type: integer 
	Parameter TEMP_HYST bound to: 5 - type: integer 
	Parameter HYST_OFFSET bound to: 40 - type: integer 
	Parameter BAND1_OFFSET bound to: 2218 - type: integer 
	Parameter BAND2_OFFSET bound to: 2316 - type: integer 
	Parameter BAND3_OFFSET bound to: 2592 - type: integer 
	Parameter BAND4_OFFSET bound to: 2885 - type: integer 
	Parameter BAND0_DEC_OFFSET bound to: 2178 - type: integer 
	Parameter BAND1_INC_OFFSET bound to: 2258 - type: integer 
	Parameter BAND1_DEC_OFFSET bound to: 2276 - type: integer 
	Parameter BAND2_INC_OFFSET bound to: 2356 - type: integer 
	Parameter BAND2_DEC_OFFSET bound to: 2552 - type: integer 
	Parameter BAND3_INC_OFFSET bound to: 2632 - type: integer 
	Parameter BAND3_DEC_OFFSET bound to: 2845 - type: integer 
	Parameter BAND4_INC_OFFSET bound to: 2925 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter IDLE bound to: 2'b01 
	Parameter UPDATE bound to: 2'b10 
	Parameter WAIT bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_tempmon' (66#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_calib_top' (67#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v:82]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_top' (68#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_mem_intfc' (69#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ui_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_top.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ui_cmd' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ui_cmd' (70#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ui_wr_data' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:131]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 288 - type: integer 
	Parameter FULL_RAM_CNT bound to: 48 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 48 - type: integer 
	Parameter RAM_WIDTH bound to: 288 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:380]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy1_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:265]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy2_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:181]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy3_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:267]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ui_wr_data' (71#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:131]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ui_rd_data' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:140]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 256 - type: integer 
	Parameter FULL_RAM_CNT bound to: 42 - type: integer 
	Parameter REMAINDER bound to: 4 - type: integer 
	Parameter RAM_CNT bound to: 43 - type: integer 
	Parameter RAM_WIDTH bound to: 258 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:321]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:392]
INFO: [Synth 8-4471] merging register 'not_strict_mode.app_rd_data_valid_copy_reg' into 'not_strict_mode.app_rd_data_valid_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:380]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ui_rd_data' (72#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ui_top' (73#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_top.v:71]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v2_0_memc_ui_top_std does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_std.v:382]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_memc_ui_top_std' (74#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_std.v:72]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity ddr3_v2_0_mig does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v:579]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity ddr3_v2_0_mig does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v:580]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity ddr3_v2_0_mig does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v:583]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v2_0_mig' (75#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v2_0' (76#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0.v:69]
WARNING: [Synth 8-3848] Net app_sr_active in module/entity ddr3_wrapper does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v:71]
WARNING: [Synth 8-3848] Net app_ref_ack in module/entity ddr3_wrapper does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v:73]
WARNING: [Synth 8-3848] Net app_zq_ack in module/entity ddr3_wrapper does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v:75]
INFO: [Synth 8-256] done synthesizing module 'ddr3_wrapper' (77#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v:27]
WARNING: [Synth 8-689] width (15) of port connection 'ddr3_addr' does not match port width (14) of module 'ddr3_wrapper' [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3352]
WARNING: [Synth 8-350] instance 'ddr3_ctrl' of module 'ddr3_wrapper' requires 39 connections, but only 33 given [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3332]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3367]
INFO: [Synth 8-638] synthesizing module 'MakeReset0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v:40]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MakeReset0' (78#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v:40]
INFO: [Synth 8-638] synthesizing module 'FIFO2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 605 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (79#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 512 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (79#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3399]
INFO: [Synth 8-638] synthesizing module 'Counter' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/Counter.v:47]
	Parameter width bound to: 32 - type: integer 
	Parameter init bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'Counter' (80#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/Counter.v:47]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized0' (80#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 81 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized1' (80#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/Counter.v:47]
	Parameter width bound to: 5 - type: integer 
	Parameter init bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized0' (80#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/Counter.v:47]
INFO: [Synth 8-638] synthesizing module 'SizedFIFO' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:58]
	Parameter p1width bound to: 512 - type: integer 
	Parameter p2depth bound to: 32 - type: integer 
	Parameter p3cntr_width bound to: 5 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 30 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute RAM_STYLE = DISTRIBUTED [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:144]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:201]
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO' (81#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:58]
INFO: [Synth 8-638] synthesizing module 'mkPCIEtoBNoCSceMi_4' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:65]
INFO: [Synth 8-638] synthesizing module 'mkTLPArbiter' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 153 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized2' (81#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-256] done synthesizing module 'mkTLPArbiter' (82#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized3' (82#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 96 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized4' (82#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized5' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 30 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized5' (82#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'mkTLPDispatcher' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v:41]
INFO: [Synth 8-256] done synthesizing module 'mkTLPDispatcher' (83#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized6' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 1 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized6' (83#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'SizedFIFO__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:58]
	Parameter p1width bound to: 5 - type: integer 
	Parameter p2depth bound to: 32 - type: integer 
	Parameter p3cntr_width bound to: 5 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 30 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:144]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:201]
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO__parameterized0' (83#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:58]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized7' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 9 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized7' (83#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'BRAM2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 98 - type: integer 
	Parameter MEMSIZE bound to: 6'b100000 
INFO: [Synth 8-4472] Detected and applied attribute RAM_STYLE = BLOCK [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:64]
INFO: [Synth 8-256] done synthesizing module 'BRAM2' (84#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3815]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3838]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3861]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3884]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3908]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3931]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3953]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3975]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3998]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4022]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4045]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4067]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4090]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4114]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4138]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4161]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:5308]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:5332]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:5356]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:5662]
INFO: [Synth 8-256] done synthesizing module 'mkPCIEtoBNoCSceMi_4' (85#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:65]
INFO: [Synth 8-638] synthesizing module 'MakeClock' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v:43]
	Parameter initVal bound to: 1'b0 
	Parameter initGate bound to: 1'b1 
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v:68]
INFO: [Synth 8-256] done synthesizing module 'MakeClock' (86#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3546]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: -1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter' (87#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3549]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized0' (87#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3552]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3555]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized1' (87#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3558]
INFO: [Synth 8-638] synthesizing module 'mkSceMiLinkTypeParameter' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v:28]
	Parameter link_type bound to: 4'b0111 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiLinkTypeParameter' (88#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3561]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3564]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt64Parameter' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v:28]
	Parameter n bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt64Parameter' (89#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3567]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3570]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized2' (89#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
INFO: [Synth 8-638] synthesizing module 'ClockInverter' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v:30]
INFO: [Synth 8-256] done synthesizing module 'ClockInverter' (90#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v:30]
INFO: [Synth 8-638] synthesizing module 'MakeResetA' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
	Parameter RSTDELAY bound to: 1 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MakeResetA' (91#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3607]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3610]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3613]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3616]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3619]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3622]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3625]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3628]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3631]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3634]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized1' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 4.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized1' (91#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-350] instance 'scemi_clkgen_pll' of module 'MMCME2_ADV' requires 33 connections, but only 28 given [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3676]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3714]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized1' (91#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3723]
INFO: [Synth 8-638] synthesizing module 'SyncBit05' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v:43]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncBit05' (92#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3731]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3739]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3747]
INFO: [Synth 8-638] synthesizing module 'SyncPulse' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v:47]
INFO: [Synth 8-256] done synthesizing module 'SyncPulse' (93#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v:47]
INFO: [Synth 8-638] synthesizing module 'SyncHandshake' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v:41]
	Parameter init bound to: 1'b0 
	Parameter delayreturn bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncHandshake' (94#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v:41]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3782]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized3' (94#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3785]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 64 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter indxWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO' (95#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3843]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized4' (95#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3846]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 4 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter indxWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized0' (95#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3904]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:3907]
INFO: [Synth 8-638] synthesizing module 'mkDutWrapper' [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkDutWrapper.v:47]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 21 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter MEMSIZE bound to: 22'b1000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized0' (95#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'mkFullPipeline' [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkFullPipeline.v:47]
INFO: [Synth 8-638] synthesizing module 'RevertReg' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RevertReg.v:30]
	Parameter width bound to: 1 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RevertReg' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RevertReg.v:30]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized8' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 601 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized8' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized9' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 4 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized9' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized10' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 64 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized10' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEMSIZE bound to: 9'b100000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized1' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 8'b10000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized2' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized11' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 128 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized11' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEMSIZE bound to: 8'b10000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized3' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 7'b1000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized4' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized5' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEMSIZE bound to: 10'b1000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized5' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized6' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 9'b100000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized6' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized7' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEMSIZE bound to: 14'b10000000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized7' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized12' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 18 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized12' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized13' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 21 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized13' (96#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkFullPipeline.v:16344]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkFullPipeline.v:16770]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkFullPipeline.v:17195]
INFO: [Synth 8-256] done synthesizing module 'mkFullPipeline' (97#1) [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkFullPipeline.v:47]
INFO: [Synth 8-256] done synthesizing module 'mkDutWrapper' (98#1) [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkDutWrapper.v:47]
INFO: [Synth 8-638] synthesizing module 'MakeResetA__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
	Parameter RSTDELAY bound to: 6 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized2' (98#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'MakeResetA__parameterized0' (98#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4020]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4023]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4068]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4071]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4081]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4084]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized14' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 19 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized14' (98#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4111]
INFO: [Synth 8-638] synthesizing module 'ProbeHook' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v:39]
INFO: [Synth 8-256] done synthesizing module 'ProbeHook' (99#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v:39]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4157]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized5' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized5' (99#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4160]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 1 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter indxWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized1' (99#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4218]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4221]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized3' (99#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'FIFOL1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v:53]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFOL1' (100#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v:53]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 74 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter indxWidth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized2' (100#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
INFO: [Synth 8-638] synthesizing module 'MakeResetA__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
	Parameter RSTDELAY bound to: 4 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized4' (100#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'MakeResetA__parameterized1' (100#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4317]
INFO: [Synth 8-638] synthesizing module 'xilinx_v7_pcie_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v:8]
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USERCLK2_FREQ bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_clock' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:66]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 2 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter REFCLK_SEL bound to: 1'b0 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:137]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized2' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized2' (100#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-350] instance 'mmcm_i' of module 'MMCME2_ADV' requires 33 connections, but only 32 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:264]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:660]
	Parameter PRESELECT_I0 bound to: FALSE - type: string 
	Parameter PRESELECT_I1 bound to: FALSE - type: string 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter INIT_OUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (101#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:660]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_clock' (102#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v:63]
	Parameter CFG_VEND_ID bound to: 16'b0001101111100111 
	Parameter CFG_DEV_ID bound to: 16'b1011000100000000 
	Parameter CFG_REV_ID bound to: 8'b00000000 
	Parameter CFG_SUBSYS_VEND_ID bound to: 16'b0001101111100111 
	Parameter CFG_SUBSYS_ID bound to: 16'b1010011100000111 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter BAR0 bound to: -32768 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v:61]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -32768 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v:67]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_rx' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v:69]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_rx_pipeline' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v:69]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_rx_pipeline' (103#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v:69]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_rx_null_gen' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter INTERFACE_WIDTH_DWORDS bound to: 11'b00000000010 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter IN_PACKET bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v:245]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_rx_null_gen' (104#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v:70]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_rx' (105#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v:69]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_tx' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v:69]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_tx_pipeline' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_tx_pipeline' (106#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v:70]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_tx_thrtl_ctl' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter TBUF_AV_MIN bound to: 1 - type: integer 
	Parameter TBUF_AV_GAP bound to: 2 - type: integer 
	Parameter TBUF_GAP_TIME bound to: 1 - type: integer 
	Parameter TCFG_LATENCY_TIME bound to: 2'b10 
	Parameter TCFG_GNT_PIPE_STAGES bound to: 3 - type: integer 
	Parameter LINKSTATE_L0 bound to: 3'b000 
	Parameter LINKSTATE_PPM_L1 bound to: 3'b001 
	Parameter LINKSTATE_PPM_L1_TRANS bound to: 3'b101 
	Parameter LINKSTATE_PPM_L23R_TRANS bound to: 3'b110 
	Parameter PM_ENTER_L1 bound to: 8'b00100000 
	Parameter POWERSTATE_D0 bound to: 2'b00 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter THROTTLE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v:570]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_tx_thrtl_ctl' (107#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v:70]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_tx' (108#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v:69]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_top' (109#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:62]
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -32768 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_bram_top_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v:71]
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter TLM_TX_OVERHEAD bound to: 24 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter MPS_BYTES bound to: 512 - type: integer 
	Parameter BYTES_TX bound to: 16080 - type: integer 
	Parameter ROWS_TX bound to: 1 - type: integer 
	Parameter COLS_TX bound to: 4 - type: integer 
	Parameter ROWS_RX bound to: 1 - type: integer 
	Parameter COLS_RX bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_brams_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v:64]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter NUM_BRAMS bound to: 4 - type: integer 
	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0010010 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_bram_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v:62]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0010010 
	Parameter ADDR_MSB bound to: 10 - type: integer 
	Parameter ADDR_LO_BITS bound to: 4 - type: integer 
	Parameter D_MSB bound to: 15 - type: integer 
	Parameter DP_LSB bound to: 16 - type: integer 
	Parameter DP_MSB bound to: 17 - type: integer 
	Parameter DPW bound to: 2 - type: integer 
	Parameter WRITE_MODE bound to: NO_CHANGE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter WE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRAM_TDP_MACRO' [/opt/xilinx/vivado2014.1/Vivado/2014.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:28]
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 7'b0010010 
	Parameter READ_WIDTH_B bound to: 7'b0010010 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 7'b0010010 
	Parameter WRITE_WIDTH_B bound to: 7'b0010010 
	Parameter WRITEA_P bound to: TRUE - type: string 
	Parameter WRITEB_P bound to: TRUE - type: string 
	Parameter READA_P bound to: TRUE - type: string 
	Parameter READB_P bound to: TRUE - type: string 
	Parameter valid_width_a bound to: TRUE - type: string 
	Parameter valid_width_b bound to: TRUE - type: string 
	Parameter rd_width_a bound to: 18 - type: integer 
	Parameter rd_width_b bound to: 18 - type: integer 
	Parameter wr_width_a bound to: 18 - type: integer 
	Parameter wr_width_b bound to: 18 - type: integer 
	Parameter DIA_WIDTH bound to: 16 - type: integer 
	Parameter DIB_WIDTH bound to: 16 - type: integer 
	Parameter DOA_WIDTH bound to: 16 - type: integer 
	Parameter DOB_WIDTH bound to: 16 - type: integer 
	Parameter DIPA_WIDTH bound to: 2 - type: integer 
	Parameter DIPB_WIDTH bound to: 2 - type: integer 
	Parameter DOPA_WIDTH bound to: 2 - type: integer 
	Parameter DOPB_WIDTH bound to: 2 - type: integer 
	Parameter WEA_WIDTH bound to: 2 - type: integer 
	Parameter WEB_WIDTH bound to: 2 - type: integer 
	Parameter least_width_A bound to: 16 - type: integer 
	Parameter least_width_B bound to: 16 - type: integer 
	Parameter ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter MAX_ADDRA_SIZE bound to: 16 - type: integer 
	Parameter MAX_ADDRB_SIZE bound to: 16 - type: integer 
	Parameter MAX_DIA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DIPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEA_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEB_SIZE bound to: 4 - type: integer 
	Parameter fin_rd_widtha bound to: 18 - type: integer 
	Parameter fin_rd_widthb bound to: 18 - type: integer 
	Parameter fin_wr_widtha bound to: 18 - type: integer 
	Parameter fin_wr_widthb bound to: 18 - type: integer 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:33354]
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (110#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:33354]
INFO: [Synth 8-256] done synthesizing module 'BRAM_TDP_MACRO' (111#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:28]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_bram_7x' (112#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_brams_7x' (113#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v:64]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_bram_top_7x' (114#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v:71]
INFO: [Synth 8-638] synthesizing module 'PCIE_2_1' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21383]
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter BAR0 bound to: -32768 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PCIE_2_1' (115#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21383]
WARNING: [Synth 8-689] width (64) of port connection 'TRNTD' does not match port width (128) of module 'PCIE_2_1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:1144]
WARNING: [Synth 8-689] width (1) of port connection 'TRNTREM' does not match port width (2) of module 'PCIE_2_1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:1145]
WARNING: [Synth 8-689] width (64) of port connection 'TRNRD' does not match port width (128) of module 'PCIE_2_1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:1360]
WARNING: [Synth 8-689] width (1) of port connection 'TRNRREM' does not match port width (2) of module 'PCIE_2_1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:1361]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_7x' (116#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_pipe_pipeline' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v:62]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_pipe_misc' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v:62]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_pipe_misc' (117#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_pipe_lane' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v:62]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_pipe_lane' (118#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_pipe_pipeline' (119#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_top' (120#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v:61]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_gt_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v:61]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter USERCLK2_FREQ bound to: 3 - type: integer 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_OOBCLK_MODE_ENABLE bound to: 1 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_gt_rx_valid_filter_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v:61]
	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter EIOS_DET_IDL bound to: 5'b00001 
	Parameter EIOS_DET_NO_STR0 bound to: 5'b00010 
	Parameter EIOS_DET_STR0 bound to: 5'b00100 
	Parameter EIOS_DET_STR1 bound to: 5'b01000 
	Parameter EIOS_DET_DONE bound to: 5'b10000 
	Parameter EIOS_COM bound to: 8'b10111100 
	Parameter EIOS_IDL bound to: 8'b01111100 
	Parameter FTSOS_COM bound to: 8'b10111100 
	Parameter FTSOS_FTS bound to: 8'b00111100 
	Parameter USER_RXVLD_IDL bound to: 4'b0001 
	Parameter USER_RXVLD_EI bound to: 4'b0010 
	Parameter USER_RXVLD_EI_DB0 bound to: 4'b0100 
	Parameter USER_RXVLD_EI_DB1 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v:189]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_gt_rx_valid_filter_7x' (121#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v:61]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v:157]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_JTAG_MODE bound to: 0 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter TXEQ_FS bound to: 6'b101000 
	Parameter TXEQ_LF bound to: 6'b001111 
	Parameter GC_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v:341]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v:342]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_reset' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:66]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter CFG_WAIT_MAX bound to: 6'b111111 
	Parameter BYPASS_RXCDRLOCK bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 5'b00000 
	Parameter FSM_CFG_WAIT bound to: 5'b00001 
	Parameter FSM_CPLLRESET bound to: 5'b00010 
	Parameter FSM_DRP_X16_START bound to: 5'b00011 
	Parameter FSM_DRP_X16_DONE bound to: 5'b00100 
	Parameter FSM_CPLLLOCK bound to: 5'b00101 
	Parameter FSM_DRP bound to: 5'b00110 
	Parameter FSM_GTRESET bound to: 5'b00111 
	Parameter FSM_RXPMARESETDONE_1 bound to: 5'b01000 
	Parameter FSM_RXPMARESETDONE_2 bound to: 5'b01001 
	Parameter FSM_DRP_X20_START bound to: 5'b01010 
	Parameter FSM_DRP_X20_DONE bound to: 5'b01011 
	Parameter FSM_MMCM_LOCK bound to: 5'b01100 
	Parameter FSM_RESETDONE bound to: 5'b01101 
	Parameter FSM_CPLL_PD bound to: 5'b01110 
	Parameter FSM_TXSYNC_START bound to: 5'b01111 
	Parameter FSM_TXSYNC_DONE bound to: 5'b10000 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:117]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:118]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:119]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:120]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:121]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:122]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:123]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:124]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:125]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:126]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:145]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:146]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:147]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:148]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_reset' (122#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_qpll_reset' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:65]
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter BYPASS_COARSE_OVRD bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 1 - type: integer 
	Parameter FSM_WAIT_LOCK bound to: 2 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_START_NOM bound to: 4 - type: integer 
	Parameter FSM_DRP_DONE_NOM bound to: 5 - type: integer 
	Parameter FSM_QPLLLOCK bound to: 6 - type: integer 
	Parameter FSM_DRP_START_OPT bound to: 7 - type: integer 
	Parameter FSM_DRP_DONE_OPT bound to: 8 - type: integer 
	Parameter FSM_QPLL_RESET bound to: 9 - type: integer 
	Parameter FSM_QPLLLOCK2 bound to: 10 - type: integer 
	Parameter FSM_QPLL_PDRESET bound to: 11 - type: integer 
	Parameter FSM_QPLL_PD bound to: 12 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:100]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:101]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:102]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:103]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:104]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:105]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:106]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:108]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:109]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:110]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:111]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:112]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:113]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:114]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_qpll_reset' (123#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:65]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_user' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter RXCDRLOCK_MAX bound to: 4'b1111 
	Parameter RXVALID_MAX bound to: 4'b1111 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter FSM_IDLE bound to: 2'b00 
	Parameter FSM_RESETOVRD bound to: 2'b01 
	Parameter FSM_RESET_INIT bound to: 2'b10 
	Parameter FSM_RESET bound to: 2'b11 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:140]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:144]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:145]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:146]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:147]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:148]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:149]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:150]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:151]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:152]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:153]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:154]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:155]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:156]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:157]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:158]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_user' (124#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_rate' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:66]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter TXDATA_WAIT_MAX bound to: 4'b1111 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_PLL_PU bound to: 1 - type: integer 
	Parameter FSM_PLL_PURESET bound to: 2 - type: integer 
	Parameter FSM_PLL_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_X16_GEN3_START bound to: 4 - type: integer 
	Parameter FSM_DRP_X16_GEN3_DONE bound to: 5 - type: integer 
	Parameter FSM_PMARESET_HOLD bound to: 6 - type: integer 
	Parameter FSM_PLL_SEL bound to: 7 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 8 - type: integer 
	Parameter FSM_DRP_START bound to: 9 - type: integer 
	Parameter FSM_DRP_DONE bound to: 10 - type: integer 
	Parameter FSM_PMARESET_RELEASE bound to: 11 - type: integer 
	Parameter FSM_PMARESET_DONE bound to: 12 - type: integer 
	Parameter FSM_TXDATA_WAIT bound to: 13 - type: integer 
	Parameter FSM_PCLK_SEL bound to: 14 - type: integer 
	Parameter FSM_DRP_X16_START bound to: 15 - type: integer 
	Parameter FSM_DRP_X16_DONE bound to: 16 - type: integer 
	Parameter FSM_RATE_SEL bound to: 17 - type: integer 
	Parameter FSM_RXPMARESETDONE bound to: 18 - type: integer 
	Parameter FSM_DRP_X20_START bound to: 19 - type: integer 
	Parameter FSM_DRP_X20_DONE bound to: 20 - type: integer 
	Parameter FSM_RATE_DONE bound to: 21 - type: integer 
	Parameter FSM_RESETOVRD_START bound to: 22 - type: integer 
	Parameter FSM_RESETOVRD_DONE bound to: 23 - type: integer 
	Parameter FSM_PLL_PDRESET bound to: 24 - type: integer 
	Parameter FSM_PLL_PD bound to: 25 - type: integer 
	Parameter FSM_TXSYNC_START bound to: 26 - type: integer 
	Parameter FSM_TXSYNC_DONE bound to: 27 - type: integer 
	Parameter FSM_DONE bound to: 28 - type: integer 
	Parameter FSM_RXSYNC_START bound to: 29 - type: integer 
	Parameter FSM_RXSYNC_DONE bound to: 30 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:128]
INFO: [Common 17-14] Message 'Synth 8-4472' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4512] found unpartitioned construct node [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:436]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_rate' (125#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_sync' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v:71]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter BYPASS_TXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter BYPASS_RXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter FSM_TXSYNC_IDLE bound to: 6'b000001 
	Parameter FSM_MMCM_LOCK bound to: 6'b000010 
	Parameter FSM_TXSYNC_START bound to: 6'b000100 
	Parameter FSM_TXPHINITDONE bound to: 6'b001000 
	Parameter FSM_TXSYNC_DONE1 bound to: 6'b010000 
	Parameter FSM_TXSYNC_DONE2 bound to: 6'b100000 
	Parameter FSM_RXSYNC_IDLE bound to: 7'b0000001 
	Parameter FSM_RXCDRLOCK bound to: 7'b0000010 
	Parameter FSM_RXSYNC_START bound to: 7'b0000100 
	Parameter FSM_RXSYNC_DONE1 bound to: 7'b0001000 
	Parameter FSM_RXSYNC_DONE2 bound to: 7'b0010000 
	Parameter FSM_RXSYNC_DONES bound to: 7'b0100000 
	Parameter FSM_RXSYNC_DONEM bound to: 7'b1000000 
INFO: [Synth 8-4471] merging register 'rxsync_fsm_disable.rxsync_done_reg' into 'rxsync_fsm_disable.rxdlyen_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v:612]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_sync' (126#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_drp' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v:66]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b01 
	Parameter INDEX_MAX bound to: 5'b10101 
	Parameter ADDR_PCS_RSVD_ATTR bound to: 9'b001101111 
	Parameter ADDR_TXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_RXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_TX_DATA_WIDTH bound to: 9'b001101011 
	Parameter ADDR_TX_INT_DATAWIDTH bound to: 9'b001101011 
	Parameter ADDR_RX_DATA_WIDTH bound to: 9'b000010001 
	Parameter ADDR_RX_INT_DATAWIDTH bound to: 9'b000010001 
	Parameter ADDR_TXBUF_EN bound to: 9'b000011100 
	Parameter ADDR_RXBUF_EN bound to: 9'b010011101 
	Parameter ADDR_TX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_RX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_CLK_CORRECT_USE bound to: 9'b001000100 
	Parameter ADDR_TX_DRIVE_MODE bound to: 9'b000011001 
	Parameter ADDR_RXCDR_EIDLE bound to: 9'b010100111 
	Parameter ADDR_RX_DFE_LPM_EIDLE bound to: 9'b000011110 
	Parameter ADDR_PMA_RSV_A bound to: 9'b010011001 
	Parameter ADDR_PMA_RSV_B bound to: 9'b010011010 
	Parameter ADDR_RXCDR_CFG_A bound to: 9'b010101000 
	Parameter ADDR_RXCDR_CFG_B bound to: 9'b010101001 
	Parameter ADDR_RXCDR_CFG_C bound to: 9'b010101010 
	Parameter ADDR_RXCDR_CFG_D bound to: 9'b010101011 
	Parameter ADDR_RXCDR_CFG_E bound to: 9'b010101100 
	Parameter ADDR_RXCDR_CFG_F bound to: 9'b010101101 
	Parameter MASK_PCS_RSVD_ATTR bound to: 16'b1111111111111001 
	Parameter MASK_TXOUT_DIV bound to: 16'b1111111110001111 
	Parameter MASK_RXOUT_DIV bound to: 16'b1111111111111000 
	Parameter MASK_TX_DATA_WIDTH bound to: 16'b1111111111111000 
	Parameter MASK_TX_INT_DATAWIDTH bound to: 16'b1111111111101111 
	Parameter MASK_RX_DATA_WIDTH bound to: 16'b1100011111111111 
	Parameter MASK_X16X20_RX_DATA_WIDTH bound to: 16'b1111011111111111 
	Parameter MASK_RX_INT_DATAWIDTH bound to: 16'b1011111111111111 
	Parameter MASK_TXBUF_EN bound to: 16'b1011111111111111 
	Parameter MASK_RXBUF_EN bound to: 16'b1111111111111101 
	Parameter MASK_TX_XCLK_SEL bound to: 16'b1111111101111111 
	Parameter MASK_RX_XCLK_SEL bound to: 16'b1111111110111111 
	Parameter MASK_CLK_CORRECT_USE bound to: 16'b1011111111111111 
	Parameter MASK_TX_DRIVE_MODE bound to: 16'b1111111111100000 
	Parameter MASK_RXCDR_EIDLE bound to: 16'b1111011111111111 
	Parameter MASK_RX_DFE_LPM_EIDLE bound to: 16'b1011111111111111 
	Parameter MASK_PMA_RSV_A bound to: 16'b0000000000000000 
	Parameter MASK_PMA_RSV_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_A bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_C bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_D bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_E_GTX bound to: 16'b1111111100000000 
	Parameter MASK_RXCDR_CFG_E_GTH bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_F_GTX bound to: 16'b1111111111111111 
	Parameter MASK_RXCDR_CFG_F_GTH bound to: 16'b1111111111111000 
	Parameter GEN12_TXOUT_DIV bound to: 16'b0000000000010000 
	Parameter GEN12_RXOUT_DIV bound to: 16'b0000000000000001 
	Parameter GEN12_TX_DATA_WIDTH bound to: 16'b0000000000000011 
	Parameter GEN12_TX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_RX_DATA_WIDTH bound to: 16'b0001100000000000 
	Parameter GEN12_RX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_TXBUF_EN bound to: 16'b0100000000000000 
	Parameter GEN12_RXBUF_EN bound to: 16'b0000000000000010 
	Parameter GEN12_TX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_RX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_CLK_CORRECT_USE bound to: 16'b0100000000000000 
	Parameter GEN12_TX_DRIVE_MODE bound to: 16'b0000000000000001 
	Parameter GEN12_RXCDR_EIDLE bound to: 16'b0000100000000000 
	Parameter GEN12_RX_DFE_LPM_EIDLE bound to: 16'b0100000000000000 
	Parameter GEN12_PMA_RSV_A_GTX bound to: 16'b1000010010000000 
	Parameter GEN12_PMA_RSV_B_GTX bound to: 16'b0000000000000001 
	Parameter GEN12_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN12_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTX bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_B_GTX bound to: 16'b0001000000100000 
	Parameter GEN12_RXCDR_CFG_C_GTX bound to: 16'b0010001111111111 
	Parameter GEN12_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN12_RXCDR_CFG_E_GTX bound to: 16'b0000000000000011 
	Parameter GEN12_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN12_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN12_RXCDR_CFG_B_GTH bound to: 16'b1100001000001000 
	Parameter GEN12_RXCDR_CFG_C_GTH bound to: 16'b0010000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN12_RXCDR_CFG_E_GTH bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_TXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_RXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DATA_WIDTH bound to: 16'b0000000000000100 
	Parameter GEN3_TX_INT_DATAWIDTH bound to: 16'b0000000000010000 
	Parameter GEN3_RX_DATA_WIDTH bound to: 16'b0010000000000000 
	Parameter GEN3_RX_INT_DATAWIDTH bound to: 16'b0100000000000000 
	Parameter GEN3_TXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_RXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_TX_XCLK_SEL bound to: 16'b0000000010000000 
	Parameter GEN3_RX_XCLK_SEL bound to: 16'b0000000001000000 
	Parameter GEN3_CLK_CORRECT_USE bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DRIVE_MODE bound to: 16'b0000000000000010 
	Parameter GEN3_RXCDR_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_RX_DFE_LPM_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_PMA_RSV_A_GTX bound to: 16'b0111000010000000 
	Parameter GEN3_PMA_RSV_B_GTX bound to: 16'b0000000000011110 
	Parameter GEN3_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN3_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTX bound to: 16'b0000000010000000 
	Parameter GEN3_RXCDR_CFG_B_GTX bound to: 16'b0001000000010000 
	Parameter GEN3_RXCDR_CFG_C_GTX bound to: 16'b0000101111111111 
	Parameter GEN3_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN3_RXCDR_CFG_E_GTX bound to: 16'b0000000000001011 
	Parameter GEN3_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN3_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN3_RXCDR_CFG_B_GTH bound to: 16'b1100100001001000 
	Parameter GEN3_RXCDR_CFG_C_GTH bound to: 16'b0001000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN3_RXCDR_CFG_D_GTH_AUX bound to: 16'b0000111111111110 
	Parameter GEN3_RXCDR_CFG_E_GTH bound to: 16'b0000000000010000 
	Parameter GEN3_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_F_GTH_AUX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_A bound to: 16'b0000000000000000 
	Parameter GEN123_PCS_RSVD_ATTR_M_TX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_M_RX bound to: 16'b0000000000000100 
	Parameter X16_RX_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter X20_RX_DATAWIDTH bound to: 16'b0000100000000000 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_LOAD bound to: 1 - type: integer 
	Parameter FSM_READ bound to: 2 - type: integer 
	Parameter FSM_RRDY bound to: 3 - type: integer 
	Parameter FSM_WRITE bound to: 4 - type: integer 
	Parameter FSM_WRDY bound to: 5 - type: integer 
	Parameter FSM_DONE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_drp' (127#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_eq' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter FSM_TXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_TXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_TXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_TXEQ_REMAP bound to: 6'b001000 
	Parameter FSM_TXEQ_QUERY bound to: 6'b010000 
	Parameter FSM_TXEQ_DONE bound to: 6'b100000 
	Parameter FSM_RXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_RXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_RXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_RXEQ_LF bound to: 6'b001000 
	Parameter FSM_RXEQ_NEW_TXCOEFF_REQ bound to: 6'b010000 
	Parameter FSM_RXEQ_DONE bound to: 6'b100000 
	Parameter TXPRECURSOR_00 bound to: 6'b000000 
	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 
	Parameter TXPRECURSOR_01 bound to: 6'b000000 
	Parameter TXMAINCURSOR_01 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_01 bound to: 6'b001101 
	Parameter TXPRECURSOR_02 bound to: 6'b000000 
	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 
	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 
	Parameter TXPRECURSOR_03 bound to: 6'b000000 
	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 
	Parameter TXPRECURSOR_04 bound to: 6'b000000 
	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
	Parameter TXPRECURSOR_05 bound to: 6'b001000 
	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
	Parameter TXPRECURSOR_06 bound to: 6'b001010 
	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
	Parameter TXPRECURSOR_07 bound to: 6'b001000 
	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
	Parameter TXPRECURSOR_08 bound to: 6'b001010 
	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
	Parameter TXPRECURSOR_09 bound to: 6'b001101 
	Parameter TXMAINCURSOR_09 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
	Parameter TXPRECURSOR_10 bound to: 6'b000000 
	Parameter TXMAINCURSOR_10 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_10 bound to: 6'b011001 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_rxeq_scan' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v:65]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter CONVERGE_MAX_BYPASS bound to: 22'b0111111100101000000101 
	Parameter FSM_IDLE bound to: 4'b0001 
	Parameter FSM_PRESET bound to: 4'b0010 
	Parameter FSM_CONVERGE bound to: 4'b0100 
	Parameter FSM_NEW_TXCOEFF_REQ bound to: 4'b1000 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
	Parameter converge_max_bypass_cnt bound to: 22'b0111111100101000000101 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_rxeq_scan' (128#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v:65]
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v:400]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_eq' (129#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_qpll_drp' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v:66]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b11 
	Parameter INDEX_MAX bound to: 3'b110 
	Parameter ADDR_QPLL_FBDIV bound to: 8'b00110110 
	Parameter ADDR_QPLL_CFG bound to: 8'b00110010 
	Parameter ADDR_QPLL_LPF bound to: 8'b00110001 
	Parameter ADDR_CRSCODE bound to: 8'b10001000 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD bound to: 8'b00110101 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD_EN bound to: 8'b00110110 
	Parameter ADDR_QPLL_LOCK_CFG bound to: 8'b00110100 
	Parameter MASK_QPLL_FBDIV bound to: 16'b1111110000000000 
	Parameter MASK_QPLL_CFG bound to: 16'b1111111110111111 
	Parameter MASK_QPLL_LPF bound to: 16'b1000011111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000001111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b1111011111111111 
	Parameter MASK_QPLL_LOCK_CFG bound to: 16'b1110011111111111 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000100000000000 
	Parameter OVRD_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_FBDIV bound to: 16'b0000000101110000 
	Parameter GEN3_QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN3_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN12_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter GEN3_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter FSM_IDLE bound to: 9'b000000001 
	Parameter FSM_LOAD bound to: 9'b000000010 
	Parameter FSM_READ bound to: 9'b000000100 
	Parameter FSM_RRDY bound to: 9'b000001000 
	Parameter FSM_WRITE bound to: 9'b000010000 
	Parameter FSM_WRDY bound to: 9'b000100000 
	Parameter FSM_DONE bound to: 9'b001000000 
	Parameter FSM_QPLLRESET bound to: 9'b010000000 
	Parameter FSM_QPLLLOCK bound to: 9'b100000000 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_qpll_drp' (130#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_qpll_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter GTP_QPLL_FBDIV bound to: 3'b101 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:8769]
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_LPF bound to: 4'b1101 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (131#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:8769]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_qpll_wrapper' (132#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_gt_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter OUT_DIV bound to: 2 - type: integer 
	Parameter CLK25_DIV bound to: 4 - type: integer 
	Parameter CLKMUX_PD bound to: 1'b1 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter OOBCLK_SEL bound to: 1'b1 
	Parameter RXOOB_CLK_CFG bound to: FABRIC - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter RXCDR_CFG_GTX bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_CFG_GTH bound to: 83'b00000000000001000000000011111111110001000000000000011000010000010000000000000011000 
	Parameter RXCDR_CFG_GTP bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 
	Parameter TXSYNC_OVRD bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b1 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:8096]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: TRUE - type: string 
	Parameter CHAN_BOND_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter PMA_RSV2 bound to: 16'b0010000001110000 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101100000001 
	Parameter RXPHDLY_CFG bound to: 24'b000000000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RX_DFE_KL_CFG2 bound to: 848353388 - type: integer 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b0000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TX_DEEMPH0 bound to: 5'b10100 
	Parameter TX_DEEMPH1 bound to: 5'b01011 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00001001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0110111100 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_LEN bound to: 4 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (133#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:8096]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_gt_wrapper' (134#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_wrapper' (135#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v:157]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_gt_top' (136#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10' (137#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v:63]
WARNING: [Synth 8-350] instance 'pcie_7x_v1_10_i' of module 'pcie_7x_v1_10' requires 168 connections, but only 165 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v:284]
INFO: [Synth 8-256] done synthesizing module 'xilinx_v7_pcie_wrapper' (138#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v:8]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 601 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter indxWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized3' (138#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 512 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter indxWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized4' (138#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4510]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4514]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4518]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4522]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4526]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4530]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4534]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4538]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4542]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4546]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized15' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 22 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized15' (138#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized16' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 16 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized16' (138#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized3' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized3' (138#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-350] instance 'scemi_scemi_clkgen_mmcm' of module 'MMCME2_ADV' requires 33 connections, but only 30 given [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4613]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4680]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized6' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized6' (138#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4683]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4728]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4731]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4776]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:4779]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10382]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (139#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10382]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10265]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (140#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10265]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:7314]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:7337]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:7360]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:7772]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:7881]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:7914]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:7983]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8216]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8542]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8565]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8588]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8611]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8643]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8667]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8692]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8717]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8742]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8811]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8842]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8862]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:8889]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9027]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9095]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9120]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9143]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9166]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9234]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9449]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9544]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:9651]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:10064]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:10201]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:10248]
INFO: [Synth 8-4471] merging register 'scemi_dut_dut_prb_control_control_in_requestF_rv_reg' into 'scemi_data_req_inport_requestF_rv_reg' [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:5576]
INFO: [Synth 8-4471] merging register 'scemi_dut_softrst_req_inport_requestF_rv_reg' into 'scemi_data_req_inport_requestF_rv_reg' [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:5703]
INFO: [Synth 8-4471] merging register 'scemi_shutdown_ctrl_in_requestF_rv_reg' into 'scemi_data_req_inport_requestF_rv_reg' [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:6218]
INFO: [Synth 8-4471] merging register 'scemi_start_inport_requestF_rv_reg' into 'scemi_data_req_inport_requestF_rv_reg' [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:6044]
INFO: [Synth 8-256] done synthesizing module 'mkBridge' (141#1) [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/vlog_dut/mkBridge.v:52]
WARNING: [Synth 8-3917] design mkBridge has port DDR3_A[14] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[7] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[6] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[5] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[4] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1376.316 ; gain = 732.332
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clk to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clkdiv to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_rst to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clk to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clkdiv to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_rst to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clk to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clkdiv to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_rst to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:632]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[959] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[958] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[957] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[956] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[951] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[950] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[949] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[948] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[943] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[942] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[941] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[940] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[935] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[934] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[933] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[932] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[927] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[926] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[925] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[924] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[919] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[918] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[917] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[916] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[911] to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 330 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ConfigModes.xml
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:676]

Processing XDC Constraints
Parsing XDC File [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:203]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:203]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:203]
Finished Parsing XDC File [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mkBridge_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/mkBridge_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 168 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 96 instances


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:54 ; elapsed = 00:01:53 . Memory (MB): peak = 2453.762 ; gain = 1809.777
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
can't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT0": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:01:57 . Memory (MB): peak = 2453.762 ; gain = 1809.777
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:01:57 . Memory (MB): peak = 2453.762 ; gain = 1809.777
---------------------------------------------------------------------------------

INFO: [Synth 8-4471] merging register 'xadc_supplied_temperature.xadc_den_reg' into 'xadc_supplied_temperature.sample_timer_clr_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:286]
INFO: [Synth 8-4471] merging register 'rcd_timer_gt_2.end_rcd_reg' into 'rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:283]
INFO: [Synth 8-4471] merging register 'rcd_timer_gt_2.end_rcd_reg' into 'rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:283]
INFO: [Synth 8-4471] merging register 'rcd_timer_gt_2.end_rcd_reg' into 'rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:283]
INFO: [Synth 8-4471] merging register 'rcd_timer_gt_2.end_rcd_reg' into 'rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:283]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[1].phy_address_reg[27:14]' into 'gen_no_mirror.div_clk_loop[0].phy_address_reg[13:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4524]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[1].phy_bank_reg[5:3]' into 'gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4525]
INFO: [Synth 8-4471] merging register 'temp_wrcal_done_reg' into 'wrcal_act_req_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:1103]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[1][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:411]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[2][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:411]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[3][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:411]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[4][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:411]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[5][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:411]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[6][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:411]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[7][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:411]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[1][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:412]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[2][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:412]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[3][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:412]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[4][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:412]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[5][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:412]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[6][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:412]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[7][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:412]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[0].pat2_match_rise0_r_reg[0:0]' into 'gen_pat_match_div2.gen_pat_match[0].pat1_match_rise0_r_reg[0:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:925]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[0].pat2_match_fall0_r_reg[0:0]' into 'gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg[0:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:930]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[0].early1_match_fall1_r_reg[0:0]' into 'gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg[0:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:962]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[0].early1_match_rise1_r_reg[0:0]' into 'gen_pat_match_div2.gen_pat_match[0].pat2_match_rise1_r_reg[0:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:957]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[0].early2_match_fall0_r_reg[0:0]' into 'gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg[0:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:976]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[0].early2_match_fall1_r_reg[0:0]' into 'gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg[0:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:986]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[0].early2_match_rise0_r_reg[0:0]' into 'gen_pat_match_div2.gen_pat_match[0].pat1_match_rise0_r_reg[0:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:971]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[0].early2_match_rise1_r_reg[0:0]' into 'gen_pat_match_div2.gen_pat_match[0].pat2_match_rise1_r_reg[0:0]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:981]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[1].early1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg[1:1]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:952]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[1].early1_match_fall1_r_reg[1:1]' into 'gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg[1:1]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:962]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[1].early1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg[1:1]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:947]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[1].early1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg[1:1]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:957]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[1].early2_match_fall0_r_reg[1:1]' into 'gen_pat_match_div2.gen_pat_match[1].pat2_match_fall0_r_reg[1:1]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:976]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[1].early2_match_fall1_r_reg[1:1]' into 'gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg[1:1]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:986]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[1].early2_match_rise0_r_reg[1:1]' into 'gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r_reg[1:1]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:971]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[1].early2_match_rise1_r_reg[1:1]' into 'gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg[1:1]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:981]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[2].pat2_match_rise0_r_reg[2:2]' into 'gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg[2:2]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:925]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[2].pat2_match_rise1_r_reg[2:2]' into 'gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r_reg[2:2]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:935]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[2].pat2_match_fall0_r_reg[2:2]' into 'gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg[2:2]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:930]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[2].pat2_match_fall1_r_reg[2:2]' into 'gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg[2:2]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:940]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[2].early2_match_fall0_r_reg[2:2]' into 'gen_pat_match_div2.gen_pat_match[2].early1_match_fall0_r_reg[2:2]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:976]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[2].early2_match_fall1_r_reg[2:2]' into 'gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r_reg[2:2]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:986]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[2].early2_match_rise0_r_reg[2:2]' into 'gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r_reg[2:2]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:971]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[2].early2_match_rise1_r_reg[2:2]' into 'gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r_reg[2:2]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:981]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[3].pat2_match_rise1_r_reg[3:3]' into 'gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg[3:3]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:935]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[3].pat2_match_fall1_r_reg[3:3]' into 'gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r_reg[3:3]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:940]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[3].early1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg[3:3]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:952]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[3].early1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg[3:3]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:947]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[3].early2_match_fall0_r_reg[3:3]' into 'gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg[3:3]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:976]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div2.gen_pat_match[3].early2_match_fall1_r_reg[3:3]' into 'gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r_reg[3:3]' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:986]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:891]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v:891]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:2701]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:2562]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v:680]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v:680]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:380]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:392]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4232]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v2_0_infrastructure does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:129]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v2_0_infrastructure does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:130]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v2_0_infrastructure does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:131]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v2_0_infrastructure does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:132]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v2_0_infrastructure does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:133]
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v2_0_round_robin_arb__parameterized0 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:153]
WARNING: [Synth 8-3848] Net grant_pre_r in module/entity mig_7series_v2_0_arb_row_col does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v:186]
WARNING: [Synth 8-3848] Net sending_pre in module/entity mig_7series_v2_0_arb_row_col does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v:187]
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v2_0_arb_select does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v:390]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized1 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized1 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3969] The signal RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'current_gate_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v:128]
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3969] The signal RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3969] The signal RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3969] The signal RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3969] The signal fifoMem_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (1 address bits)* is shallow.
INFO: [Synth 8-3969] The signal fifoMem_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (1 address bits)* is shallow.
INFO: [Synth 8-223] decloning instance '_unnamed__1' (SyncWire) to 'scemi_wIsOutOfReset'
INFO: [Synth 8-223] decloning instance 'clk_gen_pll_reset' (ResetInverter) to 'scemi_pcie_ep_sys_reset'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_count_outport_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_data_req_inport_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_data_resp_outport_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_dut_dut_prb_control_control_in_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_dut_dut_prb_control_data_out_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_dut_softrst_req_inport_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_dut_softrst_resp_outport_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_fifoRxData_sCrosseddReset'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_shutdown_ctrl_in_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_shutdown_ctrl_out_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_start_inport_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_sCrosseddReset' (SyncReset0) to 'scemi_fifoRxData_dCrossedsReset'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_rstgen_inv_rstn' (SyncReset0) to 'scemi_rstgen_inv_rstn'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCombinedReset' (ResetEither) to 'scemi_fifoRxData_sCombinedReset'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_sCombinedReset' (ResetEither) to 'scemi_fifoRxData_dCombinedReset'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_rstgen_rstgen' (MakeReset0) to 'scemi_rstgen_rstgen'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_clockNum' (mkSceMiUInt32Parameter__parameterized0) to 'scemi_clk_port_param_dutyHi'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_clockNum' (mkSceMiUInt32Parameter__parameterized0) to 'scemi_clk_port_param_phase'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_clockNum' (mkSceMiUInt32Parameter__parameterized0) to 'scemi_dut_dut_prb_control_control_in_param_channelId'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_clockNum' (mkSceMiUInt32Parameter__parameterized0) to 'scemi_dut_dut_prb_control_data_out_param_channelId'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_clockNum' (mkSceMiUInt32Parameter__parameterized0) to 'scemi_dut_dut_prb_control_dutclkctrl_param_clockNum'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_count_outport_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_data_req_inport_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_data_resp_outport_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_dut_dut_prb_control_control_in_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_dut_dut_prb_control_data_out_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_dut_dut_prb_control_dutclkctrl_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_dut_softrst_req_inport_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_dut_softrst_resp_outport_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_shutdown_ctrl_in_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_shutdown_ctrl_out_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_start_inport_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_param_ratioDen' (mkSceMiUInt64Parameter) to 'scemi_clk_port_param_ratioNum'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_rstgen_inv_clk' (ClockInverter) to 'scemi_rstgen_inv_clk'
INFO: [Synth 8-223] decloning instance 'scemi_count_outport_param_channelId' (mkSceMiUInt32Parameter__parameterized3) to 'scemi_start_inport_param_channelId'
INFO: [Synth 8-223] decloning instance 'scemi_data_req_inport_param_channelId' (mkSceMiUInt32Parameter__parameterized4) to 'scemi_data_resp_outport_param_channelId'
INFO: [Synth 8-223] decloning instance 'scemi_dut_dut_dutIfc_m_dut/m/count_decompress_virtual_reg_1' (RevertReg) to 'scemi_dut_dut_dutIfc_m_dut/m/cyc_virtual_reg_1'
INFO: [Synth 8-223] decloning instance 'scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_scfifo' (FIFO2__parameterized11) to 'scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_2_m_scfifo'
INFO: [Synth 8-223] decloning instance 'scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_scfifo' (FIFO2__parameterized11) to 'scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_scfifo'
INFO: [Synth 8-223] decloning instance 'scemi_dut_softrst_req_inport_param_channelId' (mkSceMiUInt32Parameter__parameterized5) to 'scemi_dut_softrst_resp_outport_param_channelId'
INFO: [Synth 8-223] decloning instance 'scemi_shutdown_ctrl_in_param_channelId' (mkSceMiUInt32Parameter__parameterized6) to 'scemi_shutdown_ctrl_out_param_channelId'

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |mig_7series_v2_0_ddr_byte_lane__parameterized3__GC0  |           1|       495|
|2     |mig_7series_v2_0_ddr_phy_4lanes__parameterized0__GC0 |           1|      1575|
|3     |mig_7series_v2_0_ddr_mc_phy__GC0                     |           1|      8254|
|4     |mig_7series_v2_0_ddr_mc_phy_wrapper__GC0             |           1|       543|
|5     |mig_7series_v2_0_ddr_phy_top__GC0                    |           1|     26711|
|6     |mig_7series_v2_0_mc                                  |           1|      4170|
|7     |mig_7series_v2_0_memc_ui_top_std__GC0                |           1|      1910|
|8     |ddr3_v2_0_mig__GC0                                   |           1|       305|
|9     |mkPCIEtoBNoCSceMi_4__GB0                             |           1|     39317|
|10    |mkPCIEtoBNoCSceMi_4__GB1                             |           1|     14789|
|11    |mkPCIEtoBNoCSceMi_4__GB2                             |           1|     11550|
|12    |mkFullPipeline__GB0                                  |           1|     34712|
|13    |mkFullPipeline__GB1                                  |           1|      5668|
|14    |mkFullPipeline__GB2                                  |           1|      1581|
|15    |mkFullPipeline__GB3                                  |           1|        73|
|16    |mkFullPipeline__GB4                                  |           1|       243|
|17    |mkFullPipeline__GB5                                  |           1|       170|
|18    |mkFullPipeline__GB10                                 |           1|       129|
|19    |mkFullPipeline__GB11                                 |           1|       100|
|20    |datapath__1777__GD                                   |           1|        41|
|21    |datapath__1486__GD                                   |           1|        44|
|22    |case__2857__GD                                       |           1|        13|
|23    |mkFullPipeline__GB17                                 |           1|        54|
|24    |mkFullPipeline__GB18                                 |           1|      1596|
|25    |mkFullPipeline__GB19                                 |           1|       139|
|26    |mkFullPipeline__GB20                                 |           1|       953|
|27    |mkFullPipeline__GB21                                 |           1|       126|
|28    |mkFullPipeline__GB22                                 |           1|       339|
|29    |mkFullPipeline__GB23                                 |           1|       241|
|30    |mkFullPipeline__GB24                                 |           1|       428|
|31    |mkFullPipeline__GB25                                 |           1|       154|
|32    |mkFullPipeline__GB26                                 |           1|       116|
|33    |case__2511__GD                                       |           1|        81|
|34    |datapath__1213__GD                                   |           1|        24|
|35    |mkFullPipeline__GB30                                 |           1|        21|
|36    |logic__4968__GD                                      |           1|         2|
|37    |mkFullPipeline__GB33                                 |           1|       207|
|38    |mkFullPipeline__GB34                                 |           1|       118|
|39    |mkFullPipeline__GB35                                 |           1|       106|
|40    |datapath__1327__GD                                   |           1|        16|
|41    |mkFullPipeline__GB37                                 |           1|        46|
|42    |mkFullPipeline__GB38                                 |           1|        51|
|43    |case__2584__GD                                       |           1|         8|
|44    |reg__2395                                            |           1|         8|
|45    |mkFullPipeline__GB41                                 |           1|        62|
|46    |mkFullPipeline__GB42                                 |           1|       247|
|47    |mkFullPipeline__GB43                                 |           1|       505|
|48    |mkFullPipeline__GB44                                 |           1|       119|
|49    |mkFullPipeline__GB45                                 |           1|       103|
|50    |case__2289__GD                                       |           1|        65|
|51    |mkFullPipeline__GB47                                 |           1|       109|
|52    |datapath__606__GD                                    |           1|        14|
|53    |mkFullPipeline__GB49                                 |           1|        52|
|54    |mkFullPipeline__GB50                                 |           1|       264|
|55    |mkFullPipeline__GB51                                 |           1|       150|
|56    |mkFullPipeline__GB52                                 |           1|        69|
|57    |mkFullPipeline__GB54                                 |           1|        42|
|58    |mkFullPipeline__GB55                                 |           1|        96|
|59    |mkFullPipeline__GB56                                 |           1|         6|
|60    |mkFullPipeline__GB57                                 |           1|         4|
|61    |mkFullPipeline__GB58                                 |           1|       419|
|62    |mkFullPipeline__GB59                                 |           1|       399|
|63    |mkFullPipeline__GB60                                 |           1|       218|
|64    |datapath__959__GD                                    |           1|        15|
|65    |datapath__957__GD                                    |           1|        15|
|66    |datapath__958__GD                                    |           1|        13|
|67    |counter__132                                         |           1|        22|
|68    |counter__131                                         |           1|        22|
|69    |mkFullPipeline__GB67                                 |           1|        27|
|70    |mkFullPipeline__GB68                                 |           1|        21|
|71    |logic__4950__GD                                      |           1|         7|
|72    |logic__4972__GD                                      |           1|         2|
|73    |mkFullPipeline__GB71                                 |           1|        15|
|74    |mkFullPipeline__GB72                                 |           1|      1763|
|75    |mkFullPipeline__GB73                                 |           1|       763|
|76    |mkFullPipeline__GB74                                 |           1|      1041|
|77    |mkFullPipeline__GB75                                 |           1|       319|
|78    |mkFullPipeline__GB76                                 |           1|       351|
|79    |mkFullPipeline__GB77                                 |           1|       351|
|80    |datapath__939__GD                                    |           1|        95|
|81    |mkFullPipeline__GB79                                 |           1|       351|
|82    |datapath__1207__GD                                   |           1|        95|
|83    |mkFullPipeline__GB81                                 |           1|       383|
|84    |datapath__1194__GD                                   |           1|        95|
|85    |mkFullPipeline__GB83                                 |           1|       383|
|86    |mkFullPipeline__GB84                                 |           1|      1168|
|87    |mkFullPipeline__GB85                                 |           1|       663|
|88    |logic__4966__GD                                      |           1|         2|
|89    |mkFullPipeline__GB87                                 |           1|       632|
|90    |mkFullPipeline__GB88                                 |           1|      1595|
|91    |datapath__1481__GD                                   |           1|      1625|
|92    |mkFullPipeline__GB90                                 |           1|       222|
|93    |mkFullPipeline__GB91                                 |           1|       160|
|94    |datapath__805__GD                                    |           1|        95|
|95    |mkFullPipeline__GB93                                 |           1|       106|
|96    |mkFullPipeline__GB94                                 |           1|        74|
|97    |mkFullPipeline__GB95                                 |           1|        13|
|98    |logic__4896__GD                                      |           1|        10|
|99    |logic__5188__GD                                      |           1|         2|
|100   |mkFullPipeline__GB99                                 |           1|        70|
|101   |mkFullPipeline__GB100                                |           1|        87|
|102   |mkFullPipeline__GB101                                |           1|        22|
|103   |mkFullPipeline__GB102                                |           1|       344|
|104   |mkFullPipeline__GB104                                |           1|      5916|
|105   |mkFullPipeline__GB105                                |           1|      2430|
|106   |case__2467__GD                                       |           1|        81|
|107   |mkFullPipeline__GB108                                |           1|        25|
|108   |mkFullPipeline__GB109                                |           1|       106|
|109   |datapath__1592__GD                                   |           1|        95|
|110   |logic__4870__GD                                      |           1|        64|
|111   |logic__4807__GD                                      |           1|        64|
|112   |mkFullPipeline__GB113                                |           1|       350|
|113   |mkFullPipeline__GB114                                |           1|      2033|
|114   |mkFullPipeline__GB115                                |           1|       383|
|115   |mkFullPipeline__GB116                                |           1|       352|
|116   |datapath__659__GD                                    |           1|        95|
|117   |logic__4865__GD                                      |           1|        64|
|118   |datapath__1337__GD                                   |           1|        95|
|119   |datapath__1529__GD                                   |           1|        95|
|120   |mkFullPipeline__GB121                                |           1|      2034|
|121   |mkFullPipeline__GB122                                |           1|      3730|
|122   |datapath__807__GD                                    |           1|      1625|
|123   |mkFullPipeline__GB124                                |           1|       106|
|124   |mkFullPipeline__GB125                                |           1|       409|
|125   |datapath__1645__GD                                   |           1|      1625|
|126   |mkFullPipeline__GB128                                |           1|       409|
|127   |mkFullPipeline__GB133                                |           1|      6948|
|128   |mkFullPipeline__GB134                                |           1|      2129|
|129   |mkFullPipeline__GB135                                |           1|        68|
|130   |mkFullPipeline__GB136                                |           1|        68|
|131   |mkFullPipeline__GB137                                |           1|        68|
|132   |mkFullPipeline__GB139                                |           1|        61|
|133   |mkFullPipeline__GB140                                |           1|      9163|
|134   |mkFullPipeline__GB141                                |           1|       761|
|135   |datapath__1456__GD                                   |           1|      2021|
|136   |mkFullPipeline__GB144                                |           1|       722|
|137   |datapath__667__GD                                    |           1|        95|
|138   |datapath__1349__GD                                   |           1|        95|
|139   |mkFullPipeline__GB147                                |           1|       351|
|140   |mkFullPipeline__GB148                                |           1|      1213|
|141   |mkFullPipeline__GB149                                |           1|        93|
|142   |mkFullPipeline__GB150                                |           1|        87|
|143   |mkFullPipeline__GB151                                |           1|     13509|
|144   |mkFullPipeline__GB152                                |           1|      2128|
|145   |mkFullPipeline__GB153                                |           1|      1581|
|146   |mkFullPipeline__GB154                                |           1|      2033|
|147   |mkFullPipeline__GB155                                |           1|      1581|
|148   |mkFullPipeline__GB156                                |           1|       106|
|149   |mkFullPipeline__GB157                                |           1|      1581|
|150   |datapath__1760__GD                                   |           1|        95|
|151   |mkFullPipeline__GB159                                |           1|       222|
|152   |mkFullPipeline__GB160                                |           1|      2626|
|153   |mkFullPipeline__GB161                                |           1|      3002|
|154   |mkFullPipeline__GB162                                |           1|        95|
|155   |case__2373__GD                                       |           1|        65|
|156   |logic__4976__GD                                      |           1|         2|
|157   |mkFullPipeline__GB165                                |           1|        22|
|158   |mkFullPipeline__GB166                                |           1|        95|
|159   |mkFullPipeline__GB167                                |           1|       144|
|160   |mkFullPipeline__GB168                                |           1|       182|
|161   |mkFullPipeline__GB169                                |           1|      7156|
|162   |mkFullPipeline__GB170                                |           1|      1053|
|163   |datapath__944__GD                                    |           1|       807|
|164   |signinv__75                                          |           1|       246|
|165   |mkFullPipeline__GB173                                |           1|      1213|
|166   |mkFullPipeline__GB174                                |           1|      1213|
|167   |mkFullPipeline__GB175                                |           1|       160|
|168   |datapath__1074__GD                                   |           1|       807|
|169   |mkFullPipeline__GB177                                |           1|       160|
|170   |mkFullPipeline__GB178                                |           1|       406|
|171   |mkFullPipeline__GB179                                |           1|       231|
|172   |mkFullPipeline__GB180                                |           1|      2366|
|173   |mkFullPipeline__GB181                                |           1|      1213|
|174   |datapath__1284__GD                                   |           1|      1608|
|175   |mkFullPipeline__GB183                                |           1|        76|
|176   |mkFullPipeline__GB184                                |           1|       160|
|177   |mkFullPipeline__GB185                                |           1|        93|
|178   |mkFullPipeline__GB186                                |           1|        64|
|179   |mkFullPipeline__GB187                                |           1|         3|
|180   |signinv__105                                         |           1|       249|
|181   |mkFullPipeline__GB189                                |           1|        68|
|182   |case__2535__GD                                       |           1|        81|
|183   |datapath__962__GD                                    |           1|        12|
|184   |mkFullPipeline__GB192                                |           1|        25|
|185   |mkFullPipeline__GB193                                |           1|        87|
|186   |mkFullPipeline__GB194                                |           1|       116|
|187   |mkFullPipeline__GB195                                |           1|       106|
|188   |mkFullPipeline__GB196                                |           1|        56|
|189   |mkFullPipeline__GB197                                |           1|       151|
|190   |mkFullPipeline__GB198                                |           1|        95|
|191   |datapath__1539__GD                                   |           1|      1625|
|192   |mkFullPipeline__GB200                                |           1|       116|
|193   |mkFullPipeline__GB201                                |           1|       504|
|194   |mkFullPipeline__GB202                                |           1|      2420|
|195   |mkFullPipeline__GB203                                |           1|      6994|
|196   |mkFullPipeline__GB204                                |           1|       243|
|197   |mkFullPipeline__GB205                                |           1|      1308|
|198   |mkFullPipeline__GB206                                |           1|       319|
|199   |reg__2438                                            |           1|        75|
|200   |logic__4680__GD                                      |           1|        64|
|201   |mkFullPipeline__GB209                                |           1|        66|
|202   |mkFullPipeline__GB210                                |           1|       163|
|203   |mkFullPipeline__GB211                                |           1|        73|
|204   |mkFullPipeline__GB212                                |           1|        30|
|205   |counter__103                                         |           1|        22|
|206   |logic__4667__GD                                      |           1|        11|
|207   |mkFullPipeline__GB219                                |           1|      2361|
|208   |datapath__651__GD                                    |           1|      1625|
|209   |mkFullPipeline__GB222                                |           1|       409|
|210   |mkFullPipeline__GB223                                |           1|      1213|
|211   |mkFullPipeline__GB224                                |           1|      1582|
|212   |mkFullPipeline__GB225                                |           1|      2034|
|213   |mkFullPipeline__GB226                                |           1|      1213|
|214   |datapath__1694__GD                                   |           1|      2021|
|215   |mkFullPipeline__GB228                                |           1|        16|
|216   |case__2376__GD                                       |           1|        65|
|217   |datapath__839__GD                                    |           1|        14|
|218   |reg__2475                                            |           1|         8|
|219   |mkFullPipeline__GB234                                |           1|         9|
|220   |mkFullPipeline__GB235                                |           1|        76|
|221   |mkFullPipeline__GB236                                |           1|       125|
|222   |mkFullPipeline__GB237                                |           1|       408|
|223   |mkFullPipeline__GB238                                |           1|       106|
|224   |signinv__186                                         |           1|       159|
|225   |mkFullPipeline__GB240                                |           1|        79|
|226   |mkFullPipeline__GB241                                |           1|       116|
|227   |mkFullPipeline__GB242                                |           1|       116|
|228   |mkFullPipeline__GB243                                |           1|        95|
|229   |datapath__1666__GD                                   |           1|      2021|
|230   |mkFullPipeline__GB245                                |           1|       106|
|231   |signinv__187                                         |           1|       249|
|232   |mkFullPipeline__GB247                                |           1|        74|
|233   |mkFullPipeline__GB248                                |           1|        87|
|234   |mkFullPipeline__GB249                                |           1|       222|
|235   |datapath__1503__GD                                   |           1|      1625|
|236   |mkFullPipeline__GB251                                |           1|        76|
|237   |mkFullPipeline__GB252                                |           1|       504|
|238   |mkFullPipeline__GB253                                |           1|      1912|
|239   |mkFullPipeline__GB254                                |           1|     18946|
|240   |mkFullPipeline__GB255                                |           1|     10741|
|241   |mkFullPipeline__GB256                                |           1|      9666|
|242   |mkFullPipeline__GB257                                |           1|       383|
|243   |mkFullPipeline__GB258                                |           1|        64|
|244   |mkFullPipeline__GB259                                |           1|       170|
|245   |mkFullPipeline__GB260                                |           1|        64|
|246   |mkFullPipeline__GB261                                |           1|        57|
|247   |mkFullPipeline__GB262                                |           1|       401|
|248   |mkFullPipeline__GB263                                |           1|        16|
|249   |counter__123                                         |           1|        22|
|250   |mkFullPipeline__GB266                                |           1|        36|
|251   |mkFullPipeline__GB268                                |           1|        96|
|252   |mkFullPipeline__GB269                                |           1|        52|
|253   |counter__122                                         |           1|        22|
|254   |mkFullPipeline__GB276                                |           1|         5|
|255   |mkFullPipeline__GB279                                |           1|         2|
|256   |logic__4725__GD                                      |           1|         2|
|257   |mkFullPipeline__GB281                                |           1|         4|
|258   |mkFullPipeline__GB282                                |           1|         2|
|259   |mkFullPipeline__GB284                                |           1|        25|
|260   |counter__120                                         |           1|        22|
|261   |mkFullPipeline__GB287                                |           1|        30|
|262   |mkFullPipeline__GB288                                |           1|      2033|
|263   |mkFullPipeline__GB289                                |           1|      1581|
|264   |mkFullPipeline__GB290                                |           1|       951|
|265   |signinv__222                                         |           1|       159|
|266   |mkFullPipeline__GB292                                |           1|      1529|
|267   |mkFullPipeline__GB293                                |           1|      2017|
|268   |mkFullPipeline__GB294                                |           1|      2366|
|269   |mkFullPipeline__GB295                                |           1|      1582|
|270   |mkFullPipeline__GB296                                |           1|      1582|
|271   |mkFullPipeline__GB297                                |           1|      2017|
|272   |datapath__1191__GD                                   |           1|      1173|
|273   |mkFullPipeline__GB299                                |           1|        38|
|274   |signinv__88                                          |           1|       159|
|275   |mkFullPipeline__GB301                                |           1|       125|
|276   |mkFullPipeline__GB302                                |           1|       324|
|277   |logic__4829__GD                                      |           1|        10|
|278   |signinv__89                                          |           1|       249|
|279   |mkFullPipeline__GB306                                |           1|        85|
|280   |mkFullPipeline__GB307                                |           1|       106|
|281   |case__2529__GD                                       |           1|        81|
|282   |mkFullPipeline__GB309                                |           1|       106|
|283   |mkFullPipeline__GB310                                |           1|     10925|
|284   |mkFullPipeline__GB311                                |           1|      2270|
|285   |mkFullPipeline__GB312                                |           1|      5227|
|286   |mkFullPipeline__GB313                                |           1|      1212|
|287   |mkFullPipeline__GB314                                |           1|      2016|
|288   |mkFullPipeline__GB315                                |           1|      2016|
|289   |mkFullPipeline__GB316                                |           1|      4635|
|290   |mkFullPipeline__GB317                                |           1|      2016|
|291   |mkFullPipeline__GB318                                |           1|      2016|
|292   |mkFullPipeline__GB319                                |           1|      4476|
|293   |mkFullPipeline__GB320                                |           1|      2016|
|294   |mkFullPipeline__GB321                                |           1|      1581|
|295   |mkFullPipeline__GB322                                |           1|      1857|
|296   |signinv__60                                          |           1|       159|
|297   |mkFullPipeline__GB324                                |           1|      1540|
|298   |datapath__1420__GD                                   |           1|      1608|
|299   |mkFullPipeline__GB326                                |           1|      2016|
|300   |mkFullPipeline__GB327                                |           1|     10387|
|301   |mkFullPipeline__GB328                                |           1|      4636|
|302   |mkFullPipeline__GB329                                |           1|      2017|
|303   |datapath__1278__GD                                   |           1|      1608|
|304   |mkFullPipeline__GB332                                |           1|       409|
|305   |mkFullPipeline__GB333                                |           1|      1582|
|306   |mkFullPipeline__GB334                                |           1|       466|
|307   |mkFullPipeline__GB335                                |           1|        86|
|308   |mkFullPipeline__GB336                                |           1|        68|
|309   |mkFullPipeline__GB337                                |           1|        95|
|310   |mkFullPipeline__GB338                                |           1|        61|
|311   |mkFullPipeline__GB340                                |           1|        15|
|312   |mkFullPipeline__GB345                                |           1|        68|
|313   |mkFullPipeline__GB346                                |           1|        61|
|314   |case__2379__GD                                       |           1|        64|
|315   |mkFullPipeline__GB349                                |           1|        22|
|316   |mkFullPipeline__GB350                                |           1|        95|
|317   |mkFullPipeline__GB351                                |           1|        68|
|318   |logic__4802__GD                                      |           1|         8|
|319   |mkFullPipeline__GB358                                |           1|       116|
|320   |mkFullPipeline__GB359                                |           1|        15|
|321   |mkFullPipeline__GB360                                |           1|     26291|
|322   |mkFullPipeline__GB361                                |           1|     21215|
|323   |mkDutWrapper__GC0                                    |           1|      3505|
|324   |mkBridge__GCB0                                       |           1|     39671|
|325   |mkBridge__GCB1                                       |           1|     16626|
|326   |SyncHandshake__5__GU                                 |           1|        15|
|327   |logic__6048__GD                                      |           1|         2|
|328   |SyncHandshake__6__GU                                 |           1|        15|
|329   |case__3207__GD                                       |           1|        29|
|330   |reg__3326                                            |           1|         8|
|331   |SyncHandshake__7__GU                                 |           1|        15|
|332   |SyncHandshake__8__GU                                 |           1|        15|
|333   |mkBridge__GCB9                                       |           1|         3|
|334   |mkBridge__GCB10                                      |           1|        90|
|335   |mkBridge__GCB11                                      |           1|        48|
|336   |mkBridge__GCB12                                      |           1|      3616|
|337   |mkBridge__GCB13                                      |           1|     34339|
+------+-----------------------------------------------------+------------+----------+

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 14    
	   2 Input     32 Bit       Adders := 154   
	   2 Input     30 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 12    
	   2 Input     19 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 15    
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 12    
	   4 Input     12 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 71    
	   3 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 158   
	   2 Input      8 Bit       Adders := 150   
	   2 Input      7 Bit       Adders := 89    
	   4 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 109   
	   3 Input      6 Bit       Adders := 19    
	  16 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 71    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 60    
	   2 Input      3 Bit       Adders := 41    
	   3 Input      3 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   8 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 86    
	   7 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
	   9 Input      1 Bit       Adders := 1     
	  10 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 18    
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      2 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	              605 Bit    Registers := 2     
	              601 Bit    Registers := 4     
	              512 Bit    Registers := 6     
	              320 Bit    Registers := 1     
	              288 Bit    Registers := 1     
	              256 Bit    Registers := 12    
	              216 Bit    Registers := 2     
	              162 Bit    Registers := 2     
	              160 Bit    Registers := 2     
	              153 Bit    Registers := 12    
	              128 Bit    Registers := 8     
	              105 Bit    Registers := 2     
	               98 Bit    Registers := 4     
	               96 Bit    Registers := 5     
	               81 Bit    Registers := 8     
	               80 Bit    Registers := 8     
	               79 Bit    Registers := 6     
	               75 Bit    Registers := 20    
	               74 Bit    Registers := 22    
	               73 Bit    Registers := 20    
	               65 Bit    Registers := 24    
	               64 Bit    Registers := 225   
	               48 Bit    Registers := 4     
	               42 Bit    Registers := 16    
	               41 Bit    Registers := 16    
	               40 Bit    Registers := 16    
	               32 Bit    Registers := 170   
	               30 Bit    Registers := 2     
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 11    
	               21 Bit    Registers := 2     
	               19 Bit    Registers := 10    
	               18 Bit    Registers := 67    
	               16 Bit    Registers := 122   
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 10    
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 30    
	                9 Bit    Registers := 109   
	                8 Bit    Registers := 201   
	                7 Bit    Registers := 61    
	                6 Bit    Registers := 265   
	                5 Bit    Registers := 106   
	                4 Bit    Registers := 214   
	                3 Bit    Registers := 203   
	                2 Bit    Registers := 493   
	                1 Bit    Registers := 3429  
+---Multipliers : 
	                19x32  Multipliers := 36    
	                18x32  Multipliers := 36    
	                17x32  Multipliers := 18    
	                14x32  Multipliers := 18    
	                  3x6  Multipliers := 1     
+---RAMs : 
	            8192K Bit         RAMs := 2     
	             512K Bit         RAMs := 6     
	              32K Bit         RAMs := 20    
	              16K Bit         RAMs := 20    
	               8K Bit         RAMs := 36    
	               4K Bit         RAMs := 16    
	               3K Bit         RAMs := 2     
	               2K Bit         RAMs := 16    
	               1K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
	              592 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                2 Bit         RAMs := 3     
+---Muxes : 
	   2 Input    601 Bit        Muxes := 1     
	   5 Input    512 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    153 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 2     
	   2 Input    140 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 5     
	   2 Input    105 Bit        Muxes := 2     
	   2 Input     98 Bit        Muxes := 2     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 19    
	   2 Input     80 Bit        Muxes := 19    
	   2 Input     79 Bit        Muxes := 6     
	   2 Input     75 Bit        Muxes := 14    
	   2 Input     74 Bit        Muxes := 15    
	   6 Input     74 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 14    
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 72    
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 93    
	   2 Input     50 Bit        Muxes := 108   
	   2 Input     48 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 362   
	  37 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     22 Bit        Muxes := 8     
	   2 Input     22 Bit        Muxes := 11    
	   2 Input     21 Bit        Muxes := 17    
	   2 Input     20 Bit        Muxes := 3     
	   7 Input     19 Bit        Muxes := 8     
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 9     
	   7 Input     18 Bit        Muxes := 16    
	   2 Input     18 Bit        Muxes := 33    
	   5 Input     18 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	  33 Input     16 Bit        Muxes := 1     
	  26 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 80    
	  24 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 16    
	   2 Input     14 Bit        Muxes := 30    
	   9 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 23    
	   2 Input     12 Bit        Muxes := 21    
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 11    
	   2 Input      9 Bit        Muxes := 139   
	  10 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 2391  
	   4 Input      8 Bit        Muxes := 18    
	   3 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  36 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 84    
	   5 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 5     
	  22 Input      6 Bit        Muxes := 10    
	  36 Input      6 Bit        Muxes := 3     
	  14 Input      6 Bit        Muxes := 2     
	  34 Input      6 Bit        Muxes := 3     
	   7 Input      6 Bit        Muxes := 40    
	  37 Input      6 Bit        Muxes := 1     
	  30 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 353   
	   4 Input      6 Bit        Muxes := 25    
	  29 Input      6 Bit        Muxes := 9     
	   8 Input      6 Bit        Muxes := 4     
	  16 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 17    
	   7 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 233   
	   3 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 8     
	   4 Input      5 Bit        Muxes := 9     
	   5 Input      5 Bit        Muxes := 1     
	  34 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 296   
	  34 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 8     
	   9 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 2     
	  29 Input      3 Bit        Muxes := 18    
	   4 Input      3 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 208   
	  32 Input      3 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 16    
	   8 Input      3 Bit        Muxes := 19    
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 8     
	  32 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 20    
	   5 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 2     
	  34 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 1283  
	  32 Input      1 Bit        Muxes := 152   
	   7 Input      1 Bit        Muxes := 158   
	  34 Input      1 Bit        Muxes := 32    
	  16 Input      1 Bit        Muxes := 212   
	  10 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 72    
	  29 Input      1 Bit        Muxes := 50    
	  64 Input      1 Bit        Muxes := 29    
	  18 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 24    
	  13 Input      1 Bit        Muxes := 27    
	   8 Input      1 Bit        Muxes := 42    
	  22 Input      1 Bit        Muxes := 44    
	   4 Input      1 Bit        Muxes := 213   
	   2 Input      1 Bit        Muxes := 2660  
	   3 Input      1 Bit        Muxes := 13    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mkBridge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 7     
	   4 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 5     
+---Registers : 
	              256 Bit    Registers := 9     
	              162 Bit    Registers := 2     
	              160 Bit    Registers := 2     
	               96 Bit    Registers := 1     
	               81 Bit    Registers := 4     
	               74 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 23    
	               13 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 108   
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    153 Bit        Muxes := 1     
	   2 Input    140 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 19    
	   6 Input     74 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  24 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	  26 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_0_round_robin_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mig_7series_v2_0_round_robin_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v2_0_rank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	  10 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
	   9 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v2_0_rank_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_rank_mach 
Detailed RTL Component Info : 
Module mig_7series_v2_0_bank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   8 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_round_robin_arb__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module mig_7series_v2_0_round_robin_arb__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module mig_7series_v2_0_round_robin_arb__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module mig_7series_v2_0_arb_row_col 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module mig_7series_v2_0_arb_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 14    
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module mig_7series_v2_0_arb_mux 
Detailed RTL Component Info : 
Module mig_7series_v2_0_bank_compare 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_bank_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module mig_7series_v2_0_bank_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module mig_7series_v2_0_bank_cntrl 
Detailed RTL Component Info : 
Module mig_7series_v2_0_bank_compare__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_bank_state__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module mig_7series_v2_0_bank_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module mig_7series_v2_0_bank_cntrl__parameterized0 
Detailed RTL Component Info : 
Module mig_7series_v2_0_bank_compare__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_bank_state__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module mig_7series_v2_0_bank_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module mig_7series_v2_0_bank_cntrl__parameterized1 
Detailed RTL Component Info : 
Module mig_7series_v2_0_bank_compare__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_bank_state__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module mig_7series_v2_0_bank_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module mig_7series_v2_0_bank_cntrl__parameterized2 
Detailed RTL Component Info : 
Module mig_7series_v2_0_bank_mach 
Detailed RTL Component Info : 
Module mig_7series_v2_0_col_mach 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_mc 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 6     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_byte_group_io__parameterized3 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_byte_lane__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_byte_group_io__parameterized4 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_byte_lane__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_byte_group_io__parameterized5 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_byte_lane__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v2_0_ddr_phy_4lanes__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 9     
	   4 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 43    
	   4 Input      1 Bit        Muxes := 48    
Module mig_7series_v2_0_ddr_if_post_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_byte_group_io 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v2_0_ddr_byte_lane 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_ddr_if_post_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_byte_group_io__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v2_0_ddr_byte_lane__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_ddr_if_post_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_byte_group_io__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v2_0_ddr_byte_lane__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_ddr_if_post_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_byte_group_io__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v2_0_ddr_byte_lane__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_ddr_phy_4lanes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 62    
	   2 Input      1 Bit        Muxes := 62    
Module mig_7series_v2_0_ddr_if_post_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_byte_group_io__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v2_0_ddr_byte_lane__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_ddr_if_post_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_byte_group_io__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v2_0_ddr_byte_lane__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_ddr_if_post_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_byte_group_io__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v2_0_ddr_byte_lane__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_ddr_if_post_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_byte_group_io__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v2_0_ddr_byte_lane__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_ddr_phy_4lanes__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 62    
	   2 Input      1 Bit        Muxes := 62    
Module mig_7series_v2_0_ddr_mc_phy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 6     
Module mig_7series_v2_0_ddr_of_pre_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_mc_phy_wrapper 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_0_ddr_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 6     
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 90    
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   9 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 74    
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_0_ddr_phy_wrcal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 180   
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 32    
	  10 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 15    
Module mig_7series_v2_0_ddr_phy_wrlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 35    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 41    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 16    
	  29 Input      6 Bit        Muxes := 9     
	  30 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 15    
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 7     
	  29 Input      3 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 50    
	   2 Input      1 Bit        Muxes := 116   
Module mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_phy_oclkdelay_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 26    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 125   
+---Muxes : 
	  22 Input      6 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 21    
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 6     
	  22 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 42    
	  16 Input      1 Bit        Muxes := 64    
	  22 Input      1 Bit        Muxes := 44    
Module mig_7series_v2_0_ddr_phy_dqs_found_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 16    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	   2 Input      4 Bit        Muxes := 13    
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 32    
Module mig_7series_v2_0_ddr_phy_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 14    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              320 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 18    
	                5 Bit    Registers := 37    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 98    
	                1 Bit    Registers := 392   
+---Multipliers : 
	                  3x6  Multipliers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 48    
	  36 Input      7 Bit        Muxes := 1     
	  36 Input      6 Bit        Muxes := 3     
	  34 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 15    
	  34 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	  34 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  34 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 64    
	  34 Input      1 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 362   
Module mig_7series_v2_0_ddr_phy_prbs_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 11    
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 92    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 5     
	  14 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 5     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  13 Input      1 Bit        Muxes := 21    
	  16 Input      1 Bit        Muxes := 32    
Module mig_7series_v2_0_ddr_phy_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_ddr_calib_top 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 33    
Module mig_7series_v2_0_ddr_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v2_0_mem_intfc 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v2_0_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              288 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ui_top 
Detailed RTL Component Info : 
Module mig_7series_v2_0_memc_ui_top_std 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v2_0_iodelay_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module mig_7series_v2_0_clk_ibuf 
Detailed RTL Component Info : 
Module mig_7series_v2_0_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_0_infrastructure 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ddr3_v2_0_mig 
Detailed RTL Component Info : 
Module ddr3_v2_0 
Detailed RTL Component Info : 
Module ddr3_wrapper 
Detailed RTL Component Info : 
Module FIFO2__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkTLPArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FIFO2__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkTLPDispatcher 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FIFO2__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SizedFIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module BRAM2__1 
Detailed RTL Component Info : 
+---Registers : 
	               98 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module BRAM2 
Detailed RTL Component Info : 
+---Registers : 
	               98 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module FIFO2__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPCIEtoBNoCSceMi_4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 12    
	   4 Input     12 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	  16 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 3     
+---Registers : 
	              216 Bit    Registers := 2     
	              105 Bit    Registers := 2     
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 66    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 57    
+---Muxes : 
	   2 Input    144 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    105 Bit        Muxes := 2     
	   2 Input     98 Bit        Muxes := 2     
	  37 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 123   
	   2 Input     30 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 9     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 11    
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2221  
	   4 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	  37 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 33    
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 790   
Module mkSceMiUInt32Parameter 
Detailed RTL Component Info : 
Module mkSceMiUInt32Parameter__parameterized0 
Detailed RTL Component Info : 
Module mkSceMiUInt32Parameter__parameterized1 
Detailed RTL Component Info : 
Module mkSceMiLinkTypeParameter 
Detailed RTL Component Info : 
Module mkSceMiUInt64Parameter 
Detailed RTL Component Info : 
Module mkSceMiUInt32Parameter__parameterized2 
Detailed RTL Component Info : 
Module SyncHandshake__5__GU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module mkSceMiUInt32Parameter__parameterized3 
Detailed RTL Component Info : 
Module mkSceMiUInt32Parameter__parameterized4 
Detailed RTL Component Info : 
Module RevertReg 
Detailed RTL Component Info : 
Module FIFO2__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BRAM2__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BRAM2__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BRAM2__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BRAM2__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BRAM2__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BRAM2__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module FIFO2__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module BRAM2__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module BRAM2__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module FIFO2__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BRAM2__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BRAM2__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BRAM2__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BRAM2__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BRAM2__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BRAM2__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BRAM2__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BRAM2__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module FIFO2__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized5__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized5__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized5__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized5__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module BRAM2__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module BRAM2__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module BRAM2__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module FIFO2__parameterized10__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BRAM2__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BRAM2__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module FIFO2__parameterized10__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized5__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BRAM2__parameterized5__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module FIFO2__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module FIFO2__parameterized10__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module FIFO2__parameterized10__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM2__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM2__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM2__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM2__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM2__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM2__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM2__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FIFO2__parameterized10__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM2__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM2__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM2__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM2__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM2__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM2__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM2__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FIFO2__parameterized10__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module RevertReg__1 
Detailed RTL Component Info : 
Module RevertReg__2 
Detailed RTL Component Info : 
Module FIFO2__parameterized10__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module FIFO2__parameterized10__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module FIFO2__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module RevertReg__3 
Detailed RTL Component Info : 
Module RevertReg__4 
Detailed RTL Component Info : 
Module RevertReg__5 
Detailed RTL Component Info : 
Module RevertReg__6 
Detailed RTL Component Info : 
Module RevertReg__7 
Detailed RTL Component Info : 
Module RevertReg__8 
Detailed RTL Component Info : 
Module RevertReg__9 
Detailed RTL Component Info : 
Module RevertReg__10 
Detailed RTL Component Info : 
Module RevertReg__11 
Detailed RTL Component Info : 
Module RevertReg__12 
Detailed RTL Component Info : 
Module RevertReg__13 
Detailed RTL Component Info : 
Module RevertReg__14 
Detailed RTL Component Info : 
Module RevertReg__15 
Detailed RTL Component Info : 
Module RevertReg__16 
Detailed RTL Component Info : 
Module RevertReg__17 
Detailed RTL Component Info : 
Module RevertReg__18 
Detailed RTL Component Info : 
Module RevertReg__19 
Detailed RTL Component Info : 
Module RevertReg__20 
Detailed RTL Component Info : 
Module RevertReg__21 
Detailed RTL Component Info : 
Module RevertReg__22 
Detailed RTL Component Info : 
Module RevertReg__23 
Detailed RTL Component Info : 
Module RevertReg__24 
Detailed RTL Component Info : 
Module RevertReg__25 
Detailed RTL Component Info : 
Module RevertReg__26 
Detailed RTL Component Info : 
Module RevertReg__27 
Detailed RTL Component Info : 
Module RevertReg__28 
Detailed RTL Component Info : 
Module RevertReg__29 
Detailed RTL Component Info : 
Module RevertReg__30 
Detailed RTL Component Info : 
Module RevertReg__31 
Detailed RTL Component Info : 
Module RevertReg__32 
Detailed RTL Component Info : 
Module RevertReg__33 
Detailed RTL Component Info : 
Module RevertReg__34 
Detailed RTL Component Info : 
Module RevertReg__35 
Detailed RTL Component Info : 
Module RevertReg__36 
Detailed RTL Component Info : 
Module RevertReg__37 
Detailed RTL Component Info : 
Module RevertReg__38 
Detailed RTL Component Info : 
Module RevertReg__39 
Detailed RTL Component Info : 
Module RevertReg__40 
Detailed RTL Component Info : 
Module RevertReg__41 
Detailed RTL Component Info : 
Module RevertReg__42 
Detailed RTL Component Info : 
Module RevertReg__43 
Detailed RTL Component Info : 
Module RevertReg__44 
Detailed RTL Component Info : 
Module RevertReg__45 
Detailed RTL Component Info : 
Module RevertReg__46 
Detailed RTL Component Info : 
Module RevertReg__47 
Detailed RTL Component Info : 
Module RevertReg__48 
Detailed RTL Component Info : 
Module RevertReg__49 
Detailed RTL Component Info : 
Module RevertReg__50 
Detailed RTL Component Info : 
Module RevertReg__51 
Detailed RTL Component Info : 
Module RevertReg__52 
Detailed RTL Component Info : 
Module RevertReg__53 
Detailed RTL Component Info : 
Module RevertReg__54 
Detailed RTL Component Info : 
Module RevertReg__55 
Detailed RTL Component Info : 
Module RevertReg__56 
Detailed RTL Component Info : 
Module RevertReg__57 
Detailed RTL Component Info : 
Module RevertReg__58 
Detailed RTL Component Info : 
Module RevertReg__59 
Detailed RTL Component Info : 
Module RevertReg__60 
Detailed RTL Component Info : 
Module RevertReg__61 
Detailed RTL Component Info : 
Module RevertReg__62 
Detailed RTL Component Info : 
Module RevertReg__63 
Detailed RTL Component Info : 
Module RevertReg__64 
Detailed RTL Component Info : 
Module RevertReg__65 
Detailed RTL Component Info : 
Module RevertReg__66 
Detailed RTL Component Info : 
Module RevertReg__67 
Detailed RTL Component Info : 
Module RevertReg__68 
Detailed RTL Component Info : 
Module RevertReg__69 
Detailed RTL Component Info : 
Module RevertReg__70 
Detailed RTL Component Info : 
Module RevertReg__71 
Detailed RTL Component Info : 
Module RevertReg__72 
Detailed RTL Component Info : 
Module RevertReg__73 
Detailed RTL Component Info : 
Module RevertReg__74 
Detailed RTL Component Info : 
Module RevertReg__75 
Detailed RTL Component Info : 
Module RevertReg__76 
Detailed RTL Component Info : 
Module RevertReg__77 
Detailed RTL Component Info : 
Module RevertReg__78 
Detailed RTL Component Info : 
Module RevertReg__79 
Detailed RTL Component Info : 
Module RevertReg__80 
Detailed RTL Component Info : 
Module RevertReg__81 
Detailed RTL Component Info : 
Module RevertReg__82 
Detailed RTL Component Info : 
Module RevertReg__83 
Detailed RTL Component Info : 
Module RevertReg__84 
Detailed RTL Component Info : 
Module RevertReg__85 
Detailed RTL Component Info : 
Module RevertReg__86 
Detailed RTL Component Info : 
Module RevertReg__87 
Detailed RTL Component Info : 
Module RevertReg__88 
Detailed RTL Component Info : 
Module RevertReg__89 
Detailed RTL Component Info : 
Module RevertReg__90 
Detailed RTL Component Info : 
Module RevertReg__91 
Detailed RTL Component Info : 
Module RevertReg__92 
Detailed RTL Component Info : 
Module RevertReg__93 
Detailed RTL Component Info : 
Module RevertReg__94 
Detailed RTL Component Info : 
Module RevertReg__95 
Detailed RTL Component Info : 
Module RevertReg__96 
Detailed RTL Component Info : 
Module RevertReg__97 
Detailed RTL Component Info : 
Module RevertReg__98 
Detailed RTL Component Info : 
Module RevertReg__99 
Detailed RTL Component Info : 
Module RevertReg__100 
Detailed RTL Component Info : 
Module RevertReg__101 
Detailed RTL Component Info : 
Module RevertReg__102 
Detailed RTL Component Info : 
Module RevertReg__103 
Detailed RTL Component Info : 
Module RevertReg__104 
Detailed RTL Component Info : 
Module RevertReg__105 
Detailed RTL Component Info : 
Module RevertReg__106 
Detailed RTL Component Info : 
Module RevertReg__107 
Detailed RTL Component Info : 
Module RevertReg__108 
Detailed RTL Component Info : 
Module RevertReg__109 
Detailed RTL Component Info : 
Module RevertReg__110 
Detailed RTL Component Info : 
Module RevertReg__111 
Detailed RTL Component Info : 
Module RevertReg__112 
Detailed RTL Component Info : 
Module RevertReg__113 
Detailed RTL Component Info : 
Module RevertReg__114 
Detailed RTL Component Info : 
Module RevertReg__115 
Detailed RTL Component Info : 
Module RevertReg__116 
Detailed RTL Component Info : 
Module RevertReg__117 
Detailed RTL Component Info : 
Module RevertReg__118 
Detailed RTL Component Info : 
Module RevertReg__119 
Detailed RTL Component Info : 
Module RevertReg__120 
Detailed RTL Component Info : 
Module RevertReg__121 
Detailed RTL Component Info : 
Module RevertReg__122 
Detailed RTL Component Info : 
Module RevertReg__123 
Detailed RTL Component Info : 
Module RevertReg__124 
Detailed RTL Component Info : 
Module RevertReg__125 
Detailed RTL Component Info : 
Module RevertReg__126 
Detailed RTL Component Info : 
Module RevertReg__127 
Detailed RTL Component Info : 
Module RevertReg__128 
Detailed RTL Component Info : 
Module RevertReg__129 
Detailed RTL Component Info : 
Module RevertReg__130 
Detailed RTL Component Info : 
Module FIFO2__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__33 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__34 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module FIFO2__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__35 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__36 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module RevertReg__131 
Detailed RTL Component Info : 
Module RevertReg__132 
Detailed RTL Component Info : 
Module RevertReg__133 
Detailed RTL Component Info : 
Module RevertReg__134 
Detailed RTL Component Info : 
Module RevertReg__135 
Detailed RTL Component Info : 
Module RevertReg__136 
Detailed RTL Component Info : 
Module RevertReg__137 
Detailed RTL Component Info : 
Module RevertReg__138 
Detailed RTL Component Info : 
Module RevertReg__139 
Detailed RTL Component Info : 
Module RevertReg__140 
Detailed RTL Component Info : 
Module RevertReg__141 
Detailed RTL Component Info : 
Module RevertReg__142 
Detailed RTL Component Info : 
Module RevertReg__143 
Detailed RTL Component Info : 
Module RevertReg__144 
Detailed RTL Component Info : 
Module RevertReg__145 
Detailed RTL Component Info : 
Module RevertReg__146 
Detailed RTL Component Info : 
Module RevertReg__147 
Detailed RTL Component Info : 
Module RevertReg__148 
Detailed RTL Component Info : 
Module RevertReg__149 
Detailed RTL Component Info : 
Module RevertReg__150 
Detailed RTL Component Info : 
Module RevertReg__151 
Detailed RTL Component Info : 
Module RevertReg__152 
Detailed RTL Component Info : 
Module RevertReg__153 
Detailed RTL Component Info : 
Module RevertReg__154 
Detailed RTL Component Info : 
Module RevertReg__155 
Detailed RTL Component Info : 
Module RevertReg__156 
Detailed RTL Component Info : 
Module RevertReg__157 
Detailed RTL Component Info : 
Module RevertReg__158 
Detailed RTL Component Info : 
Module RevertReg__159 
Detailed RTL Component Info : 
Module RevertReg__160 
Detailed RTL Component Info : 
Module RevertReg__161 
Detailed RTL Component Info : 
Module RevertReg__162 
Detailed RTL Component Info : 
Module RevertReg__163 
Detailed RTL Component Info : 
Module RevertReg__164 
Detailed RTL Component Info : 
Module RevertReg__165 
Detailed RTL Component Info : 
Module RevertReg__166 
Detailed RTL Component Info : 
Module RevertReg__167 
Detailed RTL Component Info : 
Module RevertReg__168 
Detailed RTL Component Info : 
Module RevertReg__169 
Detailed RTL Component Info : 
Module RevertReg__170 
Detailed RTL Component Info : 
Module RevertReg__171 
Detailed RTL Component Info : 
Module RevertReg__172 
Detailed RTL Component Info : 
Module RevertReg__173 
Detailed RTL Component Info : 
Module RevertReg__174 
Detailed RTL Component Info : 
Module RevertReg__175 
Detailed RTL Component Info : 
Module RevertReg__176 
Detailed RTL Component Info : 
Module RevertReg__177 
Detailed RTL Component Info : 
Module RevertReg__178 
Detailed RTL Component Info : 
Module RevertReg__179 
Detailed RTL Component Info : 
Module RevertReg__180 
Detailed RTL Component Info : 
Module RevertReg__181 
Detailed RTL Component Info : 
Module RevertReg__182 
Detailed RTL Component Info : 
Module RevertReg__183 
Detailed RTL Component Info : 
Module RevertReg__184 
Detailed RTL Component Info : 
Module RevertReg__185 
Detailed RTL Component Info : 
Module RevertReg__186 
Detailed RTL Component Info : 
Module RevertReg__187 
Detailed RTL Component Info : 
Module RevertReg__188 
Detailed RTL Component Info : 
Module RevertReg__189 
Detailed RTL Component Info : 
Module RevertReg__190 
Detailed RTL Component Info : 
Module RevertReg__191 
Detailed RTL Component Info : 
Module RevertReg__192 
Detailed RTL Component Info : 
Module RevertReg__193 
Detailed RTL Component Info : 
Module RevertReg__194 
Detailed RTL Component Info : 
Module RevertReg__195 
Detailed RTL Component Info : 
Module RevertReg__196 
Detailed RTL Component Info : 
Module RevertReg__197 
Detailed RTL Component Info : 
Module RevertReg__198 
Detailed RTL Component Info : 
Module RevertReg__199 
Detailed RTL Component Info : 
Module RevertReg__200 
Detailed RTL Component Info : 
Module RevertReg__201 
Detailed RTL Component Info : 
Module RevertReg__202 
Detailed RTL Component Info : 
Module RevertReg__203 
Detailed RTL Component Info : 
Module RevertReg__204 
Detailed RTL Component Info : 
Module RevertReg__205 
Detailed RTL Component Info : 
Module RevertReg__206 
Detailed RTL Component Info : 
Module RevertReg__207 
Detailed RTL Component Info : 
Module RevertReg__208 
Detailed RTL Component Info : 
Module RevertReg__209 
Detailed RTL Component Info : 
Module RevertReg__210 
Detailed RTL Component Info : 
Module RevertReg__211 
Detailed RTL Component Info : 
Module RevertReg__212 
Detailed RTL Component Info : 
Module RevertReg__213 
Detailed RTL Component Info : 
Module RevertReg__214 
Detailed RTL Component Info : 
Module RevertReg__215 
Detailed RTL Component Info : 
Module RevertReg__216 
Detailed RTL Component Info : 
Module RevertReg__217 
Detailed RTL Component Info : 
Module RevertReg__218 
Detailed RTL Component Info : 
Module RevertReg__219 
Detailed RTL Component Info : 
Module RevertReg__220 
Detailed RTL Component Info : 
Module RevertReg__221 
Detailed RTL Component Info : 
Module RevertReg__222 
Detailed RTL Component Info : 
Module RevertReg__223 
Detailed RTL Component Info : 
Module RevertReg__224 
Detailed RTL Component Info : 
Module RevertReg__225 
Detailed RTL Component Info : 
Module RevertReg__226 
Detailed RTL Component Info : 
Module RevertReg__227 
Detailed RTL Component Info : 
Module RevertReg__228 
Detailed RTL Component Info : 
Module RevertReg__229 
Detailed RTL Component Info : 
Module RevertReg__230 
Detailed RTL Component Info : 
Module RevertReg__231 
Detailed RTL Component Info : 
Module RevertReg__232 
Detailed RTL Component Info : 
Module RevertReg__233 
Detailed RTL Component Info : 
Module RevertReg__234 
Detailed RTL Component Info : 
Module RevertReg__235 
Detailed RTL Component Info : 
Module RevertReg__236 
Detailed RTL Component Info : 
Module RevertReg__237 
Detailed RTL Component Info : 
Module RevertReg__238 
Detailed RTL Component Info : 
Module RevertReg__239 
Detailed RTL Component Info : 
Module RevertReg__240 
Detailed RTL Component Info : 
Module RevertReg__241 
Detailed RTL Component Info : 
Module RevertReg__242 
Detailed RTL Component Info : 
Module RevertReg__243 
Detailed RTL Component Info : 
Module RevertReg__244 
Detailed RTL Component Info : 
Module RevertReg__245 
Detailed RTL Component Info : 
Module RevertReg__246 
Detailed RTL Component Info : 
Module RevertReg__247 
Detailed RTL Component Info : 
Module RevertReg__248 
Detailed RTL Component Info : 
Module RevertReg__249 
Detailed RTL Component Info : 
Module RevertReg__250 
Detailed RTL Component Info : 
Module RevertReg__251 
Detailed RTL Component Info : 
Module RevertReg__252 
Detailed RTL Component Info : 
Module FIFO2__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__37 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__38 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__39 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module RevertReg__253 
Detailed RTL Component Info : 
Module RevertReg__254 
Detailed RTL Component Info : 
Module RevertReg__255 
Detailed RTL Component Info : 
Module RevertReg__256 
Detailed RTL Component Info : 
Module RevertReg__257 
Detailed RTL Component Info : 
Module RevertReg__258 
Detailed RTL Component Info : 
Module FIFO2__parameterized10__40 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__41 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10__42 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BRAM2__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module FIFO2__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	              601 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkFullPipeline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 148   
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 14    
	   2 Input     10 Bit       Adders := 60    
	   2 Input      9 Bit       Adders := 148   
	   2 Input      8 Bit       Adders := 136   
	   2 Input      7 Bit       Adders := 76    
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 44    
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
+---Registers : 
	               79 Bit    Registers := 6     
	               75 Bit    Registers := 20    
	               74 Bit    Registers := 20    
	               73 Bit    Registers := 20    
	               65 Bit    Registers := 24    
	               64 Bit    Registers := 1     
	               42 Bit    Registers := 16    
	               41 Bit    Registers := 16    
	               40 Bit    Registers := 16    
	               32 Bit    Registers := 8     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 34    
	               10 Bit    Registers := 20    
	                9 Bit    Registers := 77    
	                8 Bit    Registers := 64    
	                7 Bit    Registers := 44    
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 128   
	                1 Bit    Registers := 8     
+---Multipliers : 
	                19x32  Multipliers := 36    
	                18x32  Multipliers := 36    
	                17x32  Multipliers := 18    
	                14x32  Multipliers := 18    
+---Muxes : 
	   2 Input    601 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 6     
	   2 Input     75 Bit        Muxes := 14    
	   2 Input     74 Bit        Muxes := 14    
	   2 Input     73 Bit        Muxes := 14    
	   2 Input     65 Bit        Muxes := 72    
	   2 Input     64 Bit        Muxes := 88    
	   2 Input     50 Bit        Muxes := 108   
	   2 Input     32 Bit        Muxes := 224   
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 34    
	  33 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 71    
	   2 Input      8 Bit        Muxes := 72    
	   2 Input      7 Bit        Muxes := 68    
	   2 Input      6 Bit        Muxes := 18    
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1152  
	   2 Input      1 Bit        Muxes := 296   
	  64 Input      1 Bit        Muxes := 29    
Module BRAM2__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	            8192K Bit         RAMs := 1     
Module BRAM2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	            8192K Bit         RAMs := 1     
Module mkDutWrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 4     
+---Registers : 
	               27 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module SyncHandshake__6__GU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module mkSceMiUInt32Parameter__parameterized5 
Detailed RTL Component Info : 
Module SyncHandshake__8__GU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module mkSceMiUInt32Parameter__parameterized6 
Detailed RTL Component Info : 
Module SyncHandshake__7__GU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncWire__1 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_clock 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pcie_7x_v1_10_axi_basic_rx_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module pcie_7x_v1_10_axi_basic_rx_null_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_axi_basic_rx 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_axi_basic_tx_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module pcie_7x_v1_10_axi_basic_tx_thrtl_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module pcie_7x_v1_10_axi_basic_tx 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_axi_basic_top 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO__7 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_7x__7 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO__6 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_7x__6 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO__5 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_7x__5 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO__4 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_7x__4 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_brams_7x__1 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO__1 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_7x__1 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO__2 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_7x__2 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO__3 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_7x__3 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_7x 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_brams_7x 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_top_7x 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_7x 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_pipe_misc 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module pcie_7x_v1_10_pcie_pipe_lane__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_v1_10_pcie_pipe_lane__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_v1_10_pcie_pipe_lane__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_v1_10_pcie_pipe_lane__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_v1_10_pcie_pipe_lane__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_v1_10_pcie_pipe_lane__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_v1_10_pcie_pipe_lane__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_v1_10_pcie_pipe_lane 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_v1_10_pcie_pipe_pipeline 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module pcie_7x_v1_10_pipe_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 7     
Module pcie_7x_v1_10_qpll_reset 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 6     
Module pcie_7x_v1_10_pipe_user__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_pipe_rate__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 15    
Module pcie_7x_v1_10_pipe_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_pipe_drp__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_rxeq_scan__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_pipe_eq__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module pcie_7x_v1_10_qpll_drp__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_qpll_wrapper__1 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_gt_wrapper__2 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_user__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_pipe_rate__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 15    
Module pcie_7x_v1_10_pipe_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_pipe_drp__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_rxeq_scan__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_pipe_eq__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module pcie_7x_v1_10_gt_wrapper__3 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_user__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_pipe_rate__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 15    
Module pcie_7x_v1_10_pipe_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_pipe_drp__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_rxeq_scan__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_pipe_eq__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module pcie_7x_v1_10_gt_wrapper__4 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_user__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_pipe_rate__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 15    
Module pcie_7x_v1_10_pipe_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_pipe_drp__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_rxeq_scan__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_pipe_eq__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module pcie_7x_v1_10_gt_wrapper__5 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_user__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_pipe_rate__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 15    
Module pcie_7x_v1_10_pipe_sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_pipe_drp__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_rxeq_scan__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_pipe_eq__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module pcie_7x_v1_10_qpll_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_qpll_wrapper 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_gt_wrapper__6 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_user__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_pipe_rate__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 15    
Module pcie_7x_v1_10_pipe_sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_pipe_drp__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_rxeq_scan__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_pipe_eq__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module pcie_7x_v1_10_gt_wrapper__7 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_user__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_pipe_rate__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 15    
Module pcie_7x_v1_10_pipe_sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_pipe_drp__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_rxeq_scan__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_pipe_eq__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module pcie_7x_v1_10_gt_wrapper__8 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_user 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_pipe_rate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 15    
Module pcie_7x_v1_10_pipe_sync 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_pipe_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_rxeq_scan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_pipe_eq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module pcie_7x_v1_10_gt_wrapper 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 8     
Module pcie_7x_v1_10_gt_rx_valid_filter_7x__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_gt_rx_valid_filter_7x__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_gt_rx_valid_filter_7x__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_gt_rx_valid_filter_7x__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_gt_rx_valid_filter_7x__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_gt_rx_valid_filter_7x__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_gt_rx_valid_filter_7x__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_gt_rx_valid_filter_7x 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_gt_top 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pcie_7x_v1_10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module xilinx_v7_pcie_wrapper 
Detailed RTL Component Info : 
Module ResetInverter__1 
Detailed RTL Component Info : 
Module ResetInverter__2 
Detailed RTL Component Info : 
Module SyncReset0__1 
Detailed RTL Component Info : 
Module SyncResetA__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncResetA__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MakeReset0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResetEither__1 
Detailed RTL Component Info : 
Module SyncReset0__2 
Detailed RTL Component Info : 
Module ResetEither__2 
Detailed RTL Component Info : 
Module SyncReset0__3 
Detailed RTL Component Info : 
Module FIFO2__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module MakeClock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ResetInverter__3 
Detailed RTL Component Info : 
Module ResetInverter__4 
Detailed RTL Component Info : 
Module SyncResetA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SyncBit05__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncBit05__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncHandshake__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncFIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SyncPulse__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncPulse__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module FIFO2__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncResetA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module MakeResetA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FIFO2__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncPulse__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module FIFO2__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ProbeHook 
Detailed RTL Component Info : 
Module SyncPulse__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SyncResetA__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SyncResetA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module FIFO2__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncFIFO__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 4     
+---Registers : 
	               74 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	              592 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SyncResetA__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module MakeResetA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FIFO2__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncPulse__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncResetA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResetInverter__5 
Detailed RTL Component Info : 
Module SyncFIFO__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	                8 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module MakeClock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SyncResetA__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module MakeResetA__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncBit05__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncBit05 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MakeReset0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncReset0 
Detailed RTL Component Info : 
Module SyncResetA__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module MakeResetA 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ClockInverter 
Detailed RTL Component Info : 
Module SyncWire__2 
Detailed RTL Component Info : 
Module SyncWire__3 
Detailed RTL Component Info : 
Module SyncHandshake__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ResetEither__3 
Detailed RTL Component Info : 
Module SyncFIFO__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	              512 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SyncHandshake__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncFIFO__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	                8 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SyncHandshake__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncPulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetEither__4 
Detailed RTL Component Info : 
Module SizedFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    512 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module SyncResetA__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncFIFO1__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module ResetEither 
Detailed RTL Component Info : 
Module SyncResetA__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncFIFO__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SyncFIFO__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	              601 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFOL1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncFIFO__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
Module SyncResetA 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ResetInverter 
Detailed RTL Component Info : 
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module FIFO2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2 
Detailed RTL Component Info : 
+---Registers : 
	              605 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncFIFO1 
Detailed RTL Component Info : 
+---Registers : 
	              601 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module SyncWire 
Detailed RTL Component Info : 

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (empty_reg_reg) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (full_reg_reg) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[127] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[126] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[125] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[124] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[123] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[122] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[121] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[120] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[119] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[118] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[117] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[116] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[115] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[114] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[113] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[112] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[111] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[110] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[109] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[108] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[107] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[106] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[105] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[104] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[103] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[102] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[101] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[100] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[99] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[98] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[97] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[96] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[95] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[94] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[93] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[92] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[91] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[90] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[89] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[88] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[87] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[86] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[85] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[84] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[83] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[82] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[81] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[80] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[79] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[78] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[77] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[76] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[75] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[74] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[73] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[72] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[71] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[70] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[69] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[68] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[67] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[66] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[65] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[64] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[63] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[62] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[61] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[60] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[59] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[58] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[57] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[56] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[55] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[54] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[53] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[52] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[51] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[50] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[49] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[48] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[47] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[46] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[45] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[44] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[43] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[42] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[41] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[40] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[39] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[38] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[37] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[36] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[35] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[34] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[33] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[32] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[31] ) is unused and will be removed from module FIFO2__parameterized11.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[30] ) is unused and will be removed from module FIFO2__parameterized11.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1022]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1020]
WARNING: [Synth 8-3917] design mkBridge has port DDR3_A[14] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[7] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[6] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[5] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[4] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:26 ; elapsed = 00:03:16 . Memory (MB): peak = 2453.762 ; gain = 1809.777
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------+-------------+-------------------------+---+---+-------------------------+---+---+--------------+--------+--------+---------------------+
|Module Name | RTL Object  | PORT A (depth X width)  | W | R | PORT B (depth X width)  | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name   | 
+------------+-------------+-------------------------+---+---+-------------------------+---+---+--------------+--------+--------+---------------------+
|BRAM2       | RAM_reg     | 32 X 98(WRITE_FIRST)    | W | R | 32 X 98(WRITE_FIRST)    | W | R | Port A and B | 0      | 3      | BRAM2/extram        | 
|BRAM2       | RAM_reg     | 2048 K X 4(WRITE_FIRST) | W | R | 2048 K X 4(WRITE_FIRST) | W | R | Port A and B | 0      | 256    | BRAM2/extram__3     | 
|BRAM2       | RAM_reg     | 256 X 64(WRITE_FIRST)   | W | R | 256 X 64(WRITE_FIRST)   | W | R | Port A and B | 0      | 2      | BRAM2/extram__4     | 
|BRAM2       | RAM_reg     | 128 X 32(WRITE_FIRST)   | W | R | 128 X 32(WRITE_FIRST)   | W | R | Port A and B | 0      | 1      | BRAM2/extram__5     | 
|BRAM2       | RAM_reg     | 128 X 64(WRITE_FIRST)   | W | R | 128 X 64(WRITE_FIRST)   | W | R | Port A and B | 0      | 2      | BRAM2/extram__6     | 
|BRAM2       | RAM_reg     | 64 X 32(WRITE_FIRST)    | W | R | 64 X 32(WRITE_FIRST)    | W | R | Port A and B | 0      | 1      | BRAM2/extram__7     | 
|BRAM2       | RAM_reg     | 512 X 64(WRITE_FIRST)   | W | R | 512 X 64(WRITE_FIRST)   | W | R | Port A and B | 0      | 2      | BRAM2/extram__8     | 
|BRAM2       | RAM_reg     | 256 X 32(WRITE_FIRST)   | W | R | 256 X 32(WRITE_FIRST)   | W | R | Port A and B | 0      | 1      | BRAM2/extram__9     | 
|BRAM2       | RAM_reg     | 8 K X 64(WRITE_FIRST)   | W | R | 8 K X 64(WRITE_FIRST)   | W | R | Port A and B | 0      | 16     | BRAM2/extram__10    | 
|SyncFIFO    | fifoMem_reg | 2 X 601(WRITE_FIRST)    | W |   | 2 X 601(WRITE_FIRST)    |   | R | Port A and B | 1      | 8      | SyncFIFO/extram__13 | 
|SyncFIFO    | fifoMem_reg | 2 X 512(WRITE_FIRST)    | W |   | 2 X 512(WRITE_FIRST)    |   | R | Port A and B | 1      | 7      | SyncFIFO/extram__14 | 
+------------+-------------+-------------------------+---+---+-------------------------+---+---+--------------+--------+--------+---------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
Distributed RAM: 
+-----------------------------------------------------+---------------------------------------------------------------------------------------+--------------------+----------------------+----------------+-----------------------------------------+
|Module Name                                          | RTL Object                                                                            | Inference Criteria | Size (depth X width) | Primitives     | Hierarchical Name                       | 
+-----------------------------------------------------+---------------------------------------------------------------------------------------+--------------------+----------------------+----------------+-----------------------------------------+
|mig_7series_v2_0_ddr_byte_lane__parameterized3__GC0  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied            | 16 X 80              | RAM32M x 14    | ram__55                                 | 
|mig_7series_v2_0_ddr_phy_4lanes__parameterized0__GC0 | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | ram__57                                 | 
|mig_7series_v2_0_ddr_phy_4lanes__parameterized0__GC0 | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | ram__59                                 | 
|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied            | 4 X 80               | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__61 | 
|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__63 | 
|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied            | 4 X 80               | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__65 | 
|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__67 | 
|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied            | 4 X 80               | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__69 | 
|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__71 | 
|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied            | 4 X 80               | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__73 | 
|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__75 | 
|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied            | 4 X 80               | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__77 | 
|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__79 | 
|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied            | 4 X 80               | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__81 | 
|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__83 | 
|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied            | 4 X 80               | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__85 | 
|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__87 | 
|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied            | 4 X 80               | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__89 | 
|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__91 | 
|mig_7series_v2_0_ddr_mc_phy_wrapper__GC0             | genblk24.phy_ctl_pre_fifo_0/mem_reg                                                   | Implied            | 8 X 32               | RAM32M x 6     | ram__93                                 | 
|mig_7series_v2_0_ddr_mc_phy_wrapper__GC0             | genblk24.phy_ctl_pre_fifo_1/mem_reg                                                   | Implied            | 8 X 6                | RAM32M x 1     | ram__95                                 | 
|mig_7series_v2_0_ddr_mc_phy_wrapper__GC0             | genblk24.phy_ctl_pre_fifo_2/mem_reg                                                   | Implied            | 8 X 6                | RAM32M x 1     | ram__97                                 | 
|SizedFIFO                                            | arr_reg                                                                               | User Attribute     | 32 X 5               | RAM32M x 1     | SizedFIFO/ram__99                       | 
|SyncFIFO                                             | fifoMem_reg                                                                           | Implied            | 2 X 64               | RAM32M x 11    | SyncFIFO/ram__100                       | 
|SyncFIFO                                             | fifoMem_reg                                                                           | Implied            | 2 X 1                | RAM16X1D x 1   | SyncFIFO/ram__101                       | 
|SyncFIFO                                             | fifoMem_reg                                                                           | Implied            | 8 X 74               | RAM32M x 13    | SyncFIFO/ram__102                       | 
|mkBridge__GCB10                                      | scemi_data_req_res_fifo/fifoMem_reg                                                   | Implied            | 2 X 4                | RAM32M x 1     | ram__103                                | 
|mkBridge__GCB12                                      | scemi_data_resp_res_fifo/fifoMem_reg                                                  | Implied            | 2 X 4                | RAM32M x 1     | ram__104                                | 
|mkBridge__GCB12                                      | scemi_Prelude_inst_changeSpecialWires_respbuf/arr_reg                                 | User Attribute     | 32 X 512             | RAM32M x 86    | ram__106                                | 
|SyncFIFO                                             | fifoMem_reg                                                                           | Implied            | 2 X 1                | RAM16X1D x 1   | SyncFIFO/ram__107                       | 
+-----------------------------------------------------+---------------------------------------------------------------------------------------+--------------------+----------------------+----------------+-----------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/\dqsfind_calib_right.u_ddr_phy_dqs_found_cal /\pi_dqs_found_lanes_r1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_wrlvl /\add_smallest_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/cal1_dlyinc_dq_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /\prbs_state_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_wrcal/early2_data_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/ddr_phy_tempmon_0/\tempmon_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\odd_cwl.phy_cas_n_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\calib_cas_slot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\calib_cas_slot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/\oclk_calib.u_ddr_phy_oclkdelay_cal /po_stg3_incdec_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/dbg_pi_f_en_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/\calib_zero_ctrl_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/\dqsfind_calib_right.u_ddr_phy_dqs_found_cal /\pi_dqs_found_any_bank_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/\oclk_calib.u_ddr_phy_oclkdelay_cal /po_stg3_dec_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_4/u_ddr_calib_top/\oclk_calib.u_ddr_phy_oclkdelay_cal /po_stg3_dec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_cas_slot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_cas_slot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (scemi_bridgei_7/\pbb_dma_intr_tlp_values_8_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_intr_tlp_values_9_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_9_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_14_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_14_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_14_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_14_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_14_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_14_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_14_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_14_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_15_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_15_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_15_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_15_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_15_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_15_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_15_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_15_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (scemi_bridgei_7/pbb_arbiter/\tlp_out_cfg_fifo/data1_reg_reg[143] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (scemi_bridgei_7/pbb_arbiter/\tlp_out_dma_fifo/data1_reg_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/pbb_arbiter/\tlp_out_dma_fifo/data1_reg_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_wr_buffer_queue_rCache_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_7/\pbb_dma_rd_buffer_queue_rCache_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_9/\pbb_dma_msg_parse_header_pos_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_9/pbb_csr_clock_status/\data1_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_ui_top_stdi_5/\u_ui_top/ui_cmd0/app_hi_pri_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_3/\genblk24.phy_ctl_pre_fifo_2/my_full_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_3/\genblk24.phy_ctl_pre_fifo_1/my_full_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_3/\genblk24.phy_ctl_pre_fifo_0/my_full_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr3_v2_0_migi_6/\temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_317/ddr3_ctrl_fRequest/\data1_reg_reg[540] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_317/\scemi_fS2MsgOut_ifc_rDataCount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_317/\scemi_fS2MsgOut_ifc_rDataCount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_317/\scemi_fFromContinueBeat_ifc_rDataCount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_317/\scemi_fFromContinueBeat_ifc_rDataCount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_317/\scemi_fS1MsgOut_ifc_rDataCount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_317/\scemi_fFromBridgeBeat_ifc_rDataCount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_317/\scemi_fFromBridgeBeat_ifc_rDataCount_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_315/\scemi_uclkgen/new_gate_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_315/\scemi_uclkgen/current_gate_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_216/\scemi_rcb_mask_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/scemi_dut_dut_prb_control_ackFifo/\data1_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_310/scemi_dut_dut_prb_control_ackFifo/\data1_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/scemi_dut_dut_prb_control_prb_str/\data1_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_310/\scemi_clk_port_clkgen/new_gate_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_310/\scemi_shutdown_ctrl_out_beats_reg[22] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:10:38 ; elapsed = 00:10:31 . Memory (MB): peak = 3353.520 ; gain = 2709.535
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] Empty through list for constraint at line 186 of /mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:186]
can't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT0": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:50 ; elapsed = 00:10:43 . Memory (MB): peak = 3450.520 ; gain = 2806.535
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:42 ; elapsed = 00:11:35 . Memory (MB): peak = 3659.527 ; gain = 3015.543
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_0 ' (RAMB36E1_1) to 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_1 '
INFO: [Synth 8-223] decloning instance 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_1 ' (RAMB36E1_1) to 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_2 '
INFO: [Synth 8-223] decloning instance 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_2 ' (RAMB36E1_1) to 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_3 '
INFO: [Synth 8-223] decloning instance 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_3 ' (RAMB36E1_1) to 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_4 '
INFO: [Synth 8-223] decloning instance 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_4 ' (RAMB36E1_1) to 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_8 '
INFO: [Synth 8-223] decloning instance 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_8 ' (RAMB36E1_1) to 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_9 '
INFO: [Synth 8-223] decloning instance 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_9 ' (RAMB36E1_1) to 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_10 '
INFO: [Synth 8-223] decloning instance 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_10 ' (RAMB36E1_1) to 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_11 '
INFO: [Synth 8-223] decloning instance 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_11 ' (RAMB36E1_1) to 'mi_13/\idwt2d_m_m_buffer_2_memory/RAM_reg_12 '
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113848' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113429' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113010' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_112551' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_112154' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_111757' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_111360' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_110895' with timing assertions on output pin 'O'
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/txresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/txresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/txresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/txresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rxresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/txresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/txresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rxresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/txresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/txresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rxresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/txresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/txresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rxresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/txresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_uclkgen/CLK_VAL_OUT_reg  and \scemi_uclkgen/current_clk_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Common 17-14] Message 'Synth 8-139' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113848' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113429' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113010' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_112551' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_112154' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_111757' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_111360' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_110895' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113848' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113429' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113010' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_112551' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_112154' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_111757' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_111360' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_110895' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113848' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113429' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113010' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_112551' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_112154' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_111757' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_111360' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_110895' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113848' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113429' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113010' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_112551' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_112154' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_111757' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_111360' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_110895' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113848' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113429' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113010' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_112551' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_112154' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_111757' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_111360' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_110895' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113848' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113429' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_113010' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_112551' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_112154' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_111757' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_111360' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_110895' with timing assertions on output pin 'O'
INFO: [Synth 8-4480] The timing for the instance \scemi_bridge/pbb_dma_rd_buffer_queue_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_bridge/pbb_dma_rd_buffer_queue_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_bridge/pbb_dma_rd_buffer_queue_memory/RAM_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_bridge/pbb_dma_wr_buffer_queue_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_bridge/pbb_dma_wr_buffer_queue_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_bridge/pbb_dma_wr_buffer_queue_memory/RAM_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_1_m_s1fifos_0_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_1_m_s1fifos_0_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_1_m_s1fifos_1_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_1_m_s1fifos_1_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_1_m_s2fifos_0_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_1_m_s2fifos_0_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_1_m_s2fifos_1_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_1_m_s2fifos_1_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_1_m_s2save_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_1_m_s2save_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_1_m_s3fifos_0_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_1_m_s3fifos_0_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_1_m_s4fifos_0_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_1_m_s4fifos_0_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_2_m_s1fifos_0_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_2_m_s1fifos_0_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_2_m_s1fifos_1_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_2_m_s1fifos_1_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_m_s1fifos_0_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_m_s1fifos_0_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_m_s1fifos_1_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_m_s1fifos_1_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_m_s2fifos_0_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_m_s2fifos_0_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_m_s2fifos_1_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_m_s2fifos_1_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_m_s2save_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_m_s2save_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_m_s3fifos_0_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_m_s3fifos_0_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_m_s3fifos_1_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_dwt_m_s3fifos_1_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_0_memory/RAM_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_0_memory/RAM_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_0_memory/RAM_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_0_memory/RAM_reg_13  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_0_memory/RAM_reg_14  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_0_memory/RAM_reg_15  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_1_memory/RAM_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_1_memory/RAM_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_1_memory/RAM_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_1_memory/RAM_reg_13  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_1_memory/RAM_reg_14  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_1_memory/RAM_reg_15  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_2_memory/RAM_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_2_memory/RAM_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_2_memory/RAM_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_2_memory/RAM_reg_13  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_2_memory/RAM_reg_14  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/dwt2d_m_m_buffer_2_memory/RAM_reg_15  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s1fifos_1_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s1fifos_1_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s1save_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s1save_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s2fifos_0_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s2fifos_0_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s2fifos_1_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s2fifos_1_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s3fifos_0_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s3fifos_0_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s3fifos_1_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s3fifos_1_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s3save_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s3save_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s4fifos_0_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s4fifos_0_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s4fifos_1_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_1_m_s4fifos_1_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_2_m_s1fifos_1_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_2_m_s1fifos_1_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_2_m_s1save_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_2_m_s1save_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s1fifos_0_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s1fifos_0_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s1fifos_1_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s1fifos_1_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s1save_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s1save_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s2fifos_0_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s2fifos_0_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s2fifos_1_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s2fifos_1_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s3fifos_0_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s3fifos_0_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s3fifos_1_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s3fifos_1_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s3save_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s3save_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s4fifos_0_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s4fifos_0_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s4fifos_1_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_idwt_m_s4fifos_1_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_2_memory/RAM_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_2_memory/RAM_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:15:57 ; elapsed = 00:15:54 . Memory (MB): peak = 3880.738 ; gain = 3236.754
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [0]. Fanout reduced from 77 to 33 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [1]. Fanout reduced from 88 to 44 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [2]. Fanout reduced from 71 to 29 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_done_r . Fanout reduced from 61 to 31 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1 . Fanout reduced from 995 to 48 by creating 20 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \n_0_ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg . Fanout reduced from 794 to 50 by creating 16 replicas.
WARNING: [Synth 8-4617] Design mkBridge has 20 max_fanout violations that cannot be satisfied.
INFO: [Synth 8-223] decloning instance '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_1 ' (RAMB36E1_1) to '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_0 '
INFO: [Synth 8-223] decloning instance '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_2 ' (RAMB36E1_1) to '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_0 '
INFO: [Synth 8-223] decloning instance '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_3 ' (RAMB36E1_1) to '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_0 '
INFO: [Synth 8-223] decloning instance '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_4 ' (RAMB36E1_1) to '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_0 '
INFO: [Synth 8-223] decloning instance '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_8 ' (RAMB36E1_1) to '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_0 '
INFO: [Synth 8-223] decloning instance '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_9 ' (RAMB36E1_1) to '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_0 '
INFO: [Synth 8-223] decloning instance '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_10 ' (RAMB36E1_1) to '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_0 '
INFO: [Synth 8-223] decloning instance '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_11 ' (RAMB36E1_1) to '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_0 '
INFO: [Synth 8-223] decloning instance '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_12 ' (RAMB36E1_1) to '\scemi_dut_dut_dutIfc_m_dut/m/idwt2d_m_m_buffer_1_memory/RAM_reg_0 '

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4560] design has 20 instantiated BUFGs while the limit set by the -bufg synthesis option is 12
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:16:16 ; elapsed = 00:16:13 . Memory (MB): peak = 3880.738 ; gain = 3236.754
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:16:17 ; elapsed = 00:16:14 . Memory (MB): peak = 3880.738 ; gain = 3236.754
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:16:45 ; elapsed = 00:16:42 . Memory (MB): peak = 3880.738 ; gain = 3236.754
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_reg[5]                                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_done_r4_reg                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dqsfound_done_r5_reg                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]                                                                                 | 16     | 1     | YES          | NO                 | NO                | 1      | 0       | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |BUFG             |    42|
|2     |BUFGCTRL         |     1|
|3     |BUFH             |     2|
|4     |BUFIO            |     3|
|5     |CARRY4           | 10053|
|6     |GTXE2_CHANNEL    |     8|
|7     |GTXE2_COMMON     |     2|
|8     |IBUFDS_GTE2      |     1|
|9     |IDELAYCTRL       |     1|
|10    |IDELAYE2         |    64|
|11    |INV              |    17|
|12    |IN_FIFO          |     8|
|13    |ISERDESE2        |    64|
|14    |LUT1             | 12375|
|15    |LUT2             |  7500|
|16    |LUT3             | 21778|
|17    |LUT4             | 13329|
|18    |LUT5             | 22797|
|19    |LUT6             | 32579|
|20    |MMCME2_ADV       |     5|
|21    |MUXF7            |   844|
|22    |MUXF8            |   144|
|23    |ODDR             |    17|
|24    |OSERDESE2        |    23|
|25    |OSERDESE2_1      |     8|
|26    |OSERDESE2_2      |    72|
|27    |OUT_FIFO         |    11|
|28    |PCIE_2_1         |     1|
|29    |PHASER_IN_PHY    |     8|
|30    |PHASER_OUT_PHY   |     3|
|31    |PHASER_OUT_PHY_1 |     8|
|32    |PHASER_REF       |     3|
|33    |PHY_CONTROL      |     3|
|34    |PLLE2_ADV        |     1|
|35    |RAM16X1D         |     1|
|36    |RAM32M           |   425|
|37    |RAMB18E1         |     2|
|38    |RAMB36E1         |   174|
|39    |RAMB36E1_1       |    48|
|40    |RAMB36E1_2       |   256|
|41    |RAMB36E1_3       |   256|
|42    |RAMB36E1_4       |     8|
|43    |RAMB36E1_5       |    15|
|44    |SRL16E           |    17|
|45    |SRLC32E          |     1|
|46    |XADC             |     1|
|47    |FDCE             |  1522|
|48    |FDPE             |   150|
|49    |FDRE             | 36788|
|50    |FDSE             |  4354|
|51    |IBUF             |    19|
|52    |IBUFDS           |     1|
|53    |IOBUFDS_DCIEN    |     8|
|54    |IOBUF_DCIEN      |    64|
|55    |OBUF             |    49|
|56    |OBUFDS           |     1|
|57    |OBUFT            |     8|
+------+-----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-----------------------------------------------------+-------+
|      |Instance                                                              |Module                                               |Cells  |
+------+----------------------------------------------------------------------+-----------------------------------------------------+-------+
|1     |top                                                                   |                                                     | 165943|
|2     |  connectDDR3_jointReset                                              |SyncResetA                                           |      3|
|3     |  connectDDR3_reqFIFO                                                 |SyncFIFO1                                            |    681|
|4     |  connectDDR3_respFIFO                                                |SyncFIFO1__parameterized0                            |    523|
|5     |  connectDDR3_uRst_dclk                                               |SyncResetA_0                                         |      2|
|6     |  ddr3_ctrl                                                           |ddr3_wrapper                                         |  13576|
|7     |    u_ddr3_v2_0                                                       |ddr3_v2_0                                            |  13576|
|8     |      u_ddr3_v2_0_mig                                                 |ddr3_v2_0_mig                                        |  13576|
|9     |        \temp_mon_enabled.u_tempmon                                   |mig_7series_v2_0_tempmon                             |    214|
|10    |        u_ddr3_clk_ibuf                                               |mig_7series_v2_0_clk_ibuf                            |      1|
|11    |        u_ddr3_infrastructure                                         |mig_7series_v2_0_infrastructure                      |     56|
|12    |        u_iodelay_ctrl                                                |mig_7series_v2_0_iodelay_ctrl                        |     16|
|13    |        u_memc_ui_top_std                                             |mig_7series_v2_0_memc_ui_top_std                     |  13289|
|14    |          mem_intfc0                                                  |mig_7series_v2_0_mem_intfc                           |  11472|
|15    |            ddr_phy_top0                                              |mig_7series_v2_0_ddr_phy_top                         |  10273|
|16    |              u_ddr_calib_top                                         |mig_7series_v2_0_ddr_calib_top                       |   6703|
|17    |                u_ddr_phy_rdlvl                                       |mig_7series_v2_0_ddr_phy_rdlvl                       |   1811|
|18    |                \ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl          |mig_7series_v2_0_ddr_phy_prbs_rdlvl                  |    421|
|19    |                ddr_phy_tempmon_0                                     |mig_7series_v2_0_ddr_phy_tempmon                     |    104|
|20    |                \dqsfind_calib_right.u_ddr_phy_dqs_found_cal          |mig_7series_v2_0_ddr_phy_dqs_found_cal               |    466|
|21    |                \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay            |mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay           |     85|
|22    |                \mb_wrlvl_inst.u_ddr_phy_wrlvl                        |mig_7series_v2_0_ddr_phy_wrlvl                       |   1180|
|23    |                \oclk_calib.u_ddr_phy_oclkdelay_cal                   |mig_7series_v2_0_ddr_phy_oclkdelay_cal               |    637|
|24    |                u_ddr_phy_init                                        |mig_7series_v2_0_ddr_phy_init                        |   1403|
|25    |                u_ddr_phy_wrcal                                       |mig_7series_v2_0_ddr_phy_wrcal                       |    369|
|26    |                u_ddr_prbs_gen                                        |mig_7series_v2_0_ddr_prbs_gen                        |     64|
|27    |              u_ddr_mc_phy_wrapper                                    |mig_7series_v2_0_ddr_mc_phy_wrapper                  |   3568|
|28    |                \genblk24.phy_ctl_pre_fifo_0                          |mig_7series_v2_0_ddr_of_pre_fifo                     |      7|
|29    |                \genblk24.phy_ctl_pre_fifo_1                          |mig_7series_v2_0_ddr_of_pre_fifo__parameterized0     |      7|
|30    |                \genblk24.phy_ctl_pre_fifo_2                          |mig_7series_v2_0_ddr_of_pre_fifo__parameterized0_315 |      7|
|31    |                u_ddr_mc_phy                                          |mig_7series_v2_0_ddr_mc_phy                          |   3443|
|32    |                  \ddr_phy_4lanes_0.u_ddr_phy_4lanes                  |mig_7series_v2_0_ddr_phy_4lanes                      |   1289|
|33    |                    \ddr_byte_lane_A.ddr_byte_lane_A                  |mig_7series_v2_0_ddr_byte_lane                       |    306|
|34    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io                   |     32|
|35    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v2_0_ddr_if_post_fifo_331                |     96|
|36    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_332 |    111|
|37    |                    \ddr_byte_lane_B.ddr_byte_lane_B                  |mig_7series_v2_0_ddr_byte_lane__parameterized0       |    310|
|38    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized0   |     30|
|39    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v2_0_ddr_if_post_fifo_329                |     93|
|40    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_330 |    119|
|41    |                    \ddr_byte_lane_C.ddr_byte_lane_C                  |mig_7series_v2_0_ddr_byte_lane__parameterized1       |    315|
|42    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized1   |     30|
|43    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v2_0_ddr_if_post_fifo_327                |     94|
|44    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_328 |    118|
|45    |                    \ddr_byte_lane_D.ddr_byte_lane_D                  |mig_7series_v2_0_ddr_byte_lane__parameterized2       |    331|
|46    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized2   |     30|
|47    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v2_0_ddr_if_post_fifo_325                |     95|
|48    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_326 |    118|
|49    |                  \ddr_phy_4lanes_1.u_ddr_phy_4lanes                  |mig_7series_v2_0_ddr_phy_4lanes__parameterized0      |    395|
|50    |                    \ddr_byte_lane_B.ddr_byte_lane_B                  |mig_7series_v2_0_ddr_byte_lane__parameterized3       |    112|
|51    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized3   |      6|
|52    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_324 |    102|
|53    |                    \ddr_byte_lane_C.ddr_byte_lane_C                  |mig_7series_v2_0_ddr_byte_lane__parameterized4       |    111|
|54    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized4   |      6|
|55    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_323 |    101|
|56    |                    \ddr_byte_lane_D.ddr_byte_lane_D                  |mig_7series_v2_0_ddr_byte_lane__parameterized5       |    139|
|57    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized5   |     11|
|58    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_322 |    117|
|59    |                  \ddr_phy_4lanes_2.u_ddr_phy_4lanes                  |mig_7series_v2_0_ddr_phy_4lanes__parameterized1      |   1553|
|60    |                    \ddr_byte_lane_A.ddr_byte_lane_A                  |mig_7series_v2_0_ddr_byte_lane__parameterized6       |    393|
|61    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized6   |     32|
|62    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v2_0_ddr_if_post_fifo_320                |    183|
|63    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_321 |    111|
|64    |                    \ddr_byte_lane_B.ddr_byte_lane_B                  |mig_7series_v2_0_ddr_byte_lane__parameterized7       |    491|
|65    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized7   |     30|
|66    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v2_0_ddr_if_post_fifo_318                |    269|
|67    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_319 |    119|
|68    |                    \ddr_byte_lane_C.ddr_byte_lane_C                  |mig_7series_v2_0_ddr_byte_lane__parameterized8       |    315|
|69    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized8   |     30|
|70    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v2_0_ddr_if_post_fifo_316                |     93|
|71    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_317 |    119|
|72    |                    \ddr_byte_lane_D.ddr_byte_lane_D                  |mig_7series_v2_0_ddr_byte_lane__parameterized9       |    327|
|73    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized9   |     30|
|74    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v2_0_ddr_if_post_fifo                    |     95|
|75    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1     |    119|
|76    |            mc0                                                       |mig_7series_v2_0_mc                                  |   1199|
|77    |              bank_mach0                                              |mig_7series_v2_0_bank_mach                           |    927|
|78    |                arb_mux0                                              |mig_7series_v2_0_arb_mux                             |    189|
|79    |                  arb_row_col0                                        |mig_7series_v2_0_arb_row_col                         |    181|
|80    |                    col_arb0                                          |mig_7series_v2_0_round_robin_arb__parameterized1     |     88|
|81    |                    row_arb0                                          |mig_7series_v2_0_round_robin_arb__parameterized1_314 |     75|
|82    |                  arb_select0                                         |mig_7series_v2_0_arb_select                          |      8|
|83    |                \bank_cntrl[0].bank0                                  |mig_7series_v2_0_bank_cntrl                          |    173|
|84    |                  bank_compare0                                       |mig_7series_v2_0_bank_compare_313                    |     57|
|85    |                  bank_queue0                                         |mig_7series_v2_0_bank_queue                          |     67|
|86    |                  bank_state0                                         |mig_7series_v2_0_bank_state                          |     49|
|87    |                \bank_cntrl[1].bank0                                  |mig_7series_v2_0_bank_cntrl__parameterized0          |    168|
|88    |                  bank_compare0                                       |mig_7series_v2_0_bank_compare_312                    |     57|
|89    |                  bank_queue0                                         |mig_7series_v2_0_bank_queue__parameterized0          |     62|
|90    |                  bank_state0                                         |mig_7series_v2_0_bank_state__parameterized0          |     49|
|91    |                \bank_cntrl[2].bank0                                  |mig_7series_v2_0_bank_cntrl__parameterized1          |    168|
|92    |                  bank_compare0                                       |mig_7series_v2_0_bank_compare_311                    |     54|
|93    |                  bank_queue0                                         |mig_7series_v2_0_bank_queue__parameterized1          |     60|
|94    |                  bank_state0                                         |mig_7series_v2_0_bank_state__parameterized1          |     54|
|95    |                \bank_cntrl[3].bank0                                  |mig_7series_v2_0_bank_cntrl__parameterized2          |    166|
|96    |                  bank_compare0                                       |mig_7series_v2_0_bank_compare                        |     62|
|97    |                  bank_queue0                                         |mig_7series_v2_0_bank_queue__parameterized2          |     58|
|98    |                  bank_state0                                         |mig_7series_v2_0_bank_state__parameterized2          |     46|
|99    |                bank_common0                                          |mig_7series_v2_0_bank_common                         |     63|
|100   |              col_mach0                                               |mig_7series_v2_0_col_mach                            |     53|
|101   |              rank_mach0                                              |mig_7series_v2_0_rank_mach                           |    148|
|102   |                \rank_cntrl[0].rank_cntrl0                            |mig_7series_v2_0_rank_cntrl                          |     35|
|103   |                rank_common0                                          |mig_7series_v2_0_rank_common                         |    113|
|104   |                  \maintenance_request.maint_arb0                     |mig_7series_v2_0_round_robin_arb                     |      8|
|105   |          u_ui_top                                                    |mig_7series_v2_0_ui_top                              |   1816|
|106   |            ui_cmd0                                                   |mig_7series_v2_0_ui_cmd                              |    719|
|107   |            ui_rd_data0                                               |mig_7series_v2_0_ui_rd_data                          |    380|
|108   |            ui_wr_data0                                               |mig_7series_v2_0_ui_wr_data                          |    717|
|109   |  ddr3_ctrl_fRequest                                                  |FIFO2                                                |   1829|
|110   |  ddr3_ctrl_fResponse                                                 |FIFO2__parameterized0                                |   1556|
|111   |  ddr3_ctrl_user_reset_n                                              |SyncResetA_1                                         |      4|
|112   |  ddr3ref_rst_n                                                       |SyncResetA__parameterized0                           |      3|
|113   |  rst_n                                                               |SyncResetA__parameterized0_2                         |      2|
|114   |  scemi_1_outFifo                                                     |FIFO2__parameterized1                                |    607|
|115   |  scemi_Prelude_inst_changeSpecialWires_outstanding                   |Counter__parameterized0                              |     13|
|116   |  scemi_Prelude_inst_changeSpecialWires_respbuf                       |SizedFIFO                                            |   1163|
|117   |  scemi_bridge                                                        |mkPCIEtoBNoCSceMi_4                                  |  19256|
|118   |    pbb_arbiter                                                       |mkTLPArbiter                                         |   1803|
|119   |      tlp_out_cfg_fifo                                                |FIFO2__parameterized2_308                            |    637|
|120   |      tlp_out_dma_fifo                                                |FIFO2__parameterized2_309                            |    704|
|121   |      tlp_out_fifo                                                    |FIFO2__parameterized2_310                            |    458|
|122   |    pbb_csr_clock_control                                             |FIFO2__parameterized3_300                            |     67|
|123   |    pbb_csr_clock_status                                              |FIFO2__parameterized3_301                            |     90|
|124   |    pbb_csr_intr_info                                                 |FIFO2__parameterized4                                |    337|
|125   |    pbb_csr_rd_addr_queue                                             |FIFO2__parameterized5                                |    867|
|126   |    pbb_dispatcher                                                    |mkTLPDispatcher                                      |   4267|
|127   |      tlp_in_cfg_fifo                                                 |FIFO2__parameterized2                                |   1924|
|128   |      tlp_in_dma_fifo                                                 |FIFO2__parameterized2_306                            |   1751|
|129   |      tlp_in_fifo                                                     |FIFO2__parameterized2_307                            |    590|
|130   |    pbb_dma_dont_wait_out                                             |FIFO2__parameterized6_302                            |     11|
|131   |    pbb_dma_intr_info                                                 |FIFO2__parameterized4_303                            |    295|
|132   |    pbb_dma_last_tag_queue                                            |SizedFIFO__parameterized0                            |    198|
|133   |    pbb_dma_msg_len_out                                               |FIFO2__parameterized7_304                            |   1796|
|134   |    pbb_dma_rd_buffer_queue_memory                                    |BRAM2                                                |    179|
|135   |    pbb_dma_wr_buffer_queue_memory                                    |BRAM2_305                                            |    155|
|136   |  scemi_clk_port_clkgen                                               |MakeClock                                            |     10|
|137   |  scemi_clk_port_rstgen_inv_rstgen                                    |MakeResetA                                           |      3|
|138   |    rstSync                                                           |SyncResetA_299                                       |      3|
|139   |  scemi_clk_port_rstgen_rstgen                                        |MakeReset0                                           |      3|
|140   |  scemi_count_outport_ending_reset                                    |SyncPulse                                            |      6|
|141   |  scemi_count_outport_finished                                        |SyncHandshake                                        |    698|
|142   |  scemi_count_outport_next                                            |SyncHandshake_3                                      |     79|
|143   |  scemi_count_outport_starting_reset                                  |SyncPulse_4                                          |      5|
|144   |  scemi_count_res_fifo                                                |SyncFIFO                                             |    107|
|145   |  scemi_data_req_inport_buffer_empty_sp                               |SyncHandshake_5                                      |      8|
|146   |  scemi_data_req_inport_buffer_full_sp                                |SyncHandshake_6                                      |     10|
|147   |  scemi_data_req_inport_ending_reset                                  |SyncPulse_7                                          |      6|
|148   |  scemi_data_req_inport_next_sp                                       |SyncHandshake_8                                      |     11|
|149   |  scemi_data_req_inport_starting_reset                                |SyncPulse_9                                          |      5|
|150   |  scemi_data_req_inport_wait_sp                                       |SyncHandshake_10                                     |      8|
|151   |  scemi_data_req_res_fifo                                             |SyncFIFO__parameterized0                             |     44|
|152   |  scemi_data_resp_outport_finished                                    |SyncHandshake_11                                     |      8|
|153   |  scemi_data_resp_outport_next                                        |SyncHandshake_12                                     |     11|
|154   |  scemi_data_resp_res_fifo                                            |SyncFIFO__parameterized0_13                          |     38|
|155   |  scemi_dut_dut_dutIfc_didreset                                       |FIFO2__parameterized6                                |      7|
|156   |  scemi_dut_dut_dutIfc_m_dut                                          |mkDutWrapper                                         |  73211|
|157   |    ififo_memory                                                      |BRAM2__parameterized0                                |    427|
|158   |    m                                                                 |mkFullPipeline                                       |  72045|
|159   |      ddr3ReqFifo                                                     |FIFO2__parameterized8                                |   1845|
|160   |      ddr3RespFifo                                                    |FIFO2__parameterized0_133                            |   1803|
|161   |      decoder_inputFIFO                                               |FIFO2__parameterized9                                |   1073|
|162   |      decoder_outputFIFO                                              |FIFO2__parameterized7                                |    414|
|163   |      dwt2d_m_dwt_1_dwt1d_i25fifo                                     |FIFO2__parameterized10                               |    241|
|164   |      dwt2d_m_dwt_1_dwt1d_i2fifo                                      |FIFO2__parameterized10_134                           |    321|
|165   |      dwt2d_m_dwt_1_dwt1d_i2xfifo                                     |FIFO2__parameterized3_135                            |    103|
|166   |      dwt2d_m_dwt_1_dwt1d_i4fifo                                      |FIFO2__parameterized10_136                           |    285|
|167   |      dwt2d_m_dwt_1_dwt1d_i4xfifo                                     |FIFO2__parameterized3_137                            |    207|
|168   |      dwt2d_m_dwt_1_dwt1d_ififo                                       |FIFO2__parameterized10_138                           |    310|
|169   |      dwt2d_m_dwt_1_dwt1d_iscfifo                                     |FIFO2__parameterized10_139                           |   1181|
|170   |      dwt2d_m_dwt_1_dwt1d_ofifo                                       |FIFO2__parameterized10_140                           |    290|
|171   |      dwt2d_m_dwt_1_m_ofifo                                           |FIFO2__parameterized10_141                           |    455|
|172   |      dwt2d_m_dwt_1_m_s1fifos_0_memory                                |BRAM2__parameterized1                                |    161|
|173   |      dwt2d_m_dwt_1_m_s1fifos_1_memory                                |BRAM2__parameterized1_142                            |    155|
|174   |      dwt2d_m_dwt_1_m_s2fifos_0_memory                                |BRAM2__parameterized1_143                            |    186|
|175   |      dwt2d_m_dwt_1_m_s2fifos_1_memory                                |BRAM2__parameterized1_144                            |    161|
|176   |      dwt2d_m_dwt_1_m_s2save_memory                                   |BRAM2__parameterized1_145                            |    241|
|177   |      dwt2d_m_dwt_1_m_s3fifos_0_memory                                |BRAM2__parameterized1_146                            |    214|
|178   |      dwt2d_m_dwt_1_m_s3fifos_1_memory                                |BRAM2__parameterized1_147                            |    154|
|179   |      dwt2d_m_dwt_1_m_s4fifos_0_memory                                |BRAM2__parameterized1_148                            |    113|
|180   |      dwt2d_m_dwt_1_m_s4fifos_1_memory                                |BRAM2__parameterized1_149                            |    139|
|181   |      dwt2d_m_dwt_1_m_s4save_memory                                   |BRAM2__parameterized1_150                            |    184|
|182   |      dwt2d_m_dwt_1_m_safifos_0_memory                                |BRAM2__parameterized2                                |     23|
|183   |      dwt2d_m_dwt_1_m_safifos_1_memory                                |BRAM2__parameterized2_151                            |     23|
|184   |      dwt2d_m_dwt_1_m_safifos_2_memory                                |BRAM2__parameterized2_152                            |     68|
|185   |      dwt2d_m_dwt_1_m_safifos_3_memory                                |BRAM2__parameterized2_153                            |     65|
|186   |      dwt2d_m_dwt_1_m_safifos_4_memory                                |BRAM2__parameterized2_154                            |      4|
|187   |      dwt2d_m_dwt_1_m_safifos_5_memory                                |BRAM2__parameterized2_155                            |      1|
|188   |      dwt2d_m_dwt_1_m_safifos_6_memory                                |BRAM2__parameterized2_156                            |     36|
|189   |      dwt2d_m_dwt_1_m_safifos_7_memory                                |BRAM2__parameterized2_157                            |     33|
|190   |      dwt2d_m_dwt_1_m_scfifo                                          |FIFO2__parameterized11                               |   2602|
|191   |      dwt2d_m_dwt_2_dwt1d_i25fifo                                     |FIFO2__parameterized10_158                           |    241|
|192   |      dwt2d_m_dwt_2_dwt1d_i2fifo                                      |FIFO2__parameterized10_159                           |    320|
|193   |      dwt2d_m_dwt_2_dwt1d_i2xfifo                                     |FIFO2__parameterized3_160                            |    106|
|194   |      dwt2d_m_dwt_2_dwt1d_i4fifo                                      |FIFO2__parameterized10_161                           |    360|
|195   |      dwt2d_m_dwt_2_dwt1d_i4xfifo                                     |FIFO2__parameterized3_162                            |    132|
|196   |      dwt2d_m_dwt_2_dwt1d_ififo                                       |FIFO2__parameterized10_163                           |    314|
|197   |      dwt2d_m_dwt_2_dwt1d_iscfifo                                     |FIFO2__parameterized10_164                           |   1213|
|198   |      dwt2d_m_dwt_2_dwt1d_ofifo                                       |FIFO2__parameterized10_165                           |    288|
|199   |      dwt2d_m_dwt_2_m_ofifo                                           |FIFO2__parameterized10_166                           |    207|
|200   |      dwt2d_m_dwt_2_m_s1fifos_0_memory                                |BRAM2__parameterized3                                |    208|
|201   |      dwt2d_m_dwt_2_m_s1fifos_1_memory                                |BRAM2__parameterized3_167                            |    152|
|202   |      dwt2d_m_dwt_2_m_s2fifos_0_memory                                |BRAM2__parameterized3_168                            |    228|
|203   |      dwt2d_m_dwt_2_m_s2fifos_1_memory                                |BRAM2__parameterized3_169                            |    777|
|204   |      dwt2d_m_dwt_2_m_s2save_memory                                   |BRAM2__parameterized3_170                            |    184|
|205   |      dwt2d_m_dwt_2_m_s3fifos_0_memory                                |BRAM2__parameterized3_171                            |    218|
|206   |      dwt2d_m_dwt_2_m_s3fifos_1_memory                                |BRAM2__parameterized3_172                            |    146|
|207   |      dwt2d_m_dwt_2_m_s4fifos_0_memory                                |BRAM2__parameterized3_173                            |    149|
|208   |      dwt2d_m_dwt_2_m_s4fifos_1_memory                                |BRAM2__parameterized3_174                            |    155|
|209   |      dwt2d_m_dwt_2_m_s4save_memory                                   |BRAM2__parameterized3_175                            |    125|
|210   |      dwt2d_m_dwt_2_m_safifos_0_memory                                |BRAM2__parameterized4                                |     34|
|211   |      dwt2d_m_dwt_2_m_safifos_1_memory                                |BRAM2__parameterized4_176                            |     29|
|212   |      dwt2d_m_dwt_2_m_safifos_2_memory                                |BRAM2__parameterized4_177                            |     12|
|213   |      dwt2d_m_dwt_2_m_safifos_3_memory                                |BRAM2__parameterized4_178                            |     11|
|214   |      dwt2d_m_dwt_2_m_safifos_4_memory                                |BRAM2__parameterized4_179                            |     38|
|215   |      dwt2d_m_dwt_2_m_safifos_5_memory                                |BRAM2__parameterized4_180                            |     14|
|216   |      dwt2d_m_dwt_2_m_safifos_6_memory                                |BRAM2__parameterized4_181                            |     25|
|217   |      dwt2d_m_dwt_2_m_safifos_7_memory                                |BRAM2__parameterized4_182                            |     24|
|218   |      dwt2d_m_dwt_2_m_scfifo                                          |FIFO2__parameterized11_183                           |   2483|
|219   |      dwt2d_m_dwt_dwt1d_i25fifo                                       |FIFO2__parameterized10_184                           |    310|
|220   |      dwt2d_m_dwt_dwt1d_i2fifo                                        |FIFO2__parameterized10_185                           |    361|
|221   |      dwt2d_m_dwt_dwt1d_i2xfifo                                       |FIFO2__parameterized3_186                            |    132|
|222   |      dwt2d_m_dwt_dwt1d_i4fifo                                        |FIFO2__parameterized10_187                           |    353|
|223   |      dwt2d_m_dwt_dwt1d_i4xfifo                                       |FIFO2__parameterized3_188                            |    103|
|224   |      dwt2d_m_dwt_dwt1d_ififo                                         |FIFO2__parameterized10_189                           |    121|
|225   |      dwt2d_m_dwt_dwt1d_iscfifo                                       |FIFO2__parameterized10_190                           |   1223|
|226   |      dwt2d_m_dwt_dwt1d_ofifo                                         |FIFO2__parameterized10_191                           |    393|
|227   |      dwt2d_m_dwt_m_ofifo                                             |FIFO2__parameterized10_192                           |    358|
|228   |      dwt2d_m_dwt_m_s1fifos_0_memory                                  |BRAM2__parameterized5                                |    190|
|229   |      dwt2d_m_dwt_m_s1fifos_1_memory                                  |BRAM2__parameterized5_193                            |    166|
|230   |      dwt2d_m_dwt_m_s2fifos_0_memory                                  |BRAM2__parameterized5_194                            |    152|
|231   |      dwt2d_m_dwt_m_s2fifos_1_memory                                  |BRAM2__parameterized5_195                            |    221|
|232   |      dwt2d_m_dwt_m_s2save_memory                                     |BRAM2__parameterized5_196                            |    184|
|233   |      dwt2d_m_dwt_m_s3fifos_0_memory                                  |BRAM2__parameterized5_197                            |    393|
|234   |      dwt2d_m_dwt_m_s3fifos_1_memory                                  |BRAM2__parameterized5_198                            |    173|
|235   |      dwt2d_m_dwt_m_s4fifos_0_memory                                  |BRAM2__parameterized5_199                            |    148|
|236   |      dwt2d_m_dwt_m_s4fifos_1_memory                                  |BRAM2__parameterized5_200                            |    315|
|237   |      dwt2d_m_dwt_m_s4save_memory                                     |BRAM2__parameterized5_201                            |    174|
|238   |      dwt2d_m_dwt_m_safifos_0_memory                                  |BRAM2__parameterized6                                |     19|
|239   |      dwt2d_m_dwt_m_safifos_1_memory                                  |BRAM2__parameterized6_202                            |     17|
|240   |      dwt2d_m_dwt_m_safifos_2_memory                                  |BRAM2__parameterized6_203                            |     35|
|241   |      dwt2d_m_dwt_m_safifos_3_memory                                  |BRAM2__parameterized6_204                            |     33|
|242   |      dwt2d_m_dwt_m_safifos_4_memory                                  |BRAM2__parameterized6_205                            |     51|
|243   |      dwt2d_m_dwt_m_safifos_5_memory                                  |BRAM2__parameterized6_206                            |     49|
|244   |      dwt2d_m_dwt_m_safifos_6_memory                                  |BRAM2__parameterized6_207                            |     19|
|245   |      dwt2d_m_dwt_m_safifos_7_memory                                  |BRAM2__parameterized6_208                            |     17|
|246   |      dwt2d_m_dwt_m_scfifo                                            |FIFO2__parameterized11_209                           |   2528|
|247   |      dwt2d_m_m_buffer_0_memory                                       |BRAM2__parameterized7                                |     20|
|248   |      dwt2d_m_m_buffer_1_memory                                       |BRAM2__parameterized7_210                            |      8|
|249   |      dwt2d_m_m_buffer_2_memory                                       |BRAM2__parameterized7_211                            |     25|
|250   |      efifo                                                           |FIFO2__parameterized12                               |     89|
|251   |      encoder_encodingFIFO                                            |FIFO2__parameterized13                               |   2327|
|252   |      encoder_inputFIFO                                               |FIFO2__parameterized7_212                            |     70|
|253   |      encoder_outputFIFO                                              |FIFO2__parameterized9_213                            |    251|
|254   |      idwt2d_m_idwt_1_idwt1d_i15fifo                                  |FIFO2__parameterized10_214                           |    240|
|255   |      idwt2d_m_idwt_1_idwt1d_i1fifo                                   |FIFO2__parameterized10_215                           |    280|
|256   |      idwt2d_m_idwt_1_idwt1d_i1xfifo                                  |FIFO2__parameterized3_216                            |    112|
|257   |      idwt2d_m_idwt_1_idwt1d_i35fifo                                  |FIFO2__parameterized10_217                           |    307|
|258   |      idwt2d_m_idwt_1_idwt1d_i3fifo                                   |FIFO2__parameterized10_218                           |    357|
|259   |      idwt2d_m_idwt_1_idwt1d_i3xfifo                                  |FIFO2__parameterized3_219                            |    144|
|260   |      idwt2d_m_idwt_1_idwt1d_ififo                                    |FIFO2__parameterized10_220                           |   1384|
|261   |      idwt2d_m_idwt_1_idwt1d_ofifo                                    |FIFO2__parameterized10_221                           |    307|
|262   |      idwt2d_m_idwt_1_m_ififo                                         |FIFO2__parameterized10_222                           |   2157|
|263   |      idwt2d_m_idwt_1_m_s1fifos_0_memory                              |BRAM2__parameterized1_223                            |    218|
|264   |      idwt2d_m_idwt_1_m_s1fifos_1_memory                              |BRAM2__parameterized1_224                            |    115|
|265   |      idwt2d_m_idwt_1_m_s1save_memory                                 |BRAM2__parameterized1_225                            |    192|
|266   |      idwt2d_m_idwt_1_m_s2fifos_0_memory                              |BRAM2__parameterized1_226                            |    148|
|267   |      idwt2d_m_idwt_1_m_s2fifos_1_memory                              |BRAM2__parameterized1_227                            |    172|
|268   |      idwt2d_m_idwt_1_m_s3fifos_0_memory                              |BRAM2__parameterized1_228                            |    153|
|269   |      idwt2d_m_idwt_1_m_s3fifos_1_memory                              |BRAM2__parameterized1_229                            |    242|
|270   |      idwt2d_m_idwt_1_m_s3save_memory                                 |BRAM2__parameterized1_230                            |     81|
|271   |      idwt2d_m_idwt_1_m_s4fifos_0_memory                              |BRAM2__parameterized1_231                            |    216|
|272   |      idwt2d_m_idwt_1_m_s4fifos_1_memory                              |BRAM2__parameterized1_232                            |    217|
|273   |      idwt2d_m_idwt_1_m_srfifos_0_memory                              |BRAM2__parameterized2_233                            |     49|
|274   |      idwt2d_m_idwt_1_m_srfifos_1_memory                              |BRAM2__parameterized2_234                            |     49|
|275   |      idwt2d_m_idwt_1_m_srfifos_2_memory                              |BRAM2__parameterized2_235                            |     35|
|276   |      idwt2d_m_idwt_1_m_srfifos_3_memory                              |BRAM2__parameterized2_236                            |     34|
|277   |      idwt2d_m_idwt_1_m_srfifos_4_memory                              |BRAM2__parameterized2_237                            |    199|
|278   |      idwt2d_m_idwt_1_m_srfifos_5_memory                              |BRAM2__parameterized2_238                            |     34|
|279   |      idwt2d_m_idwt_1_m_srfifos_6_memory                              |BRAM2__parameterized2_239                            |    241|
|280   |      idwt2d_m_idwt_1_m_srfifos_7_memory                              |BRAM2__parameterized2_240                            |     65|
|281   |      idwt2d_m_idwt_2_idwt1d_i15fifo                                  |FIFO2__parameterized10_241                           |    307|
|282   |      idwt2d_m_idwt_2_idwt1d_i1fifo                                   |FIFO2__parameterized10_242                           |    185|
|283   |      idwt2d_m_idwt_2_idwt1d_i1xfifo                                  |FIFO2__parameterized3_243                            |    208|
|284   |      idwt2d_m_idwt_2_idwt1d_i35fifo                                  |FIFO2__parameterized10_244                           |    307|
|285   |      idwt2d_m_idwt_2_idwt1d_i3fifo                                   |FIFO2__parameterized10_245                           |    320|
|286   |      idwt2d_m_idwt_2_idwt1d_i3xfifo                                  |FIFO2__parameterized3_246                            |    110|
|287   |      idwt2d_m_idwt_2_idwt1d_ififo                                    |FIFO2__parameterized10_247                           |   1265|
|288   |      idwt2d_m_idwt_2_idwt1d_ofifo                                    |FIFO2__parameterized10_248                           |    336|
|289   |      idwt2d_m_idwt_2_m_ififo                                         |FIFO2__parameterized10_249                           |   2148|
|290   |      idwt2d_m_idwt_2_m_s1fifos_0_memory                              |BRAM2__parameterized3_250                            |    217|
|291   |      idwt2d_m_idwt_2_m_s1fifos_1_memory                              |BRAM2__parameterized3_251                            |    229|
|292   |      idwt2d_m_idwt_2_m_s1save_memory                                 |BRAM2__parameterized3_252                            |     78|
|293   |      idwt2d_m_idwt_2_m_s2fifos_0_memory                              |BRAM2__parameterized3_253                            |    275|
|294   |      idwt2d_m_idwt_2_m_s2fifos_1_memory                              |BRAM2__parameterized3_254                            |    201|
|295   |      idwt2d_m_idwt_2_m_s3fifos_0_memory                              |BRAM2__parameterized3_255                            |    210|
|296   |      idwt2d_m_idwt_2_m_s3fifos_1_memory                              |BRAM2__parameterized3_256                            |    222|
|297   |      idwt2d_m_idwt_2_m_s3save_memory                                 |BRAM2__parameterized3_257                            |    121|
|298   |      idwt2d_m_idwt_2_m_s4fifos_0_memory                              |BRAM2__parameterized3_258                            |    452|
|299   |      idwt2d_m_idwt_2_m_s4fifos_1_memory                              |BRAM2__parameterized3_259                            |    222|
|300   |      idwt2d_m_idwt_2_m_srfifos_0_memory                              |BRAM2__parameterized4_260                            |     34|
|301   |      idwt2d_m_idwt_2_m_srfifos_1_memory                              |BRAM2__parameterized4_261                            |     34|
|302   |      idwt2d_m_idwt_2_m_srfifos_2_memory                              |BRAM2__parameterized4_262                            |     69|
|303   |      idwt2d_m_idwt_2_m_srfifos_3_memory                              |BRAM2__parameterized4_263                            |     65|
|304   |      idwt2d_m_idwt_2_m_srfifos_4_memory                              |BRAM2__parameterized4_264                            |     33|
|305   |      idwt2d_m_idwt_2_m_srfifos_5_memory                              |BRAM2__parameterized4_265                            |    209|
|306   |      idwt2d_m_idwt_2_m_srfifos_6_memory                              |BRAM2__parameterized4_266                            |     33|
|307   |      idwt2d_m_idwt_2_m_srfifos_7_memory                              |BRAM2__parameterized4_267                            |     33|
|308   |      idwt2d_m_idwt_idwt1d_i15fifo                                    |FIFO2__parameterized10_268                           |    306|
|309   |      idwt2d_m_idwt_idwt1d_i1fifo                                     |FIFO2__parameterized10_269                           |    248|
|310   |      idwt2d_m_idwt_idwt1d_i1xfifo                                    |FIFO2__parameterized3_270                            |    147|
|311   |      idwt2d_m_idwt_idwt1d_i35fifo                                    |FIFO2__parameterized10_271                           |    357|
|312   |      idwt2d_m_idwt_idwt1d_i3fifo                                     |FIFO2__parameterized10_272                           |    321|
|313   |      idwt2d_m_idwt_idwt1d_i3xfifo                                    |FIFO2__parameterized3_273                            |    116|
|314   |      idwt2d_m_idwt_idwt1d_ififo                                      |FIFO2__parameterized10_274                           |   1271|
|315   |      idwt2d_m_idwt_idwt1d_ofifo                                      |FIFO2__parameterized10_275                           |    773|
|316   |      idwt2d_m_idwt_m_ififo                                           |FIFO2__parameterized10_276                           |   2157|
|317   |      idwt2d_m_idwt_m_s1fifos_0_memory                                |BRAM2__parameterized5_277                            |    534|
|318   |      idwt2d_m_idwt_m_s1fifos_1_memory                                |BRAM2__parameterized5_278                            |    302|
|319   |      idwt2d_m_idwt_m_s1save_memory                                   |BRAM2__parameterized5_279                            |    103|
|320   |      idwt2d_m_idwt_m_s2fifos_0_memory                                |BRAM2__parameterized5_280                            |    400|
|321   |      idwt2d_m_idwt_m_s2fifos_1_memory                                |BRAM2__parameterized5_281                            |    155|
|322   |      idwt2d_m_idwt_m_s3fifos_0_memory                                |BRAM2__parameterized5_282                            |    149|
|323   |      idwt2d_m_idwt_m_s3fifos_1_memory                                |BRAM2__parameterized5_283                            |    327|
|324   |      idwt2d_m_idwt_m_s3save_memory                                   |BRAM2__parameterized5_284                            |    154|
|325   |      idwt2d_m_idwt_m_s4fifos_0_memory                                |BRAM2__parameterized5_285                            |    334|
|326   |      idwt2d_m_idwt_m_s4fifos_1_memory                                |BRAM2__parameterized5_286                            |    170|
|327   |      idwt2d_m_idwt_m_srfifos_0_memory                                |BRAM2__parameterized6_287                            |     49|
|328   |      idwt2d_m_idwt_m_srfifos_1_memory                                |BRAM2__parameterized6_288                            |     51|
|329   |      idwt2d_m_idwt_m_srfifos_2_memory                                |BRAM2__parameterized6_289                            |     22|
|330   |      idwt2d_m_idwt_m_srfifos_3_memory                                |BRAM2__parameterized6_290                            |     19|
|331   |      idwt2d_m_idwt_m_srfifos_4_memory                                |BRAM2__parameterized6_291                            |     33|
|332   |      idwt2d_m_idwt_m_srfifos_5_memory                                |BRAM2__parameterized6_292                            |    202|
|333   |      idwt2d_m_idwt_m_srfifos_6_memory                                |BRAM2__parameterized6_293                            |     50|
|334   |      idwt2d_m_idwt_m_srfifos_7_memory                                |BRAM2__parameterized6_294                            |     89|
|335   |      idwt2d_m_m_buffer_0_memory                                      |BRAM2__parameterized7_295                            |     17|
|336   |      idwt2d_m_m_buffer_1_memory                                      |BRAM2__parameterized7_296                            |     71|
|337   |      idwt2d_m_m_buffer_2_memory                                      |BRAM2__parameterized7_297                            |     36|
|338   |      ocfifo                                                          |FIFO2__parameterized10_298                           |    590|
|339   |    ofifo_memory                                                      |BRAM2__parameterized0_132                            |    456|
|340   |  scemi_dut_dut_dutIfc_myrst                                          |MakeResetA__parameterized0                           |     15|
|341   |    rstSync                                                           |SyncResetA__parameterized2                           |     13|
|342   |  scemi_dut_dut_prb_control_ackFifo                                   |FIFO2__parameterized3                                |    112|
|343   |  scemi_dut_dut_prb_control_control_in_buffer_empty_sp                |SyncHandshake_14                                     |      8|
|344   |  scemi_dut_dut_prb_control_control_in_buffer_full_sp                 |SyncHandshake_15                                     |     11|
|345   |  scemi_dut_dut_prb_control_control_in_ending_reset                   |SyncPulse_16                                         |      6|
|346   |  scemi_dut_dut_prb_control_control_in_next_sp                        |SyncHandshake_17                                     |     10|
|347   |  scemi_dut_dut_prb_control_control_in_starting_reset                 |SyncPulse_18                                         |      5|
|348   |  scemi_dut_dut_prb_control_control_in_wait_sp                        |SyncHandshake_19                                     |      9|
|349   |  scemi_dut_dut_prb_control_data_out_finished                         |SyncHandshake_20                                     |      8|
|350   |  scemi_dut_dut_prb_control_data_out_next                             |SyncHandshake_21                                     |     20|
|351   |  scemi_dut_dut_prb_control_enff                                      |FIFO2__parameterized14                               |     73|
|352   |  scemi_dut_softrst_req_inport_buffer_empty_sp                        |SyncHandshake_22                                     |      8|
|353   |  scemi_dut_softrst_req_inport_buffer_full_sp                         |SyncHandshake_23                                     |     10|
|354   |  scemi_dut_softrst_req_inport_ending_reset                           |SyncPulse_24                                         |      6|
|355   |  scemi_dut_softrst_req_inport_next_sp                                |SyncHandshake_25                                     |     11|
|356   |  scemi_dut_softrst_req_inport_starting_reset                         |SyncPulse_26                                         |      5|
|357   |  scemi_dut_softrst_req_inport_wait_sp                                |SyncHandshake_27                                     |      8|
|358   |  scemi_dut_softrst_req_res_fifo                                      |SyncFIFO__parameterized1                             |     33|
|359   |  scemi_dut_softrst_resp_outport_finished                             |SyncHandshake_28                                     |      8|
|360   |  scemi_dut_softrst_resp_outport_next                                 |SyncHandshake_29                                     |      8|
|361   |  scemi_dut_softrst_resp_res_fifo                                     |SyncFIFO__parameterized1_30                          |     35|
|362   |  scemi_epReset125                                                    |SyncResetA__parameterized3                           |     10|
|363   |  scemi_epReset250                                                    |SyncResetA__parameterized3_31                        |      6|
|364   |  scemi_fToBridgeBeat                                                 |FIFOL1                                               |     43|
|365   |  scemi_inFifo                                                        |FIFO2__parameterized1_32                             |    669|
|366   |  scemi_init_state_msgFIFO                                            |SyncFIFO__parameterized2                             |    165|
|367   |  scemi_network_status                                                |MakeResetA__parameterized1                           |      8|
|368   |    rstSync                                                           |SyncResetA__parameterized4                           |      7|
|369   |  scemi_pcie_ep                                                       |xilinx_v7_pcie_wrapper                               |  10288|
|370   |    \ext_clk.pipe_clock_i                                             |pcie_7x_v1_10_pipe_clock                             |     29|
|371   |    pcie_7x_v1_10_i                                                   |pcie_7x_v1_10                                        |  10259|
|372   |      gt_top_i                                                        |pcie_7x_v1_10_gt_top                                 |   9268|
|373   |        \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst             |pcie_7x_v1_10_gt_rx_valid_filter_7x                  |     51|
|374   |        \gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst             |pcie_7x_v1_10_gt_rx_valid_filter_7x_74               |     50|
|375   |        \gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst             |pcie_7x_v1_10_gt_rx_valid_filter_7x_75               |     50|
|376   |        \gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst             |pcie_7x_v1_10_gt_rx_valid_filter_7x_76               |     51|
|377   |        \gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst             |pcie_7x_v1_10_gt_rx_valid_filter_7x_77               |     51|
|378   |        \gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst             |pcie_7x_v1_10_gt_rx_valid_filter_7x_78               |     50|
|379   |        \gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst             |pcie_7x_v1_10_gt_rx_valid_filter_7x_79               |     50|
|380   |        \gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst             |pcie_7x_v1_10_gt_rx_valid_filter_7x_80               |     52|
|381   |        pipe_wrapper_i                                                |pcie_7x_v1_10_pipe_wrapper                           |   8852|
|382   |          \pipe_lane[0].gt_wrapper_i                                  |pcie_7x_v1_10_gt_wrapper                             |      6|
|383   |          \pipe_lane[0].pipe_drp.pipe_drp_i                           |pcie_7x_v1_10_pipe_drp                               |    153|
|384   |          \pipe_lane[0].pipe_eq.pipe_eq_i                             |pcie_7x_v1_10_pipe_eq                                |    535|
|385   |            rxeq_scan_i                                               |pcie_7x_v1_10_rxeq_scan_131                          |    190|
|386   |          \pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i              |pcie_7x_v1_10_qpll_drp                               |    143|
|387   |          \pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i          |pcie_7x_v1_10_qpll_wrapper                           |      1|
|388   |          \pipe_lane[0].pipe_rate.pipe_rate_i                         |pcie_7x_v1_10_pipe_rate                              |    154|
|389   |          \pipe_lane[0].pipe_sync_i                                   |pcie_7x_v1_10_pipe_sync                              |     64|
|390   |          \pipe_lane[0].pipe_user_i                                   |pcie_7x_v1_10_pipe_user                              |    119|
|391   |          \pipe_lane[1].gt_wrapper_i                                  |pcie_7x_v1_10_gt_wrapper_81                          |      4|
|392   |          \pipe_lane[1].pipe_drp.pipe_drp_i                           |pcie_7x_v1_10_pipe_drp_82                            |    153|
|393   |          \pipe_lane[1].pipe_eq.pipe_eq_i                             |pcie_7x_v1_10_pipe_eq_83                             |    535|
|394   |            rxeq_scan_i                                               |pcie_7x_v1_10_rxeq_scan_130                          |    190|
|395   |          \pipe_lane[1].pipe_rate.pipe_rate_i                         |pcie_7x_v1_10_pipe_rate_84                           |    154|
|396   |          \pipe_lane[1].pipe_sync_i                                   |pcie_7x_v1_10_pipe_sync_85                           |     57|
|397   |          \pipe_lane[1].pipe_user_i                                   |pcie_7x_v1_10_pipe_user_86                           |    121|
|398   |          \pipe_lane[2].gt_wrapper_i                                  |pcie_7x_v1_10_gt_wrapper_87                          |      4|
|399   |          \pipe_lane[2].pipe_drp.pipe_drp_i                           |pcie_7x_v1_10_pipe_drp_88                            |    153|
|400   |          \pipe_lane[2].pipe_eq.pipe_eq_i                             |pcie_7x_v1_10_pipe_eq_89                             |    535|
|401   |            rxeq_scan_i                                               |pcie_7x_v1_10_rxeq_scan_129                          |    190|
|402   |          \pipe_lane[2].pipe_rate.pipe_rate_i                         |pcie_7x_v1_10_pipe_rate_90                           |    154|
|403   |          \pipe_lane[2].pipe_sync_i                                   |pcie_7x_v1_10_pipe_sync_91                           |     57|
|404   |          \pipe_lane[2].pipe_user_i                                   |pcie_7x_v1_10_pipe_user_92                           |    119|
|405   |          \pipe_lane[3].gt_wrapper_i                                  |pcie_7x_v1_10_gt_wrapper_93                          |      4|
|406   |          \pipe_lane[3].pipe_drp.pipe_drp_i                           |pcie_7x_v1_10_pipe_drp_94                            |    153|
|407   |          \pipe_lane[3].pipe_eq.pipe_eq_i                             |pcie_7x_v1_10_pipe_eq_95                             |    535|
|408   |            rxeq_scan_i                                               |pcie_7x_v1_10_rxeq_scan_128                          |    190|
|409   |          \pipe_lane[3].pipe_rate.pipe_rate_i                         |pcie_7x_v1_10_pipe_rate_96                           |    154|
|410   |          \pipe_lane[3].pipe_sync_i                                   |pcie_7x_v1_10_pipe_sync_97                           |     57|
|411   |          \pipe_lane[3].pipe_user_i                                   |pcie_7x_v1_10_pipe_user_98                           |    123|
|412   |          \pipe_lane[4].gt_wrapper_i                                  |pcie_7x_v1_10_gt_wrapper_99                          |      4|
|413   |          \pipe_lane[4].pipe_drp.pipe_drp_i                           |pcie_7x_v1_10_pipe_drp_100                           |    153|
|414   |          \pipe_lane[4].pipe_eq.pipe_eq_i                             |pcie_7x_v1_10_pipe_eq_101                            |    535|
|415   |            rxeq_scan_i                                               |pcie_7x_v1_10_rxeq_scan_127                          |    190|
|416   |          \pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i              |pcie_7x_v1_10_qpll_drp_102                           |    145|
|417   |          \pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i          |pcie_7x_v1_10_qpll_wrapper_103                       |      1|
|418   |          \pipe_lane[4].pipe_rate.pipe_rate_i                         |pcie_7x_v1_10_pipe_rate_104                          |    154|
|419   |          \pipe_lane[4].pipe_sync_i                                   |pcie_7x_v1_10_pipe_sync_105                          |     57|
|420   |          \pipe_lane[4].pipe_user_i                                   |pcie_7x_v1_10_pipe_user_106                          |    120|
|421   |          \pipe_lane[5].gt_wrapper_i                                  |pcie_7x_v1_10_gt_wrapper_107                         |      6|
|422   |          \pipe_lane[5].pipe_drp.pipe_drp_i                           |pcie_7x_v1_10_pipe_drp_108                           |    152|
|423   |          \pipe_lane[5].pipe_eq.pipe_eq_i                             |pcie_7x_v1_10_pipe_eq_109                            |    535|
|424   |            rxeq_scan_i                                               |pcie_7x_v1_10_rxeq_scan_126                          |    192|
|425   |          \pipe_lane[5].pipe_rate.pipe_rate_i                         |pcie_7x_v1_10_pipe_rate_110                          |    151|
|426   |          \pipe_lane[5].pipe_sync_i                                   |pcie_7x_v1_10_pipe_sync_111                          |     57|
|427   |          \pipe_lane[5].pipe_user_i                                   |pcie_7x_v1_10_pipe_user_112                          |    122|
|428   |          \pipe_lane[6].gt_wrapper_i                                  |pcie_7x_v1_10_gt_wrapper_113                         |      8|
|429   |          \pipe_lane[6].pipe_drp.pipe_drp_i                           |pcie_7x_v1_10_pipe_drp_114                           |    152|
|430   |          \pipe_lane[6].pipe_eq.pipe_eq_i                             |pcie_7x_v1_10_pipe_eq_115                            |    535|
|431   |            rxeq_scan_i                                               |pcie_7x_v1_10_rxeq_scan_125                          |    192|
|432   |          \pipe_lane[6].pipe_rate.pipe_rate_i                         |pcie_7x_v1_10_pipe_rate_116                          |    151|
|433   |          \pipe_lane[6].pipe_sync_i                                   |pcie_7x_v1_10_pipe_sync_117                          |     57|
|434   |          \pipe_lane[6].pipe_user_i                                   |pcie_7x_v1_10_pipe_user_118                          |    124|
|435   |          \pipe_lane[7].gt_wrapper_i                                  |pcie_7x_v1_10_gt_wrapper_119                         |      4|
|436   |          \pipe_lane[7].pipe_drp.pipe_drp_i                           |pcie_7x_v1_10_pipe_drp_120                           |    153|
|437   |          \pipe_lane[7].pipe_eq.pipe_eq_i                             |pcie_7x_v1_10_pipe_eq_121                            |    535|
|438   |            rxeq_scan_i                                               |pcie_7x_v1_10_rxeq_scan                              |    192|
|439   |          \pipe_lane[7].pipe_rate.pipe_rate_i                         |pcie_7x_v1_10_pipe_rate_122                          |    151|
|440   |          \pipe_lane[7].pipe_sync_i                                   |pcie_7x_v1_10_pipe_sync_123                          |     61|
|441   |          \pipe_lane[7].pipe_user_i                                   |pcie_7x_v1_10_pipe_user_124                          |    121|
|442   |          \pipe_reset.pipe_reset_i                                    |pcie_7x_v1_10_pipe_reset                             |    261|
|443   |          \qpll_reset.qpll_reset_i                                    |pcie_7x_v1_10_qpll_reset                             |     98|
|444   |      pcie_top_i                                                      |pcie_7x_v1_10_pcie_top                               |    982|
|445   |        axi_basic_top                                                 |pcie_7x_v1_10_axi_basic_top                          |    519|
|446   |          rx_inst                                                     |pcie_7x_v1_10_axi_basic_rx                           |    395|
|447   |            rx_null_gen_inst                                          |pcie_7x_v1_10_axi_basic_rx_null_gen                  |     64|
|448   |            rx_pipeline_inst                                          |pcie_7x_v1_10_axi_basic_rx_pipeline                  |    331|
|449   |          tx_inst                                                     |pcie_7x_v1_10_axi_basic_tx                           |    124|
|450   |            \thrtl_ctl_enabled.tx_thrl_ctl_inst                       |pcie_7x_v1_10_axi_basic_tx_thrtl_ctl                 |     46|
|451   |            tx_pipeline_inst                                          |pcie_7x_v1_10_axi_basic_tx_pipeline                  |     78|
|452   |        pcie_7x_i                                                     |pcie_7x_v1_10_pcie_7x                                |     41|
|453   |          pcie_bram_top                                               |pcie_7x_v1_10_pcie_bram_top_7x                       |      8|
|454   |            pcie_brams_rx                                             |pcie_7x_v1_10_pcie_brams_7x                          |      4|
|455   |              \brams[0].ram                                           |pcie_7x_v1_10_pcie_bram_7x_66                        |      1|
|456   |                \use_tdp.ramb36                                       |BRAM_TDP_MACRO_73                                    |      1|
|457   |              \brams[1].ram                                           |pcie_7x_v1_10_pcie_bram_7x_67                        |      1|
|458   |                \use_tdp.ramb36                                       |BRAM_TDP_MACRO_72                                    |      1|
|459   |              \brams[2].ram                                           |pcie_7x_v1_10_pcie_bram_7x_68                        |      1|
|460   |                \use_tdp.ramb36                                       |BRAM_TDP_MACRO_71                                    |      1|
|461   |              \brams[3].ram                                           |pcie_7x_v1_10_pcie_bram_7x_69                        |      1|
|462   |                \use_tdp.ramb36                                       |BRAM_TDP_MACRO_70                                    |      1|
|463   |            pcie_brams_tx                                             |pcie_7x_v1_10_pcie_brams_7x_59                       |      4|
|464   |              \brams[0].ram                                           |pcie_7x_v1_10_pcie_bram_7x                           |      1|
|465   |                \use_tdp.ramb36                                       |BRAM_TDP_MACRO_65                                    |      1|
|466   |              \brams[1].ram                                           |pcie_7x_v1_10_pcie_bram_7x_60                        |      1|
|467   |                \use_tdp.ramb36                                       |BRAM_TDP_MACRO_64                                    |      1|
|468   |              \brams[2].ram                                           |pcie_7x_v1_10_pcie_bram_7x_61                        |      1|
|469   |                \use_tdp.ramb36                                       |BRAM_TDP_MACRO_63                                    |      1|
|470   |              \brams[3].ram                                           |pcie_7x_v1_10_pcie_bram_7x_62                        |      1|
|471   |                \use_tdp.ramb36                                       |BRAM_TDP_MACRO                                       |      1|
|472   |        pcie_pipe_pipeline_i                                          |pcie_7x_v1_10_pcie_pipe_pipeline                     |    405|
|473   |          \pipe_2_lane.pipe_lane_1_i                                  |pcie_7x_v1_10_pcie_pipe_lane                         |     48|
|474   |          \pipe_4_lane.pipe_lane_2_i                                  |pcie_7x_v1_10_pcie_pipe_lane_52                      |     48|
|475   |          \pipe_4_lane.pipe_lane_3_i                                  |pcie_7x_v1_10_pcie_pipe_lane_53                      |     48|
|476   |          \pipe_8_lane.pipe_lane_4_i                                  |pcie_7x_v1_10_pcie_pipe_lane_54                      |     48|
|477   |          \pipe_8_lane.pipe_lane_5_i                                  |pcie_7x_v1_10_pcie_pipe_lane_55                      |     48|
|478   |          \pipe_8_lane.pipe_lane_6_i                                  |pcie_7x_v1_10_pcie_pipe_lane_56                      |     48|
|479   |          \pipe_8_lane.pipe_lane_7_i                                  |pcie_7x_v1_10_pcie_pipe_lane_57                      |     48|
|480   |          pipe_lane_0_i                                               |pcie_7x_v1_10_pcie_pipe_lane_58                      |     48|
|481   |          pipe_misc_i                                                 |pcie_7x_v1_10_pcie_pipe_misc                         |     21|
|482   |  scemi_reqFifo                                                       |SyncFIFO__parameterized3                             |     41|
|483   |  scemi_respFifo                                                      |SyncFIFO__parameterized4                             |     41|
|484   |  scemi_rstgen_inv_rstgen                                             |MakeResetA_33                                        |     10|
|485   |    rstSync                                                           |SyncResetA_51                                        |      9|
|486   |  scemi_scemi_clkgen_fRequest                                         |FIFO2__parameterized15                               |    274|
|487   |  scemi_scemi_clkgen_fResponse                                        |FIFO2__parameterized16                               |     38|
|488   |  scemi_shutdown_ctrl_in_buffer_empty_sp                              |SyncHandshake_34                                     |      8|
|489   |  scemi_shutdown_ctrl_in_buffer_full_sp                               |SyncHandshake_35                                     |     14|
|490   |  scemi_shutdown_ctrl_in_ending_reset                                 |SyncPulse_36                                         |      6|
|491   |  scemi_shutdown_ctrl_in_next_sp                                      |SyncHandshake_37                                     |     11|
|492   |  scemi_shutdown_ctrl_in_starting_reset                               |SyncPulse_38                                         |      5|
|493   |  scemi_shutdown_ctrl_in_wait_sp                                      |SyncHandshake_39                                     |      8|
|494   |  scemi_shutdown_ctrl_out_finished                                    |SyncHandshake_40                                     |     15|
|495   |  scemi_shutdown_ctrl_out_next                                        |SyncHandshake_41                                     |      9|
|496   |  scemi_start_inport_buffer_empty_sp                                  |SyncHandshake_42                                     |      8|
|497   |  scemi_start_inport_buffer_full_sp                                   |SyncHandshake_43                                     |     10|
|498   |  scemi_start_inport_ending_reset                                     |SyncPulse_44                                         |      6|
|499   |  scemi_start_inport_next_sp                                          |SyncHandshake_45                                     |     11|
|500   |  scemi_start_inport_starting_reset                                   |SyncPulse_46                                         |      5|
|501   |  scemi_start_inport_wait_sp                                          |SyncHandshake_47                                     |      8|
|502   |  scemi_start_res_fifo                                                |SyncFIFO__parameterized1_48                          |     33|
|503   |  scemi_uclkgen                                                       |MakeClock_49                                         |      5|
|504   |  scemi_user_reset_half                                               |SyncResetA__parameterized0_50                        |      3|
+------+----------------------------------------------------------------------+-----------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:16:50 ; elapsed = 00:16:48 . Memory (MB): peak = 3880.738 ; gain = 3236.754
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 4341 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:16:50 ; elapsed = 00:16:48 . Memory (MB): peak = 3880.738 ; gain = 3236.754
INFO: [Netlist 29-17] Analyzing 1430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 66 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 508 instances were transformed.
  INV => LUT1: 8 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 425 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1201 Infos, 422 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:17:38 ; elapsed = 00:17:36 . Memory (MB): peak = 3881.738 ; gain = 3130.844
# write_checkpoint mkBridge.dcp
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3881.738 ; gain = 0.000
# report_utilization -file mkBridge_utilization_synth.rpt -pb mkBridge_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3881.738 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  4 02:02:49 2016...
[Wed May  4 02:02:51 2016] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.88 ; elapsed = 00:18:02 . Memory (MB): peak = 2453.770 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream
[Wed May  4 02:02:52 2016] Launched impl_1...
Run output will be captured here: /mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/mkBridge/mkBridge.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed May  4 02:02:52 2016] Waiting for impl_1 to finish...

*** Running vivado
    with args -log mkBridge.vdi -applog -m64 -messageDb vivado.pb -mode batch -source mkBridge.tcl -notrace


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source mkBridge.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc]
WARNING: [Vivado 12-180] No cells matched '*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[7].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:130]
WARNING: [Vivado 12-180] No cells matched '*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[6].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:131]
WARNING: [Vivado 12-180] No cells matched '*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:132]
WARNING: [Vivado 12-180] No cells matched '*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[4].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:133]
WARNING: [Vivado 12-180] No cells matched '*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[4].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:142]
WARNING: [Vivado 12-180] No cells matched '*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:143]
WARNING: [Vivado 12-180] No cells matched '*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:144]
WARNING: [Vivado 12-180] No cells matched '*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:145]
WARNING: [Vivado 12-180] No cells matched '*fS2MsgOut*'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:161]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:161]
WARNING: [Vivado 12-507] No nets matched '*/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/user_resetdone*'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:186]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-through [get_nets */pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/user_resetdone*]'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:186]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:203]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:203]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:203]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:203]
get_clocks: Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2582.812 ; gain = 749.953
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i', Instance ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i can not be placed in MMCME2_ADV of site MMCME2_ADV_X1Y5 because the bel is occupied by clk_gen_pll. This could be caused by bel constraint conflict [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:982]
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_dec_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band4_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band4_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_0' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_10' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_11' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_5' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_6' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_7' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_8' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_9' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[2]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[2]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[3]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[4]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[6]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[7]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[7]_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[8]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[9]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[9]_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/GND' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/VCC' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band1_inc_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band1_inc_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band1_inc_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band4_inc_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band4_inc_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band4_inc_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_10' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_7' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_8' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_9' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_reg_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_reg_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band0_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band0_dec_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band1_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band1_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band1_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_dec_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_dec_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature[11]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i_1'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1028]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1028]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_max_delay constraint with option '-to [get_clocks clk_pll_i_1]'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1028]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i_1'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1029]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1029]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_max_delay constraint with option '-from [get_clocks clk_pll_i_1]'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1029]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i_1'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1030]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1030]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_max_delay constraint with option '-to [get_clocks clk_pll_i_1]'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1030]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i_1'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1031]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1031]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_max_delay constraint with option '-from [get_clocks clk_pll_i_1]'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1031]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i_1'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1032]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1032]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_max_delay constraint with option '-to [get_clocks clk_pll_i_1]'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1032]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i_1'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1033]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1033]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_max_delay constraint with option '-from [get_clocks clk_pll_i_1]'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1033]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i_1'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1034]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1034]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_max_delay constraint with option '-to [get_clocks clk_pll_i_1]'. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1034]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
Finished Parsing XDC File [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 499 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 425 instances

link_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:47 . Memory (MB): peak = 2715.812 ; gain = 1955.914
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2720.832 ; gain = 4.020

Starting Logic Optimization Task
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 14 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d99528dd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2720.832 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 16 inverter(s).
INFO: [Opt 31-10] Eliminated 5614 cells.
Phase 2 Constant Propagation | Checksum: 1685e4467

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2720.832 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 43357 unconnected nets.
INFO: [Opt 31-11] Eliminated 2406 unconnected cells.
Phase 3 Sweep | Checksum: 1cd13c2d0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 2720.832 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cd13c2d0

Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 2720.832 ; gain = 0.000
Implement Debug Cores | Checksum: 112cc72d7
Logic Optimization | Checksum: 112cc72d7

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_dec_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band4_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band4_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[2]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[2]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[3]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[4]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[6]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[7]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[7]_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[8]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[9]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[9]_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/GND' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/VCC' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band1_inc_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band1_inc_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band1_inc_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band4_inc_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band4_inc_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band4_inc_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_10' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_7' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_8' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_9' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_reg_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_reg_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band0_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band0_dec_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band1_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band1_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band1_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_dec_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_dec_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature[11]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
Ending PowerOpt TimerUpdates Task | Checksum: 1cd13c2d0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2720.832 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 495 BRAM(s) out of a total of 759 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_dec_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band4_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band4_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Pwropt 34-201] Structural ODC has moved 217 WE to EN ports
Number of BRAM Ports augmented: 512 newly gated: 290 Total Ports: 1518
Ending Power Optimization Task | Checksum: 12158b6c6

Time (s): cpu = 00:03:23 ; elapsed = 00:03:20 . Memory (MB): peak = 3956.652 ; gain = 1235.820
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 220 Warnings, 18 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:15 ; elapsed = 00:04:09 . Memory (MB): peak = 3956.652 ; gain = 1239.840
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3957.652 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3957.652 ; gain = 1.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3957.652 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 2 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3957.652 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 5ec383e5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3957.652 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 5ec383e5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3957.652 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: adcd1629

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3957.652 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: 179d4cd44

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 4012.680 ; gain = 55.027
Phase 1.1.4 Build Shapes/ HD Config | Checksum: 179d4cd44

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 4012.680 ; gain = 55.027

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: 6e19a6ad

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 4012.680 ; gain = 55.027

Phase 1.1.5.2 Implementation Feasibility check
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_dec_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band4_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band4_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[2]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[2]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[3]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[4]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[6]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[7]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[7]_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[8]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[9]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[9]_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/GND' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/VCC' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band1_inc_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band1_inc_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band1_inc_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band4_inc_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band4_inc_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band4_inc_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_10' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_7' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_8' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_9' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_reg_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_reg_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band0_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band0_dec_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band1_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band1_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band1_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_dec_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_dec_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature[11]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1.5.2 Implementation Feasibility check | Checksum: 6e19a6ad

Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 4012.680 ; gain = 55.027
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: 6e19a6ad

Time (s): cpu = 00:01:18 ; elapsed = 00:00:50 . Memory (MB): peak = 4012.680 ; gain = 55.027
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1529bd2e4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:50 . Memory (MB): peak = 4012.680 ; gain = 55.027

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 1b1999c19

Time (s): cpu = 00:08:13 ; elapsed = 00:01:58 . Memory (MB): peak = 4012.680 ; gain = 55.027
Phase 1.1.6.1 Place Init Design | Checksum: 1e3b2431b

Time (s): cpu = 00:08:24 ; elapsed = 00:02:08 . Memory (MB): peak = 4012.680 ; gain = 55.027
Phase 1.1.6 Build Placer Netlist Model | Checksum: 1e3b2431b

Time (s): cpu = 00:08:25 ; elapsed = 00:02:09 . Memory (MB): peak = 4012.680 ; gain = 55.027

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 1e3b2431b

Time (s): cpu = 00:08:26 ; elapsed = 00:02:09 . Memory (MB): peak = 4012.680 ; gain = 55.027
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 22c9527e8

Time (s): cpu = 00:08:26 ; elapsed = 00:02:10 . Memory (MB): peak = 4012.680 ; gain = 55.027
Phase 1.1 Placer Initialization Core | Checksum: 22c9527e8

Time (s): cpu = 00:08:27 ; elapsed = 00:02:11 . Memory (MB): peak = 4012.680 ; gain = 55.027
Phase 1 Placer Initialization | Checksum: 22c9527e8

Time (s): cpu = 00:08:27 ; elapsed = 00:02:11 . Memory (MB): peak = 4012.680 ; gain = 55.027

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2cbcd0237

Time (s): cpu = 00:16:02 ; elapsed = 00:05:34 . Memory (MB): peak = 4012.680 ; gain = 55.027

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2cbcd0237

Time (s): cpu = 00:16:05 ; elapsed = 00:05:34 . Memory (MB): peak = 4012.680 ; gain = 55.027

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17c08a4f3

Time (s): cpu = 00:19:30 ; elapsed = 00:06:26 . Memory (MB): peak = 4044.695 ; gain = 87.043

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18950d012

Time (s): cpu = 00:19:35 ; elapsed = 00:06:28 . Memory (MB): peak = 4044.695 ; gain = 87.043

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 15d05bedc

Time (s): cpu = 00:20:44 ; elapsed = 00:06:43 . Memory (MB): peak = 4044.695 ; gain = 87.043

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 2310b77fa

Time (s): cpu = 00:22:10 ; elapsed = 00:07:20 . Memory (MB): peak = 4068.707 ; gain = 111.055

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2310b77fa

Time (s): cpu = 00:22:24 ; elapsed = 00:07:28 . Memory (MB): peak = 4068.707 ; gain = 111.055
Phase 3 Detail Placement | Checksum: 2310b77fa

Time (s): cpu = 00:22:25 ; elapsed = 00:07:29 . Memory (MB): peak = 4068.707 ; gain = 111.055

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 158478144

Time (s): cpu = 00:22:28 ; elapsed = 00:07:31 . Memory (MB): peak = 4068.707 ; gain = 111.055

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 14f4518d2

Time (s): cpu = 00:24:20 ; elapsed = 00:08:23 . Memory (MB): peak = 4068.707 ; gain = 111.055
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.253. For the most accurate timing information please run report_timing.
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 14f4518d2

Time (s): cpu = 00:24:21 ; elapsed = 00:08:24 . Memory (MB): peak = 4068.707 ; gain = 111.055
Phase 4.2 Post Placement Optimization | Checksum: 14f4518d2

Time (s): cpu = 00:24:22 ; elapsed = 00:08:25 . Memory (MB): peak = 4068.707 ; gain = 111.055

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 14f4518d2

Time (s): cpu = 00:24:22 ; elapsed = 00:08:26 . Memory (MB): peak = 4068.707 ; gain = 111.055

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 14f4518d2

Time (s): cpu = 00:24:24 ; elapsed = 00:08:27 . Memory (MB): peak = 4068.707 ; gain = 111.055
Phase 4.4 Placer Reporting | Checksum: 14f4518d2

Time (s): cpu = 00:24:50 ; elapsed = 00:08:32 . Memory (MB): peak = 4068.707 ; gain = 111.055

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 16ce34286

Time (s): cpu = 00:24:51 ; elapsed = 00:08:33 . Memory (MB): peak = 4068.707 ; gain = 111.055
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16ce34286

Time (s): cpu = 00:24:52 ; elapsed = 00:08:34 . Memory (MB): peak = 4068.707 ; gain = 111.055
Ending Placer Task | Checksum: b032320c

Time (s): cpu = 00:24:52 ; elapsed = 00:08:34 . Memory (MB): peak = 4068.707 ; gain = 111.055
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 305 Warnings, 18 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:25:02 ; elapsed = 00:08:42 . Memory (MB): peak = 4068.707 ; gain = 111.055
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4068.707 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 4068.707 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4068.707 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15c48b7c8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 4068.707 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15c48b7c8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4068.707 ; gain = 0.000

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 1191962a7

Time (s): cpu = 00:03:23 ; elapsed = 00:01:36 . Memory (MB): peak = 4068.707 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.435  | TNS=0      | WHS=-1.04  | THS=-1.3e+04|

Phase 2 Router Initialization | Checksum: 3bd7feec

Time (s): cpu = 00:04:38 ; elapsed = 00:02:06 . Memory (MB): peak = 4068.707 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b9b52eb4

Time (s): cpu = 00:06:20 ; elapsed = 00:02:29 . Memory (MB): peak = 4068.707 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16601
 Number of Nodes with overlaps = 329
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1cb1e0a07

Time (s): cpu = 00:43:45 ; elapsed = 00:13:02 . Memory (MB): peak = 4237.180 ; gain = 168.473
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.194 | TNS=-1.94  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Fast Budgeting
Phase 4.1.2.1 Fast Budgeting | Checksum: ecca91b4

Time (s): cpu = 00:43:55 ; elapsed = 00:13:11 . Memory (MB): peak = 4237.180 ; gain = 168.473
Phase 4.1.2 GlobIterForTiming | Checksum: 156ee1768

Time (s): cpu = 00:43:57 ; elapsed = 00:13:12 . Memory (MB): peak = 4237.180 ; gain = 168.473
Phase 4.1 Global Iteration 0 | Checksum: 156ee1768

Time (s): cpu = 00:43:57 ; elapsed = 00:13:13 . Memory (MB): peak = 4237.180 ; gain = 168.473

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 18629a256

Time (s): cpu = 00:44:18 ; elapsed = 00:13:30 . Memory (MB): peak = 4237.180 ; gain = 168.473
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.123  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18629a256

Time (s): cpu = 00:44:20 ; elapsed = 00:13:31 . Memory (MB): peak = 4237.180 ; gain = 168.473
Phase 4 Rip-up And Reroute | Checksum: 18629a256

Time (s): cpu = 00:44:20 ; elapsed = 00:13:31 . Memory (MB): peak = 4237.180 ; gain = 168.473

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 18629a256

Time (s): cpu = 00:44:45 ; elapsed = 00:13:38 . Memory (MB): peak = 4237.180 ; gain = 168.473
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.138  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 18629a256

Time (s): cpu = 00:44:45 ; elapsed = 00:13:38 . Memory (MB): peak = 4237.180 ; gain = 168.473

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 18629a256

Time (s): cpu = 00:44:45 ; elapsed = 00:13:39 . Memory (MB): peak = 4237.180 ; gain = 168.473

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 18629a256

Time (s): cpu = 00:45:27 ; elapsed = 00:13:51 . Memory (MB): peak = 4237.180 ; gain = 168.473
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.138  | TNS=0      | WHS=-0.284 | THS=-14.2  |

Phase 7 Post Hold Fix | Checksum: b51ce768

Time (s): cpu = 00:46:29 ; elapsed = 00:14:01 . Memory (MB): peak = 4237.180 ; gain = 168.473

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.3397 %
  Global Horizontal Routing Utilization  = 10.5009 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: b51ce768

Time (s): cpu = 00:46:30 ; elapsed = 00:14:02 . Memory (MB): peak = 4237.180 ; gain = 168.473

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: b51ce768

Time (s): cpu = 00:46:30 ; elapsed = 00:14:02 . Memory (MB): peak = 4237.180 ; gain = 168.473

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 10c02dd1a

Time (s): cpu = 00:46:42 ; elapsed = 00:14:14 . Memory (MB): peak = 4237.180 ; gain = 168.473

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 10c02dd1a

Time (s): cpu = 00:47:18 ; elapsed = 00:14:21 . Memory (MB): peak = 4237.180 ; gain = 168.473
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.138  | TNS=0      | WHS=0.01   | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 10c02dd1a

Time (s): cpu = 00:47:19 ; elapsed = 00:14:21 . Memory (MB): peak = 4237.180 ; gain = 168.473
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 10c02dd1a

Time (s): cpu = 00:47:19 ; elapsed = 00:14:22 . Memory (MB): peak = 4237.180 ; gain = 168.473

Routing Is Done.

Time (s): cpu = 00:47:19 ; elapsed = 00:14:22 . Memory (MB): peak = 4237.180 ; gain = 168.473
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 305 Warnings, 18 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:47:44 ; elapsed = 00:14:37 . Memory (MB): peak = 4237.180 ; gain = 168.473
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 4238.180 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 4238.180 ; gain = 1.000
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/mkBridge/mkBridge.runs/impl_1/mkBridge_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 4238.180 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:04:39 ; elapsed = 00:01:05 . Memory (MB): peak = 4495.469 ; gain = 257.289
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets scemi_pcie_ep/pcie_7x_v1_10_i/O2]'  to set the static_probability to '1'  if desired.
report_power: Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 4752.016 ; gain = 256.547
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mkBridge.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
sh: 1: Syntax error: Bad fd number
sh: 1: Syntax error: Bad fd number
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:04:44 ; elapsed = 00:04:31 . Memory (MB): peak = 5302.836 ; gain = 550.820
INFO: [Common 17-206] Exiting Vivado at Wed May  4 02:40:36 2016...
[Wed May  4 02:40:37 2016] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.63 ; elapsed = 00:37:45 . Memory (MB): peak = 2453.770 ; gain = 0.000
# file copy -force mkBridge/mkBridge.runs/impl_1/mkBridge.bit ./mkBridge.bit
# file copy -force mkBridge/mkBridge.runs/impl_1/mkBridge.bit ./fpga.bit
# file copy -force mkBridge/mkBridge.runs/synth_1/runme.log         ./mkBridge.slog
# if { [file exists mkBridge/mkBridge.runs/impl_1/mkBridge.ll] == 1} {
#    file copy -force mkBridge/mkBridge.runs/impl_1/mkBridge.ll  ./mkBridge.ll
# }
# if { [file exists mkBridge/mkBridge.runs/impl_1/synth_netlist.edf] == 1} {
#    file copy -force mkBridge/mkBridge.runs/impl_1/synth_netlist.edf ./mkBridge.edf
# }
# set PROJ_DIR [get_property DIRECTORY [current_project]]
# set PROJ [get_project]
# set UTIL_RPT $PROJ_DIR/$PROJ.runs/impl_1/mkBridge_utilization_placed_hierarchical.rpt
# set TIMING_RPT $PROJ_DIR/$PROJ.runs/impl_1/mkBridge_timing_detailed_routed.rpt
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 1430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Parsing XDC File [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/.Xil/Vivado-10197-bdbm10/dcp/mkBridge_early.xdc]
Finished Parsing XDC File [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/.Xil/Vivado-10197-bdbm10/dcp/mkBridge_early.xdc]
Parsing XDC File [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/.Xil/Vivado-10197-bdbm10/dcp/mkBridge.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:203]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:203]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:203]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:203]
get_clocks: Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3377.730 ; gain = 751.977
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature[11]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[7]_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[8]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[9]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[9]_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_7' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_10' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band4_inc_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band4_inc_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band4_inc_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band1_inc_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band1_inc_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band1_inc_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/VCC' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/GND' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_reg_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_reg_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_9' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_8' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[3]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[2]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[2]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[7]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[6]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[4]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band0_dec_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band0_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band4_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band4_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_dec_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_dec_i_3' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_dec_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band1_i_2' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band1_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band1_dec_i_1' is not a valid startpoint. [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/default.xdc:1006]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi/fpga_vc707/xilinx/.Xil/Vivado-10197-bdbm10/dcp/mkBridge.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3377.730 ; gain = 0.000
Restoring placement.
Restored 30308 out of 30308 XDEF sites from archive | CPU: 26.710000 secs | Memory: 266.188881 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 499 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 425 instances

open_run: Time (s): cpu = 00:01:56 ; elapsed = 00:01:52 . Memory (MB): peak = 3377.730 ; gain = 923.961
# report_utilization -hierarchical -file $UTIL_RPT
report_utilization: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3377.730 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3377.730 ; gain = 0.000
# report_timing_summary -warn_on_violation -delay_type min_max -check_timing_verbose -max_paths 10 -input_pins -file $TIMING_RPT
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:05:08 ; elapsed = 00:01:10 . Memory (MB): peak = 4384.820 ; gain = 1007.090
INFO: [Common 17-206] Exiting Vivado at Wed May  4 02:44:03 2016...
