<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: dev/arm/gic_v3_cpu_interface.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_5fc0168d11760b9445bd29fa15d9290f.html">dev</a></li><li class="navelem"><a class="el" href="dir_ad1153afec1dfeb24927e7a8e958206e.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">gic_v3_cpu_interface.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="gic__v3__cpu__interface_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2018 Metempsy Technology Consulting</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Jairo Balart</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#ifndef __DEV_ARM_GICV3_CPU_INTERFACE_H__</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define __DEV_ARM_GICV3_CPU_INTERFACE_H__</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="isa__device_8hh.html">arch/arm/isa_device.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gic__v3_8hh.html">dev/arm/gic_v3.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">class </span><a class="code" href="classGicv3Distributor.html">Gicv3Distributor</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">class </span><a class="code" href="classGicv3Redistributor.html">Gicv3Redistributor</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html">   52</a></span>&#160;<span class="keyword">class </span><a class="code" href="classGicv3CPUInterface.html">Gicv3CPUInterface</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1BaseISADevice.html">ArmISA::BaseISADevice</a>, <span class="keyword">public</span> <a class="code" href="classSerializable.html">Serializable</a></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;{</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a39df17eaa07ace8461b7b3e5bedaea7a">   56</a></span>&#160;    <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classGicv3Distributor.html">Gicv3Distributor</a>;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a4535920595edbb00c1436541ffec039c">   57</a></span>&#160;    <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classGicv3Redistributor.html">Gicv3Redistributor</a>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">   61</a></span>&#160;    <a class="code" href="classGicv3.html">Gicv3</a> * <a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a793b0d41533b7df2994dc73de1011868">   62</a></span>&#160;    <a class="code" href="classGicv3Redistributor.html">Gicv3Redistributor</a> * <a class="code" href="classGicv3CPUInterface.html#a793b0d41533b7df2994dc73de1011868">redistributor</a>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">   63</a></span>&#160;    <a class="code" href="classGicv3Distributor.html">Gicv3Distributor</a> * <a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a1d21a4602d09665e1c7bb1051e854d03">   64</a></span>&#160;    uint32_t <a class="code" href="classGicv3CPUInterface.html#a1d21a4602d09665e1c7bb1051e854d03">cpuId</a>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a18462dc257130bc048745cdc2af8ed5f">   66</a></span>&#160;    <a class="code" href="classArmInterruptPin.html">ArmInterruptPin</a> *<a class="code" href="classGicv3CPUInterface.html#a18462dc257130bc048745cdc2af8ed5f">maintenanceInterrupt</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICC_CTLR_EL1)</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ace9cad8cbc3f598bac811bf3f7b79ba1">   69</a></span>&#160;        Bitfield&lt;63, 20&gt; <a class="code" href="classGicv3CPUInterface.html#ace9cad8cbc3f598bac811bf3f7b79ba1">res0_3</a>;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#adddda582ea55cb6c755b370a6678ca4e">   70</a></span>&#160;        Bitfield&lt;19&gt;     <a class="code" href="classGicv3CPUInterface.html#adddda582ea55cb6c755b370a6678ca4e">ExtRange</a>;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a4a5681694bd4bcfea220da46164475a6">   71</a></span>&#160;        Bitfield&lt;18&gt;     <a class="code" href="classGicv3CPUInterface.html#a4a5681694bd4bcfea220da46164475a6">RSS</a>;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ad82ed314fed256dafc99a308452a2b4e">   72</a></span>&#160;        Bitfield&lt;17, 16&gt; <a class="code" href="classGicv3CPUInterface.html#ad82ed314fed256dafc99a308452a2b4e">res0_2</a>;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a2d360e84efaa354b195ecee0c821383e">   73</a></span>&#160;        Bitfield&lt;15&gt;     <a class="code" href="classGicv3CPUInterface.html#a2d360e84efaa354b195ecee0c821383e">A3V</a>;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a0b41774bc2847bd4db95a2388ddaca6f">   74</a></span>&#160;        Bitfield&lt;14&gt;     <a class="code" href="classGicv3CPUInterface.html#a0b41774bc2847bd4db95a2388ddaca6f">SEIS</a>;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a86f230466116547b931bdbcc3c179079">   75</a></span>&#160;        Bitfield&lt;13, 11&gt; <a class="code" href="classGicv3CPUInterface.html#a86f230466116547b931bdbcc3c179079">IDbits</a>;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a4866a0571501d67f9077b0e4678ddbb8">   76</a></span>&#160;        Bitfield&lt;10, 8&gt;  <a class="code" href="classGicv3CPUInterface.html#a4866a0571501d67f9077b0e4678ddbb8">PRIbits</a>;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ad2584830885698c33591c9bcf7fc3ad9">   77</a></span>&#160;        Bitfield&lt;7&gt;      <a class="code" href="classGicv3CPUInterface.html#ad2584830885698c33591c9bcf7fc3ad9">res0_1</a>;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ac6a05bf6237b0d43c30d1b460ec6a72b">   78</a></span>&#160;        Bitfield&lt;6&gt;      <a class="code" href="classGicv3CPUInterface.html#ac6a05bf6237b0d43c30d1b460ec6a72b">PMHE</a>;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a07ee2ae301dab0239e5716266776841d">   79</a></span>&#160;        Bitfield&lt;5, 2&gt;   <a class="code" href="classGicv3CPUInterface.html#a07ee2ae301dab0239e5716266776841d">res0_0</a>;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a471451a3a6dc050697ec83ee1211a9b1">   80</a></span>&#160;        Bitfield&lt;1&gt;      <a class="code" href="classGicv3CPUInterface.html#a471451a3a6dc050697ec83ee1211a9b1">EOImode</a>;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a64d0da702394156069df904324d10283">   81</a></span>&#160;        Bitfield&lt;0&gt;      <a class="code" href="classGicv3CPUInterface.html#a64d0da702394156069df904324d10283">CBPR</a>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a>(ICC_CTLR_EL1)</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICC_CTLR_EL3)</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a12421953e6ac70c690461766bad06bbd">   85</a></span>&#160;        Bitfield&lt;63, 20&gt; <a class="code" href="classGicv3CPUInterface.html#ad82ed314fed256dafc99a308452a2b4e">res0_2</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        Bitfield&lt;19&gt;     ExtRange;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        Bitfield&lt;18&gt;     RSS;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ad34922812e3c71399767ee75da1cfc87">   88</a></span>&#160;        Bitfield&lt;17&gt;     <a class="code" href="classGicv3CPUInterface.html#ad34922812e3c71399767ee75da1cfc87">nDS</a>;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a16908b80be55c72179a49b45a0cbcd62">   89</a></span>&#160;        Bitfield&lt;16&gt;     res0_1;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        Bitfield&lt;15&gt;     A3V;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        Bitfield&lt;14&gt;     SEIS;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        Bitfield&lt;13, 11&gt; <a class="code" href="classGicv3CPUInterface.html#a86f230466116547b931bdbcc3c179079">IDbits</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        Bitfield&lt;10, 8&gt;  <a class="code" href="classGicv3CPUInterface.html#a4866a0571501d67f9077b0e4678ddbb8">PRIbits</a>;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a99aa8156d027cc5a3d9019543a38e2b1">   94</a></span>&#160;        Bitfield&lt;7&gt;      <a class="code" href="classGicv3CPUInterface.html#a07ee2ae301dab0239e5716266776841d">res0_0</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        Bitfield&lt;6&gt;      PMHE;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a6b2eae483567fd3f5212af93d24ac114">   96</a></span>&#160;        Bitfield&lt;5&gt;      <a class="code" href="classGicv3CPUInterface.html#a6b2eae483567fd3f5212af93d24ac114">RM</a>;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ac673e88d47894e91bb5d762be29622cd">   97</a></span>&#160;        Bitfield&lt;4&gt;      <a class="code" href="classGicv3CPUInterface.html#ac673e88d47894e91bb5d762be29622cd">EOImode_EL1NS</a>;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#aee90e6dd9426cab6a7b60bc611546f55">   98</a></span>&#160;        Bitfield&lt;3&gt;      <a class="code" href="classGicv3CPUInterface.html#aee90e6dd9426cab6a7b60bc611546f55">EOImode_EL1S</a>;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a774bc5720b25f778133739a930afa48d">   99</a></span>&#160;        Bitfield&lt;2&gt;      <a class="code" href="classGicv3CPUInterface.html#a774bc5720b25f778133739a930afa48d">EOImode_EL3</a>;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a0080a2d1861995837cac4f9277476509">  100</a></span>&#160;        Bitfield&lt;1&gt;      <a class="code" href="classGicv3CPUInterface.html#a0080a2d1861995837cac4f9277476509">CBPR_EL1NS</a>;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a2067007d14e40a678b16573c8621a118">  101</a></span>&#160;        Bitfield&lt;0&gt;      <a class="code" href="classGicv3CPUInterface.html#a2067007d14e40a678b16573c8621a118">CBPR_EL1S</a>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a>(ICC_CTLR_EL3)</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICC_IGRPEN0_EL1)</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a4f09a47ba985f81450ec9522b0fd892c">  105</a></span>&#160;        Bitfield&lt;63, 1&gt; <a class="code" href="classGicv3CPUInterface.html#a4f09a47ba985f81450ec9522b0fd892c">res0</a>;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a650bf35bec296bc6022d30ed5756bf2c">  106</a></span>&#160;        Bitfield&lt;0&gt;     <a class="code" href="classGicv3CPUInterface.html#a650bf35bec296bc6022d30ed5756bf2c">Enable</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a>(ICC_IGRPEN0_EL1)</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICC_IGRPEN1_EL1)</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        Bitfield&lt;63, 1&gt; <a class="code" href="classGicv3CPUInterface.html#a4f09a47ba985f81450ec9522b0fd892c">res0</a>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        Bitfield&lt;0&gt;     Enable;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a>(ICC_IGRPEN1_EL1)</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICC_IGRPEN1_EL3)</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        Bitfield&lt;63, 2&gt; res0;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a67500b373de6faa9cfb7bfad069e0cb0">  116</a></span>&#160;        Bitfield&lt;1&gt;     <a class="code" href="classGicv3CPUInterface.html#a67500b373de6faa9cfb7bfad069e0cb0">EnableGrp1S</a>;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ad5de4cc8668a4854742f913dffe5f9b0">  117</a></span>&#160;        Bitfield&lt;0&gt;     <a class="code" href="classGicv3CPUInterface.html#ad5de4cc8668a4854742f913dffe5f9b0">EnableGrp1NS</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a>(ICC_IGRPEN1_EL3)</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICC_SRE_EL1)</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        Bitfield&lt;63, 3&gt; res0;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#aae4cf60e60d569ddbd4b255bbd9d58af">  122</a></span>&#160;        Bitfield&lt;2&gt;     <a class="code" href="classGicv3CPUInterface.html#aae4cf60e60d569ddbd4b255bbd9d58af">DIB</a>;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ab88b95f1b1a4cf678d941456f12c18a8">  123</a></span>&#160;        Bitfield&lt;1&gt;     <a class="code" href="classGicv3CPUInterface.html#ab88b95f1b1a4cf678d941456f12c18a8">DFB</a>;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a0383b0487916716d288ea5f40089348f">  124</a></span>&#160;        Bitfield&lt;0&gt;     <a class="code" href="classGicv3CPUInterface.html#a0383b0487916716d288ea5f40089348f">SRE</a>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a>(ICC_SRE_EL1)</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICC_SRE_EL2)</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        Bitfield&lt;63, 4&gt; res0;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ae7cd90d42a39d3d8646bad9c1d2ab4ed">  129</a></span>&#160;        Bitfield&lt;3&gt;     Enable;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        Bitfield&lt;2&gt;     DIB;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        Bitfield&lt;1&gt;     DFB;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        Bitfield&lt;0&gt;     SRE;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a>(ICC_SRE_EL2)</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICC_SRE_EL3)</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        Bitfield&lt;63, 4&gt; res0;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        Bitfield&lt;3&gt;     Enable;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        Bitfield&lt;2&gt;     DIB;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        Bitfield&lt;1&gt;     DFB;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        Bitfield&lt;0&gt;     SRE;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a>(ICC_SRE_EL3)</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    static const uint8_t PRIORITY_BITS = 5;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="comment">// Minimum BPR for Secure, or when security not enabled</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ab4e09e9d211eeb2fdd0fa29d7b29cfad">  146</a></span>&#160;    static const uint8_t <a class="code" href="classGicv3CPUInterface.html#ab4e09e9d211eeb2fdd0fa29d7b29cfad">GIC_MIN_BPR</a> = 2;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="comment">//  Minimum BPR for Nonsecure when security is enabled</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a990507b08ba52887cf2532ff1ee4e16a">  148</a></span>&#160;    static const uint8_t <a class="code" href="classGicv3CPUInterface.html#a990507b08ba52887cf2532ff1ee4e16a">GIC_MIN_BPR_NS</a> = GIC_MIN_BPR + 1;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a050a187362f52500086c44b3207e2b66">  150</a></span>&#160;    static const uint8_t <a class="code" href="classGicv3CPUInterface.html#a050a187362f52500086c44b3207e2b66">VIRTUAL_PRIORITY_BITS</a>   = 5;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a9e8d1d4a5291f27f8225e0142d07b231">  151</a></span>&#160;    static const uint8_t <a class="code" href="classGicv3CPUInterface.html#a9e8d1d4a5291f27f8225e0142d07b231">VIRTUAL_PREEMPTION_BITS</a> = 5;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#afe424d9bd877e4cd83e08f164ec51f5f">  152</a></span>&#160;    static const uint8_t <a class="code" href="classGicv3CPUInterface.html#afe424d9bd877e4cd83e08f164ec51f5f">VIRTUAL_NUM_LIST_REGS</a>   = 16;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#af2d874f812d2ed9343252bf9c5d806b4">  154</a></span>&#160;    static const uint8_t <a class="code" href="classGicv3CPUInterface.html#af2d874f812d2ed9343252bf9c5d806b4">GIC_MIN_VBPR</a> = 7 - VIRTUAL_PREEMPTION_BITS;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="structGicv3CPUInterface_1_1hppi__t.html">  156</a></span>&#160;    typedef struct {</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structGicv3CPUInterface_1_1hppi__t.html#a7e37b9e6621c022eb4de17c05d5d2c29">  157</a></span>&#160;        uint32_t <a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a7e37b9e6621c022eb4de17c05d5d2c29">intid</a>;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="structGicv3CPUInterface_1_1hppi__t.html#a116c91aa471a7b78f3ddf9bb5ebd4b73">  158</a></span>&#160;        uint8_t <a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a116c91aa471a7b78f3ddf9bb5ebd4b73">prio</a>;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">  159</a></span>&#160;        <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> <a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    } <a class="code" href="structGicv3CPUInterface_1_1hppi__t.html">hppi_t</a>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">  162</a></span>&#160;    <a class="code" href="structGicv3CPUInterface_1_1hppi__t.html">hppi_t</a> <a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">// GIC CPU interface memory mapped control registers (legacy)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keyword">enum</span> {</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7ad057b11b065c792a3b1b64e7090e0062">  166</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7ad057b11b065c792a3b1b64e7090e0062">GICC_CTLR</a>    = 0x0000,</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a26c44eb7f79c0064f3938caf53a88c1b">  167</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a26c44eb7f79c0064f3938caf53a88c1b">GICC_PMR</a>     = 0x0004,</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7ad7422188a7d21c391e6eecba5f61cf65">  168</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7ad7422188a7d21c391e6eecba5f61cf65">GICC_BPR</a>     = 0x0008,</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7aa5e67b53b231cfe7a70668b2ca155dc0">  169</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7aa5e67b53b231cfe7a70668b2ca155dc0">GICC_IAR</a>     = 0x000C,</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a3b7693bdab8d6db584b3270ecdc758bf">  170</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a3b7693bdab8d6db584b3270ecdc758bf">GICC_EOIR</a>    = 0x0010,</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a94fab34bcaa1f24c3357ec9eb8d51327">  171</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a94fab34bcaa1f24c3357ec9eb8d51327">GICC_RPR</a>     = 0x0014,</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a903a07b19902912ad5407d44b76f1b1f">  172</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a903a07b19902912ad5407d44b76f1b1f">GICC_HPPI</a>    = 0x0018,</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a9b0bdbca46a36e819cfa3d907e7cc968">  173</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a9b0bdbca46a36e819cfa3d907e7cc968">GICC_ABPR</a>    = 0x001C,</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a861d7d4b8d5a4f2ea00d4ef0e110cb29">  174</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a861d7d4b8d5a4f2ea00d4ef0e110cb29">GICC_AIAR</a>    = 0x0020,</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7ab68fdc7279020052861b4c5bd3790519">  175</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7ab68fdc7279020052861b4c5bd3790519">GICC_AEOIR</a>   = 0x0024,</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a336343abf666639d7af122f673bbaa5e">  176</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a336343abf666639d7af122f673bbaa5e">GICC_AHPPIR</a>  = 0x0028,</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7aa7052a86bf1f0c453a46888fc5e334e9">  177</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7aa7052a86bf1f0c453a46888fc5e334e9">GICC_STATUSR</a> = 0x002C,</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a9f392049b71b675bd969fdd9fe7029b7">  178</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a9f392049b71b675bd969fdd9fe7029b7">GICC_IIDR</a>    = 0x00FC,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    };</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#afc5abd24fa3c9475f5d6affb42803158">  181</a></span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classAddrRange.html">AddrRange</a> <a class="code" href="classGicv3CPUInterface.html#afc5abd24fa3c9475f5d6affb42803158">GICC_APR</a>;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a366644c05d1c7c0075def758e547fded">  182</a></span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classAddrRange.html">AddrRange</a> <a class="code" href="classGicv3CPUInterface.html#a366644c05d1c7c0075def758e547fded">GICC_NSAPR</a>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">// GIC CPU virtual interface memory mapped control registers (legacy)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keyword">enum</span> {</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba9fa9bd3d4edf6d4372e239535bd2478d">  186</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba9fa9bd3d4edf6d4372e239535bd2478d">GICH_HCR</a>   = 0x0000,</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba00243b3aaf23d950c6032066ea852b43">  187</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba00243b3aaf23d950c6032066ea852b43">GICH_VTR</a>   = 0x0004,</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba0997a136dfae33ddc35b5f11fac248d0">  188</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba0997a136dfae33ddc35b5f11fac248d0">GICH_VMCR</a>  = 0x0008,</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba06e3422fd12b3126c00818ad94a6d65f">  189</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba06e3422fd12b3126c00818ad94a6d65f">GICH_MISR</a>  = 0x0010,</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba1d949b9b835bc52b86f28d645c7664e6">  190</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba1d949b9b835bc52b86f28d645c7664e6">GICH_EISR</a>  = 0x0020,</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba2de3786189faeb27a9f5bacdd1ac8ae1">  191</a></span>&#160;        <a class="code" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba2de3786189faeb27a9f5bacdd1ac8ae1">GICH_ELRSR</a> = 0x0030,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    };</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a7eeb458d613a761d271854c12c5d881e">  194</a></span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classAddrRange.html">AddrRange</a> <a class="code" href="classGicv3CPUInterface.html#a7eeb458d613a761d271854c12c5d881e">GICH_APR</a>;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a033b321446479ad019e6fc7f84f06020">  195</a></span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classAddrRange.html">AddrRange</a> <a class="code" href="classGicv3CPUInterface.html#a033b321446479ad019e6fc7f84f06020">GICH_LR</a>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICH_HCR_EL2)</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        Bitfield&lt;63, 32&gt; <a class="code" href="classGicv3CPUInterface.html#ad82ed314fed256dafc99a308452a2b4e">res0_2</a>;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#aaf36812dd152a1ab7c565efedc57fa5c">  199</a></span>&#160;        Bitfield&lt;31, 27&gt; <a class="code" href="classGicv3CPUInterface.html#aaf36812dd152a1ab7c565efedc57fa5c">EOIcount</a>;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a51365b79652f2a7ce93e6cd7536c51be">  200</a></span>&#160;        Bitfield&lt;26, 15&gt; <a class="code" href="classGicv3CPUInterface.html#a51365b79652f2a7ce93e6cd7536c51be">res0_1</a>;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a2f690a80bdfe25e7e118c898346cf658">  201</a></span>&#160;        Bitfield&lt;14&gt;     <a class="code" href="classGicv3CPUInterface.html#a2f690a80bdfe25e7e118c898346cf658">TDIR</a>;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#aa32f93f61fe7e114f15844a5011ba6fa">  202</a></span>&#160;        Bitfield&lt;13&gt;     <a class="code" href="classGicv3CPUInterface.html#aa32f93f61fe7e114f15844a5011ba6fa">TSEI</a>;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a655981c3657e4589a5fefe1a949f7986">  203</a></span>&#160;        Bitfield&lt;12&gt;     <a class="code" href="classGicv3CPUInterface.html#a655981c3657e4589a5fefe1a949f7986">TALL1</a>;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a0d677d949322aedb824be3b56982e63c">  204</a></span>&#160;        Bitfield&lt;11&gt;     <a class="code" href="classGicv3CPUInterface.html#a0d677d949322aedb824be3b56982e63c">TALL0</a>;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a07cd35a4267f8d6d7ac9880e55e7d4e6">  205</a></span>&#160;        Bitfield&lt;10&gt;     <a class="code" href="classGicv3CPUInterface.html#a07cd35a4267f8d6d7ac9880e55e7d4e6">TC</a>;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a4510a28a3016d4fc419c0fa684b488c2">  206</a></span>&#160;        Bitfield&lt;9, 8&gt;   <a class="code" href="classGicv3CPUInterface.html#a4510a28a3016d4fc419c0fa684b488c2">res0_0</a>;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a76183b89493e82f39651eb82699a096e">  207</a></span>&#160;        Bitfield&lt;7&gt;      <a class="code" href="classGicv3CPUInterface.html#a76183b89493e82f39651eb82699a096e">VGrp1DIE</a>;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a6b3ef85d351c7dae6be0bf49e4c05c6a">  208</a></span>&#160;        Bitfield&lt;6&gt;      <a class="code" href="classGicv3CPUInterface.html#a6b3ef85d351c7dae6be0bf49e4c05c6a">VGrp1EIE</a>;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a57d86ad6e5448970e4eb33c956d271db">  209</a></span>&#160;        Bitfield&lt;5&gt;      <a class="code" href="classGicv3CPUInterface.html#a57d86ad6e5448970e4eb33c956d271db">VGrp0DIE</a>;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a64e619ebd52fa0c9f76553df95911573">  210</a></span>&#160;        Bitfield&lt;4&gt;      <a class="code" href="classGicv3CPUInterface.html#a64e619ebd52fa0c9f76553df95911573">VGrp0EIE</a>;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a992756e1b401937a91d57d6e42e82208">  211</a></span>&#160;        Bitfield&lt;3&gt;      <a class="code" href="classGicv3CPUInterface.html#a992756e1b401937a91d57d6e42e82208">NPIE</a>;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a6037cc33f3527b8eb8dcf01f47c514ba">  212</a></span>&#160;        Bitfield&lt;2&gt;      <a class="code" href="classGicv3CPUInterface.html#a6037cc33f3527b8eb8dcf01f47c514ba">LRENPIE</a>;</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a2a8a13f0c2bf8b890d9e00a7ca383f94">  213</a></span>&#160;        Bitfield&lt;1&gt;      <a class="code" href="classGicv3CPUInterface.html#a2a8a13f0c2bf8b890d9e00a7ca383f94">UIE</a>;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a91c1e4bc6df98a37344f40b0d6099393">  214</a></span>&#160;        Bitfield&lt;0&gt;      <a class="code" href="classGicv3CPUInterface.html#a91c1e4bc6df98a37344f40b0d6099393">En</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a>(ICH_HCR_EL2)</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICH_LR_EL2)</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a4f3cc414e450ddd857f7a06eb1413169">  218</a></span>&#160;        Bitfield&lt;63, 62&gt; <a class="code" href="classGicv3CPUInterface.html#a4f3cc414e450ddd857f7a06eb1413169">State</a>;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a2b8ba76837b91b68919dfe4d6e863bd7">  219</a></span>&#160;        Bitfield&lt;61&gt;     <a class="code" href="classGicv3CPUInterface.html#a2b8ba76837b91b68919dfe4d6e863bd7">HW</a>;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a227740a15e59452bcb2a7c60564d6133">  220</a></span>&#160;        Bitfield&lt;60&gt;     <a class="code" href="classGicv3CPUInterface.html#a227740a15e59452bcb2a7c60564d6133">Group</a>;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#afb893a0ee3071c7500f4eaea51d165b8">  221</a></span>&#160;        Bitfield&lt;59, 56&gt; res0_1;</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a375912926d462e3172447371e5ce90a3">  222</a></span>&#160;        Bitfield&lt;55, 48&gt; <a class="code" href="classGicv3CPUInterface.html#a375912926d462e3172447371e5ce90a3">Priority</a>;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a5465e54ecdd237746d5c0933cd7a06d3">  223</a></span>&#160;        Bitfield&lt;47, 45&gt; res0_0;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ae4ffdddd29ddada64060b6e82732286e">  224</a></span>&#160;        Bitfield&lt;44, 32&gt; <a class="code" href="classGicv3CPUInterface.html#ae4ffdddd29ddada64060b6e82732286e">pINTID</a>;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#acc80ffc6e2547e42e9cb74751c4c5ad0">  225</a></span>&#160;        Bitfield&lt;41&gt;     <a class="code" href="classGicv3CPUInterface.html#acc80ffc6e2547e42e9cb74751c4c5ad0">EOI</a>;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#adc2f94da7806d872114c1916ebc0dfe7">  226</a></span>&#160;        Bitfield&lt;31, 0&gt;  <a class="code" href="classGicv3CPUInterface.html#adc2f94da7806d872114c1916ebc0dfe7">vINTID</a>;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a>(ICH_LR_EL2)</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    static const uint64_t ICH_LR_EL2_STATE_INVALID        = 0;</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a3be7e3ed66bdc915cdcccdb6793845d7">  230</a></span>&#160;    static const uint64_t <a class="code" href="classGicv3CPUInterface.html#a3be7e3ed66bdc915cdcccdb6793845d7">ICH_LR_EL2_STATE_PENDING</a>        = 1;</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ae9a400c1bfd21b0eefb8975cb4931489">  231</a></span>&#160;    static const uint64_t <a class="code" href="classGicv3CPUInterface.html#ae9a400c1bfd21b0eefb8975cb4931489">ICH_LR_EL2_STATE_ACTIVE</a>         = 2;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a596eb2084956e53d405e211beafd400f">  232</a></span>&#160;    static const uint64_t <a class="code" href="classGicv3CPUInterface.html#a596eb2084956e53d405e211beafd400f">ICH_LR_EL2_STATE_ACTIVE_PENDING</a> = 3;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#aafe203e12c54a3a9133a6f1ca448c1b1">BitUnion32</a>(ICH_LRC)</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        Bitfield&lt;31, 30&gt; <a class="code" href="classGicv3CPUInterface.html#a4f3cc414e450ddd857f7a06eb1413169">State</a>;</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a3d6c14ded176a9fc52d573f0ea699ce5">  236</a></span>&#160;        Bitfield&lt;29&gt;     HW;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#acdab6a9a1186a2aec9dd2c51082d1642">  237</a></span>&#160;        Bitfield&lt;28&gt;     Group;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#af5d389711ff445002164bf2579353576">  238</a></span>&#160;        Bitfield&lt;27, 24&gt; res0_1;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a05e784bf33c9ede74900ccff67dc1c58">  239</a></span>&#160;        Bitfield&lt;23, 16&gt; <a class="code" href="classGicv3CPUInterface.html#a375912926d462e3172447371e5ce90a3">Priority</a>;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a88401cae964ba599c80d14623a23eb50">  240</a></span>&#160;        Bitfield&lt;15, 13&gt; res0_0;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a0005ce6b2712f0e3ed0b91975715aa7a">  241</a></span>&#160;        Bitfield&lt;12, 0&gt;  <a class="code" href="classGicv3CPUInterface.html#ae4ffdddd29ddada64060b6e82732286e">pINTID</a>;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a9be5626dfc1c0074e638ba4ac1d51f06">  242</a></span>&#160;        Bitfield&lt;9&gt;      EOI;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a>(ICH_LRC)</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICH_MISR_EL2)</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        Bitfield&lt;63, 8&gt; <a class="code" href="classGicv3CPUInterface.html#a4f09a47ba985f81450ec9522b0fd892c">res0</a>;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a8c2913e2b6bbbd82e40ad3efa67f0b19">  247</a></span>&#160;        Bitfield&lt;7&gt;     <a class="code" href="classGicv3CPUInterface.html#a8c2913e2b6bbbd82e40ad3efa67f0b19">VGrp1D</a>;</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a4515e01fa9695877f1b0aae05a37bb85">  248</a></span>&#160;        Bitfield&lt;6&gt;     <a class="code" href="classGicv3CPUInterface.html#a4515e01fa9695877f1b0aae05a37bb85">VGrp1E</a>;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a038ca52bd8e4955387e98f51f41ddcc7">  249</a></span>&#160;        Bitfield&lt;5&gt;     <a class="code" href="classGicv3CPUInterface.html#a038ca52bd8e4955387e98f51f41ddcc7">VGrp0D</a>;</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#aaca32629139980e7db84cb80a57e569f">  250</a></span>&#160;        Bitfield&lt;4&gt;     <a class="code" href="classGicv3CPUInterface.html#aaca32629139980e7db84cb80a57e569f">VGrp0E</a>;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#af3c846af1378b539916cf419d97f0ef4">  251</a></span>&#160;        Bitfield&lt;3&gt;     <a class="code" href="classGicv3CPUInterface.html#af3c846af1378b539916cf419d97f0ef4">NP</a>;</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a230e305cb1749cd618b8407fb8ad5dfc">  252</a></span>&#160;        Bitfield&lt;2&gt;     <a class="code" href="classGicv3CPUInterface.html#a230e305cb1749cd618b8407fb8ad5dfc">LRENP</a>;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#abad88df32d0b8a3b7d53b243bed4330c">  253</a></span>&#160;        Bitfield&lt;1&gt;     <a class="code" href="classGicv3CPUInterface.html#abad88df32d0b8a3b7d53b243bed4330c">U</a>;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ab8ce705bba4916c2a46cf57108d9d613">  254</a></span>&#160;        Bitfield&lt;0&gt;     EOI;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a>(ICH_MISR_EL2)</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICH_VMCR_EL2)</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        Bitfield&lt;63, 32&gt; res0_2;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#aeae42d71f89d0904739eb91e0fc64c43">  259</a></span>&#160;        Bitfield&lt;31, 24&gt; <a class="code" href="classGicv3CPUInterface.html#aeae42d71f89d0904739eb91e0fc64c43">VPMR</a>;</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ad9823eacbaf2e226543653b2d21aa5a9">  260</a></span>&#160;        Bitfield&lt;23, 21&gt; <a class="code" href="classGicv3CPUInterface.html#ad9823eacbaf2e226543653b2d21aa5a9">VBPR0</a>;</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a3ce426e29bbbd5c93b0913ab2917c630">  261</a></span>&#160;        Bitfield&lt;20, 18&gt; <a class="code" href="classGicv3CPUInterface.html#a3ce426e29bbbd5c93b0913ab2917c630">VBPR1</a>;</div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a32328c39968bbd282e6106970fe62389">  262</a></span>&#160;        Bitfield&lt;17, 10&gt; res0_1;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a83340fc6e98df925b2e26c8444a3f317">  263</a></span>&#160;        Bitfield&lt;9&gt;      <a class="code" href="classGicv3CPUInterface.html#a83340fc6e98df925b2e26c8444a3f317">VEOIM</a>;</div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a7bdc2d7ae60fc8376cf2f0dd11548043">  264</a></span>&#160;        Bitfield&lt;8, 5&gt;   res0_0;</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#af9c5da5d4f2c497656589f1cd9b5260d">  265</a></span>&#160;        Bitfield&lt;4&gt;      <a class="code" href="classGicv3CPUInterface.html#af9c5da5d4f2c497656589f1cd9b5260d">VCBPR</a>;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a5ae95fe0d0b919db0ecf6c4e017ee23c">  266</a></span>&#160;        Bitfield&lt;3&gt;      <a class="code" href="classGicv3CPUInterface.html#a5ae95fe0d0b919db0ecf6c4e017ee23c">VFIQEn</a>;</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a7f722622c3db4a409ce9b22cc1ed7b48">  267</a></span>&#160;        Bitfield&lt;2&gt;      <a class="code" href="classGicv3CPUInterface.html#a7f722622c3db4a409ce9b22cc1ed7b48">VAckCtl</a>;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a9f8afacb66613a460887a956be5b3c7f">  268</a></span>&#160;        Bitfield&lt;1&gt;      <a class="code" href="classGicv3CPUInterface.html#a9f8afacb66613a460887a956be5b3c7f">VENG1</a>;</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a0fd16050dbe8559694de8343f9fcfdf7">  269</a></span>&#160;        Bitfield&lt;0&gt;      <a class="code" href="classGicv3CPUInterface.html#a0fd16050dbe8559694de8343f9fcfdf7">VENG0</a>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a>(ICH_VMCR_EL2)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICH_VTR_EL2)</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#aafb430a1c14f3462bb27a3e21ef30a54">  273</a></span>&#160;        Bitfield&lt;63, 32&gt; res0_1;</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a0e6235a27098e8e59c0608464079d706">  274</a></span>&#160;        Bitfield&lt;31, 29&gt; <a class="code" href="classGicv3CPUInterface.html#a4866a0571501d67f9077b0e4678ddbb8">PRIbits</a>;</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a5012ed033a1d67e938cb4b5d7cb4d644">  275</a></span>&#160;        Bitfield&lt;28, 26&gt; <a class="code" href="classGicv3CPUInterface.html#a5012ed033a1d67e938cb4b5d7cb4d644">PREbits</a>;</div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ac72eb4d2aace7288e0487a2263285635">  276</a></span>&#160;        Bitfield&lt;25, 23&gt; <a class="code" href="classGicv3CPUInterface.html#a86f230466116547b931bdbcc3c179079">IDbits</a>;</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ad5a476ac77c0978cc69dc2a9888371d0">  277</a></span>&#160;        Bitfield&lt;22&gt;     <a class="code" href="classGicv3CPUInterface.html#a0b41774bc2847bd4db95a2388ddaca6f">SEIS</a>;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a65b30da02173e92365a77f274ab8c31d">  278</a></span>&#160;        Bitfield&lt;21&gt;     <a class="code" href="classGicv3CPUInterface.html#a2d360e84efaa354b195ecee0c821383e">A3V</a>;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a1b9cff933f412295430a48cc1f09be31">  279</a></span>&#160;        Bitfield&lt;20&gt;     <a class="code" href="classGicv3CPUInterface.html#a1b9cff933f412295430a48cc1f09be31">res1</a>;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#aee7526b5983f11b90dea61ba9021944e">  280</a></span>&#160;        Bitfield&lt;19&gt;     <a class="code" href="classGicv3CPUInterface.html#aee7526b5983f11b90dea61ba9021944e">TDS</a>;</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#aad52c98c0ef44a06da7daf3684a9c7d8">  281</a></span>&#160;        Bitfield&lt;18, 5&gt;  res0_0;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ac11b03dbc489fd63512323b0458ecdfd">  282</a></span>&#160;        Bitfield&lt;4, 0&gt;   <a class="code" href="classGicv3CPUInterface.html#ac11b03dbc489fd63512323b0458ecdfd">ListRegs</a>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a>(ICH_VTR_EL2)</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICV_CTLR_EL1)</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        Bitfield&lt;63, 19&gt; res0_2;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        Bitfield&lt;18&gt;     <a class="code" href="classGicv3CPUInterface.html#a4a5681694bd4bcfea220da46164475a6">RSS</a>;</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a8bd5a4e687e2e9d4997238384629c151">  288</a></span>&#160;        Bitfield&lt;17, 16&gt; res0_1;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        Bitfield&lt;15&gt;     A3V;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        Bitfield&lt;14&gt;     SEIS;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        Bitfield&lt;13, 11&gt; <a class="code" href="classGicv3CPUInterface.html#a86f230466116547b931bdbcc3c179079">IDbits</a>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        Bitfield&lt;10, 8&gt;  <a class="code" href="classGicv3CPUInterface.html#a4866a0571501d67f9077b0e4678ddbb8">PRIbits</a>;</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a8faa667f4a018e46a0ce681ae3226ff6">  293</a></span>&#160;        Bitfield&lt;7, 2&gt;   res0_0;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        Bitfield&lt;1&gt;      <a class="code" href="classGicv3CPUInterface.html#a471451a3a6dc050697ec83ee1211a9b1">EOImode</a>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        Bitfield&lt;0&gt;      <a class="code" href="classGicv3CPUInterface.html#a64d0da702394156069df904324d10283">CBPR</a>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a>(ICV_CTLR_EL1)</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  protected:</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3Redistributor.html#a9aff58f28c4457432ef5a7f380a893c3">activateIRQ</a>(uint32_t intid, <a class="code" href="classGicv3.html">Gicv3</a>::GroupId group);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3CPUInterface.html#a3af4324438ec9965f184089ef7d3666c">generateSGI</a>(<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="classGicv3.html">Gicv3</a>::GroupId group);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() const;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3CPUInterface.html#ae115ee58c8bfc3298df894f1788a6958">deactivateIRQ</a>(uint32_t intid, <a class="code" href="classGicv3.html">Gicv3</a>::GroupId group);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3CPUInterface.html#aefe793f4ff799ae3f0112882d048b4b8">dropPriority</a>(<a class="code" href="classGicv3.html">Gicv3</a>::GroupId group);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    uint64_t <a class="code" href="classGicv3CPUInterface.html#ab9f254caf6287f8ffcf31ec3e4f7bb30">eoiMaintenanceInterruptStatus</a>() const;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classGicv3CPUInterface.html#a81ce85a382b8f2178111efccb272b4dd">getHCREL2FMO</a>() const;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classGicv3CPUInterface.html#a89023cbb028c98e16836f959879de6b0">getHCREL2IMO</a>() const;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    uint32_t <a class="code" href="classGicv3CPUInterface.html#abfc774002b7b3e1e8ef3f27dbc9e0ab2">getHPPIR0</a>() const;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    uint32_t <a class="code" href="classGicv3CPUInterface.html#a4d0819f1c60dd3f6f5bbf4fb53620c03">getHPPIR1</a>() const;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classGicv3CPUInterface.html#aba8ca3f3b3dc9a6cd3704617e552bbb2">getHPPVILR</a>() const;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classGicv3CPUInterface.html#afd16201e1770c3878ba106923bb67b40">groupEnabled</a>(<a class="code" href="classGicv3.html">Gicv3</a>::GroupId group) const;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    uint32_t <a class="code" href="classGicv3CPUInterface.html#a898fac92a58b216d1bb186ba5030212d">groupPriorityMask</a>(<a class="code" href="classGicv3.html">Gicv3</a>::GroupId group);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">haveEL</a>(<a class="code" href="namespaceArmISA.html">ArmISA</a>::<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>) const;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classGicv3CPUInterface.html#afb091c8a3a1c3f79427f4a4476f9fd60">highestActiveGroup</a>() const;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    uint8_t <a class="code" href="classGicv3CPUInterface.html#a041b33733b065f6335a8f6c3c53ea1c0">highestActivePriority</a>() const;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classGicv3CPUInterface.html#a35e150de070446181b9af5defbc1c44e">hppiCanPreempt</a>();</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classGicv3CPUInterface.html#a7b022fedba1e7416860e601b26a852e7">hppviCanPreempt</a>(<span class="keywordtype">int</span> lrIdx) const;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() const;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <a class="code" href="namespaceArmISA.html">ArmISA</a>::<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148a">InterruptTypes</a> <a class="code" href="classGicv3CPUInterface.html#ab59629814231c77637a3c04a74c2100d">intSignalType</a>(<a class="code" href="classGicv3.html">Gicv3</a>::GroupId group) const;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classGicv3CPUInterface.html#ae3e5e143bb9608a384c20f330ac9fd44">isAA64</a>() const;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classGicv3CPUInterface.html#a06956821c6598c984fe6b37ea9f1e475">isEL3OrMon</a>() const;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classGicv3CPUInterface.html#aefdd1bb4c308967411b7621fb8d9acf2">isEOISplitMode</a>() const;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classGicv3CPUInterface.html#abbe7979badc9d01833d7fcc0cf0f2f08">isSecureBelowEL3</a>() const;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    ICH_MISR_EL2 <a class="code" href="classGicv3CPUInterface.html#ab8e1cac281cd121039f1d5d7f72a14bb">maintenanceInterruptStatus</a>() const;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3CPUInterface.html#a45162246c1dc791848d8ce481abc3f19">resetHppi</a>(uint32_t intid);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3CPUInterface.html#ac02b1eb729d1d4b90e2261d058473872">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp; <a class="code" href="namespacecp.html">cp</a>) const override;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3CPUInterface.html#a3c4c6722ff3e15b3f717b8e5b0b2b870">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp; <a class="code" href="namespacecp.html">cp</a>) override;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3CPUInterface.html#a94899c25a7e49902a4fd55f33940392d">update</a>();</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3CPUInterface.html#a1188e27f3d2d27de8c2481a2c12deb7d">updateDistributor</a>();</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3CPUInterface.html#aa25defd0ffe61fdd8024a32be60b79ed">virtualActivateIRQ</a>(uint32_t lrIdx);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3CPUInterface.html#a1dd02376798111c4f761a3606af35396">virtualDeactivateIRQ</a>(<span class="keywordtype">int</span> lrIdx);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    uint8_t <a class="code" href="classGicv3CPUInterface.html#ac294e3060ba2d9e3a5cd13cd17b30a29">virtualDropPriority</a>();</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classGicv3CPUInterface.html#a25cf0024cc3088adcfa5e5b3f7157a32">virtualFindActive</a>(uint32_t intid) const;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    uint32_t <a class="code" href="classGicv3CPUInterface.html#aaf4dbf98ba5a7d64b1a495121bc6e86d">virtualGroupPriorityMask</a>(<a class="code" href="classGicv3.html">Gicv3</a>::GroupId group) const;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    uint8_t <a class="code" href="classGicv3CPUInterface.html#ab1fda1cddacd0738c07bc0f7d0df5f92">virtualHighestActivePriority</a>() const;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3CPUInterface.html#a8f75588bec3cef930dbc737c28f9fa9a">virtualIncrementEOICount</a>();</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classGicv3CPUInterface.html#a45e1aeae0c3f2f652f8671858dc3e4d7">virtualIsEOISplitMode</a>() const;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3CPUInterface.html#a2e9f04d97d7201132a73a92b29b12978">virtualUpdate</a>();</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classGicv3CPUInterface.html#ac40bf9aff664c65b0d34b61dee76960c">bpr1</a>(<a class="code" href="classGicv3.html">Gicv3</a>::GroupId group);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classGicv3CPUInterface.html#a2e076c5a14664bcc4f42bbf6d8f0ea13">readBankedMiscReg</a>(<a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">MiscRegIndex</a> misc_reg) const;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3CPUInterface.html#a6c13895415ee2c0bacde61e6ec35f340">setBankedMiscReg</a>(<a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">MiscRegIndex</a> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) const;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  public:</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <a class="code" href="classGicv3CPUInterface.html">Gicv3CPUInterface</a>(<a class="code" href="classGicv3.html">Gicv3</a> * gic, uint32_t cpu_id);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3CPUInterface.html#a03be1621057b81456118ce87c54db3ec">init</a>();</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  public: <span class="comment">// BaseISADevice</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg) override;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3CPUInterface.html#a6dcd67f709998bbd968201c048fda8cd">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) override;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGicv3CPUInterface.html#ad73bc359f5d5a63b2225ce5eef416639">setThreadContext</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc) override;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;};</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#endif //__DEV_ARM_GICV3_CPU_INTERFACE_H__</span></div><div class="ttc" id="classGicv3CPUInterface_html_a0d677d949322aedb824be3b56982e63c"><div class="ttname"><a href="classGicv3CPUInterface.html#a0d677d949322aedb824be3b56982e63c">Gicv3CPUInterface::TALL0</a></div><div class="ttdeci">Bitfield&lt; 11 &gt; TALL0</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00204">gic_v3_cpu_interface.hh:204</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_abbe7979badc9d01833d7fcc0cf0f2f08"><div class="ttname"><a href="classGicv3CPUInterface.html#abbe7979badc9d01833d7fcc0cf0f2f08">Gicv3CPUInterface::isSecureBelowEL3</a></div><div class="ttdeci">bool isSecureBelowEL3() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02382">gic_v3_cpu_interface.cc:2382</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a03be1621057b81456118ce87c54db3ec"><div class="ttname"><a href="classGicv3CPUInterface.html#a03be1621057b81456118ce87c54db3ec">Gicv3CPUInterface::init</a></div><div class="ttdeci">void init()</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l00066">gic_v3_cpu_interface.cc:66</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a1188e27f3d2d27de8c2481a2c12deb7d"><div class="ttname"><a href="classGicv3CPUInterface.html#a1188e27f3d2d27de8c2481a2c12deb7d">Gicv3CPUInterface::updateDistributor</a></div><div class="ttdeci">void updateDistributor()</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02021">gic_v3_cpu_interface.cc:2021</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a752405ead69c5ac5ea12772b6480ead7a9f392049b71b675bd969fdd9fe7029b7"><div class="ttname"><a href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a9f392049b71b675bd969fdd9fe7029b7">Gicv3CPUInterface::GICC_IIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00178">gic_v3_cpu_interface.hh:178</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ae9a400c1bfd21b0eefb8975cb4931489"><div class="ttname"><a href="classGicv3CPUInterface.html#ae9a400c1bfd21b0eefb8975cb4931489">Gicv3CPUInterface::ICH_LR_EL2_STATE_ACTIVE</a></div><div class="ttdeci">static const uint64_t ICH_LR_EL2_STATE_ACTIVE</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00231">gic_v3_cpu_interface.hh:231</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ad73bc359f5d5a63b2225ce5eef416639"><div class="ttname"><a href="classGicv3CPUInterface.html#ad73bc359f5d5a63b2225ce5eef416639">Gicv3CPUInterface::setThreadContext</a></div><div class="ttdeci">void setThreadContext(ThreadContext *tc) override</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l00080">gic_v3_cpu_interface.cc:80</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ad76ef063ed7fe23de15ccb8f9c3104aba9fa9bd3d4edf6d4372e239535bd2478d"><div class="ttname"><a href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba9fa9bd3d4edf6d4372e239535bd2478d">Gicv3CPUInterface::GICH_HCR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00186">gic_v3_cpu_interface.hh:186</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_adddda582ea55cb6c755b370a6678ca4e"><div class="ttname"><a href="classGicv3CPUInterface.html#adddda582ea55cb6c755b370a6678ca4e">Gicv3CPUInterface::ExtRange</a></div><div class="ttdeci">Bitfield&lt; 19 &gt; ExtRange</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00070">gic_v3_cpu_interface.hh:70</a></div></div>
<div class="ttc" id="classGicv3_html"><div class="ttname"><a href="classGicv3.html">Gicv3</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00054">gic_v3.hh:54</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aa25defd0ffe61fdd8024a32be60b79ed"><div class="ttname"><a href="classGicv3CPUInterface.html#aa25defd0ffe61fdd8024a32be60b79ed">Gicv3CPUInterface::virtualActivateIRQ</a></div><div class="ttdeci">void virtualActivateIRQ(uint32_t lrIdx)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01858">gic_v3_cpu_interface.cc:1858</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ad76ef063ed7fe23de15ccb8f9c3104aba0997a136dfae33ddc35b5f11fac248d0"><div class="ttname"><a href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba0997a136dfae33ddc35b5f11fac248d0">Gicv3CPUInterface::GICH_VMCR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00188">gic_v3_cpu_interface.hh:188</a></div></div>
<div class="ttc" id="structGicv3CPUInterface_1_1hppi__t_html"><div class="ttname"><a href="structGicv3CPUInterface_1_1hppi__t.html">Gicv3CPUInterface::hppi_t</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00156">gic_v3_cpu_interface.hh:156</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aaf36812dd152a1ab7c565efedc57fa5c"><div class="ttname"><a href="classGicv3CPUInterface.html#aaf36812dd152a1ab7c565efedc57fa5c">Gicv3CPUInterface::EOIcount</a></div><div class="ttdeci">Bitfield&lt; 31, 27 &gt; EOIcount</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00199">gic_v3_cpu_interface.hh:199</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_acc80ffc6e2547e42e9cb74751c4c5ad0"><div class="ttname"><a href="classGicv3CPUInterface.html#acc80ffc6e2547e42e9cb74751c4c5ad0">Gicv3CPUInterface::EOI</a></div><div class="ttdeci">Bitfield&lt; 41 &gt; EOI</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00225">gic_v3_cpu_interface.hh:225</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a990507b08ba52887cf2532ff1ee4e16a"><div class="ttname"><a href="classGicv3CPUInterface.html#a990507b08ba52887cf2532ff1ee4e16a">Gicv3CPUInterface::GIC_MIN_BPR_NS</a></div><div class="ttdeci">static const uint8_t GIC_MIN_BPR_NS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00148">gic_v3_cpu_interface.hh:148</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ac294e3060ba2d9e3a5cd13cd17b30a29"><div class="ttname"><a href="classGicv3CPUInterface.html#ac294e3060ba2d9e3a5cd13cd17b30a29">Gicv3CPUInterface::virtualDropPriority</a></div><div class="ttdeci">uint8_t virtualDropPriority()</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01738">gic_v3_cpu_interface.cc:1738</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ad34922812e3c71399767ee75da1cfc87"><div class="ttname"><a href="classGicv3CPUInterface.html#ad34922812e3c71399767ee75da1cfc87">Gicv3CPUInterface::nDS</a></div><div class="ttdeci">Bitfield&lt; 17 &gt; nDS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00088">gic_v3_cpu_interface.hh:88</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">AlphaISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00064">registers.hh:64</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ac40bf9aff664c65b0d34b61dee76960c"><div class="ttname"><a href="classGicv3CPUInterface.html#ac40bf9aff664c65b0d34b61dee76960c">Gicv3CPUInterface::bpr1</a></div><div class="ttdeci">RegVal bpr1(Gicv3::GroupId group)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02535">gic_v3_cpu_interface.cc:2535</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a8aa7faa09704335b3dc6ec3ab80f3177"><div class="ttname"><a href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">Gicv3CPUInterface::EndBitUnion</a></div><div class="ttdeci">EndBitUnion(ICC_CTLR_EL1) BitUnion64(ICC_CTLR_EL3) Bitfield&lt; 63</div></div>
<div class="ttc" id="classGicv3CPUInterface_html_af9c5da5d4f2c497656589f1cd9b5260d"><div class="ttname"><a href="classGicv3CPUInterface.html#af9c5da5d4f2c497656589f1cd9b5260d">Gicv3CPUInterface::VCBPR</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; VCBPR</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00265">gic_v3_cpu_interface.hh:265</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a86f230466116547b931bdbcc3c179079"><div class="ttname"><a href="classGicv3CPUInterface.html#a86f230466116547b931bdbcc3c179079">Gicv3CPUInterface::IDbits</a></div><div class="ttdeci">Bitfield&lt; 13, 11 &gt; IDbits</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00075">gic_v3_cpu_interface.hh:75</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a3be7e3ed66bdc915cdcccdb6793845d7"><div class="ttname"><a href="classGicv3CPUInterface.html#a3be7e3ed66bdc915cdcccdb6793845d7">Gicv3CPUInterface::ICH_LR_EL2_STATE_PENDING</a></div><div class="ttdeci">static const uint64_t ICH_LR_EL2_STATE_PENDING</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00230">gic_v3_cpu_interface.hh:230</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a83340fc6e98df925b2e26c8444a3f317"><div class="ttname"><a href="classGicv3CPUInterface.html#a83340fc6e98df925b2e26c8444a3f317">Gicv3CPUInterface::VEOIM</a></div><div class="ttdeci">Bitfield&lt; 9 &gt; VEOIM</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00263">gic_v3_cpu_interface.hh:263</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a0080a2d1861995837cac4f9277476509"><div class="ttname"><a href="classGicv3CPUInterface.html#a0080a2d1861995837cac4f9277476509">Gicv3CPUInterface::CBPR_EL1NS</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; CBPR_EL1NS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00100">gic_v3_cpu_interface.hh:100</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ace9cad8cbc3f598bac811bf3f7b79ba1"><div class="ttname"><a href="classGicv3CPUInterface.html#ace9cad8cbc3f598bac811bf3f7b79ba1">Gicv3CPUInterface::res0_3</a></div><div class="ttdeci">res0_3</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00069">gic_v3_cpu_interface.hh:69</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a76183b89493e82f39651eb82699a096e"><div class="ttname"><a href="classGicv3CPUInterface.html#a76183b89493e82f39651eb82699a096e">Gicv3CPUInterface::VGrp1DIE</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; VGrp1DIE</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00207">gic_v3_cpu_interface.hh:207</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a64e619ebd52fa0c9f76553df95911573"><div class="ttname"><a href="classGicv3CPUInterface.html#a64e619ebd52fa0c9f76553df95911573">Gicv3CPUInterface::VGrp0EIE</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; VGrp0EIE</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00210">gic_v3_cpu_interface.hh:210</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a6dcd67f709998bbd968201c048fda8cd"><div class="ttname"><a href="classGicv3CPUInterface.html#a6dcd67f709998bbd968201c048fda8cd">Gicv3CPUInterface::setMiscReg</a></div><div class="ttdeci">void setMiscReg(int misc_reg, RegVal val) override</div><div class="ttdoc">Write to a system register belonging to this device. </div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l00734">gic_v3_cpu_interface.cc:734</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a1b9cff933f412295430a48cc1f09be31"><div class="ttname"><a href="classGicv3CPUInterface.html#a1b9cff933f412295430a48cc1f09be31">Gicv3CPUInterface::res1</a></div><div class="ttdeci">Bitfield&lt; 20 &gt; res1</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00279">gic_v3_cpu_interface.hh:279</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a7eeb458d613a761d271854c12c5d881e"><div class="ttname"><a href="classGicv3CPUInterface.html#a7eeb458d613a761d271854c12c5d881e">Gicv3CPUInterface::GICH_APR</a></div><div class="ttdeci">static const AddrRange GICH_APR</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00194">gic_v3_cpu_interface.hh:194</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a5012ed033a1d67e938cb4b5d7cb4d644"><div class="ttname"><a href="classGicv3CPUInterface.html#a5012ed033a1d67e938cb4b5d7cb4d644">Gicv3CPUInterface::PREbits</a></div><div class="ttdeci">Bitfield&lt; 28, 26 &gt; PREbits</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00275">gic_v3_cpu_interface.hh:275</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a57d86ad6e5448970e4eb33c956d271db"><div class="ttname"><a href="classGicv3CPUInterface.html#a57d86ad6e5448970e4eb33c956d271db">Gicv3CPUInterface::VGrp0DIE</a></div><div class="ttdeci">Bitfield&lt; 5 &gt; VGrp0DIE</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00209">gic_v3_cpu_interface.hh:209</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_adedc8749f794077db7bb19298ae4750c"><div class="ttname"><a href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">Gicv3CPUInterface::hppi</a></div><div class="ttdeci">hppi_t hppi</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00162">gic_v3_cpu_interface.hh:162</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a07ee2ae301dab0239e5716266776841d"><div class="ttname"><a href="classGicv3CPUInterface.html#a07ee2ae301dab0239e5716266776841d">Gicv3CPUInterface::res0_0</a></div><div class="ttdeci">Bitfield&lt; 5, 2 &gt; res0_0</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00079">gic_v3_cpu_interface.hh:79</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ae16a0833de460361664d0557d9056462"><div class="ttname"><a href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">Gicv3CPUInterface::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(int misc_reg) override</div><div class="ttdoc">Read a system register belonging to this device. </div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l00114">gic_v3_cpu_interface.cc:114</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aee90e6dd9426cab6a7b60bc611546f55"><div class="ttname"><a href="classGicv3CPUInterface.html#aee90e6dd9426cab6a7b60bc611546f55">Gicv3CPUInterface::EOImode_EL1S</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; EOImode_EL1S</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00098">gic_v3_cpu_interface.hh:98</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a5ae95fe0d0b919db0ecf6c4e017ee23c"><div class="ttname"><a href="classGicv3CPUInterface.html#a5ae95fe0d0b919db0ecf6c4e017ee23c">Gicv3CPUInterface::VFIQEn</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; VFIQEn</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00266">gic_v3_cpu_interface.hh:266</a></div></div>
<div class="ttc" id="classArmISA_1_1BaseISADevice_html"><div class="ttname"><a href="classArmISA_1_1BaseISADevice.html">ArmISA::BaseISADevice</a></div><div class="ttdoc">Base class for devices that use the MiscReg interfaces. </div><div class="ttdef"><b>Definition:</b> <a href="isa__device_8hh_source.html#l00060">isa_device.hh:60</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_abad88df32d0b8a3b7d53b243bed4330c"><div class="ttname"><a href="classGicv3CPUInterface.html#abad88df32d0b8a3b7d53b243bed4330c">Gicv3CPUInterface::U</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; U</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00253">gic_v3_cpu_interface.hh:253</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a752405ead69c5ac5ea12772b6480ead7a336343abf666639d7af122f673bbaa5e"><div class="ttname"><a href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a336343abf666639d7af122f673bbaa5e">Gicv3CPUInterface::GICC_AHPPIR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00176">gic_v3_cpu_interface.hh:176</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ab88b95f1b1a4cf678d941456f12c18a8"><div class="ttname"><a href="classGicv3CPUInterface.html#ab88b95f1b1a4cf678d941456f12c18a8">Gicv3CPUInterface::DFB</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; DFB</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00123">gic_v3_cpu_interface.hh:123</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ae115ee58c8bfc3298df894f1788a6958"><div class="ttname"><a href="classGicv3CPUInterface.html#ae115ee58c8bfc3298df894f1788a6958">Gicv3CPUInterface::deactivateIRQ</a></div><div class="ttdeci">void deactivateIRQ(uint32_t intid, Gicv3::GroupId group)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01879">gic_v3_cpu_interface.cc:1879</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a4edc20dbaa28e0280328dec3c33edd47"><div class="ttname"><a href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">Gicv3CPUInterface::currEL</a></div><div class="ttdeci">int currEL() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02337">gic_v3_cpu_interface.cc:2337</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aaca32629139980e7db84cb80a57e569f"><div class="ttname"><a href="classGicv3CPUInterface.html#aaca32629139980e7db84cb80a57e569f">Gicv3CPUInterface::VGrp0E</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; VGrp0E</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00250">gic_v3_cpu_interface.hh:250</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a3c4c6722ff3e15b3f717b8e5b0b2b870"><div class="ttname"><a href="classGicv3CPUInterface.html#a3c4c6722ff3e15b3f717b8e5b0b2b870">Gicv3CPUInterface::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02584">gic_v3_cpu_interface.cc:2584</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a2b8ba76837b91b68919dfe4d6e863bd7"><div class="ttname"><a href="classGicv3CPUInterface.html#a2b8ba76837b91b68919dfe4d6e863bd7">Gicv3CPUInterface::HW</a></div><div class="ttdeci">Bitfield&lt; 61 &gt; HW</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00219">gic_v3_cpu_interface.hh:219</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aaf4dbf98ba5a7d64b1a495121bc6e86d"><div class="ttname"><a href="classGicv3CPUInterface.html#aaf4dbf98ba5a7d64b1a495121bc6e86d">Gicv3CPUInterface::virtualGroupPriorityMask</a></div><div class="ttdeci">uint32_t virtualGroupPriorityMask(Gicv3::GroupId group) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01949">gic_v3_cpu_interface.cc:1949</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148a"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148a">ArmISA::InterruptTypes</a></div><div class="ttdeci">InterruptTypes</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00104">isa_traits.hh:104</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a45162246c1dc791848d8ce481abc3f19"><div class="ttname"><a href="classGicv3CPUInterface.html#a45162246c1dc791848d8ce481abc3f19">Gicv3CPUInterface::resetHppi</a></div><div class="ttdeci">void resetHppi(uint32_t intid)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l00073">gic_v3_cpu_interface.cc:73</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a89023cbb028c98e16836f959879de6b0"><div class="ttname"><a href="classGicv3CPUInterface.html#a89023cbb028c98e16836f959879de6b0">Gicv3CPUInterface::getHCREL2IMO</a></div><div class="ttdeci">bool getHCREL2IMO() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l00100">gic_v3_cpu_interface.cc:100</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a471451a3a6dc050697ec83ee1211a9b1"><div class="ttname"><a href="classGicv3CPUInterface.html#a471451a3a6dc050697ec83ee1211a9b1">Gicv3CPUInterface::EOImode</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; EOImode</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00080">gic_v3_cpu_interface.hh:80</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ab9f254caf6287f8ffcf31ec3e4f7bb30"><div class="ttname"><a href="classGicv3CPUInterface.html#ab9f254caf6287f8ffcf31ec3e4f7bb30">Gicv3CPUInterface::eoiMaintenanceInterruptStatus</a></div><div class="ttdeci">uint64_t eoiMaintenanceInterruptStatus() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02414">gic_v3_cpu_interface.cc:2414</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98d"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ArmISA::ExceptionLevel</a></div><div class="ttdeci">ExceptionLevel</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00585">types.hh:585</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ad9823eacbaf2e226543653b2d21aa5a9"><div class="ttname"><a href="classGicv3CPUInterface.html#ad9823eacbaf2e226543653b2d21aa5a9">Gicv3CPUInterface::VBPR0</a></div><div class="ttdeci">Bitfield&lt; 23, 21 &gt; VBPR0</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00260">gic_v3_cpu_interface.hh:260</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_afb091c8a3a1c3f79427f4a4476f9fd60"><div class="ttname"><a href="classGicv3CPUInterface.html#afb091c8a3a1c3f79427f4a4476f9fd60">Gicv3CPUInterface::highestActiveGroup</a></div><div class="ttdeci">int highestActiveGroup() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01999">gic_v3_cpu_interface.cc:1999</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a898fac92a58b216d1bb186ba5030212d"><div class="ttname"><a href="classGicv3CPUInterface.html#a898fac92a58b216d1bb186ba5030212d">Gicv3CPUInterface::groupPriorityMask</a></div><div class="ttdeci">uint32_t groupPriorityMask(Gicv3::GroupId group)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01918">gic_v3_cpu_interface.cc:1918</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ad76ef063ed7fe23de15ccb8f9c3104aba2de3786189faeb27a9f5bacdd1ac8ae1"><div class="ttname"><a href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba2de3786189faeb27a9f5bacdd1ac8ae1">Gicv3CPUInterface::GICH_ELRSR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00191">gic_v3_cpu_interface.hh:191</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html"><div class="ttname"><a href="classGicv3CPUInterface.html">Gicv3CPUInterface</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00052">gic_v3_cpu_interface.hh:52</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_afe424d9bd877e4cd83e08f164ec51f5f"><div class="ttname"><a href="classGicv3CPUInterface.html#afe424d9bd877e4cd83e08f164ec51f5f">Gicv3CPUInterface::VIRTUAL_NUM_LIST_REGS</a></div><div class="ttdeci">static const uint8_t VIRTUAL_NUM_LIST_REGS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00152">gic_v3_cpu_interface.hh:152</a></div></div>
<div class="ttc" id="classAddrRange_html"><div class="ttname"><a href="classAddrRange.html">AddrRange</a></div><div class="ttdoc">The AddrRange class encapsulates an address range, and supports a number of tests to check if two ran...</div><div class="ttdef"><b>Definition:</b> <a href="addr__range_8hh_source.html#l00072">addr_range.hh:72</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ab1fda1cddacd0738c07bc0f7d0df5f92"><div class="ttname"><a href="classGicv3CPUInterface.html#ab1fda1cddacd0738c07bc0f7d0df5f92">Gicv3CPUInterface::virtualHighestActivePriority</a></div><div class="ttdeci">uint8_t virtualHighestActivePriority() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02187">gic_v3_cpu_interface.cc:2187</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ac673e88d47894e91bb5d762be29622cd"><div class="ttname"><a href="classGicv3CPUInterface.html#ac673e88d47894e91bb5d762be29622cd">Gicv3CPUInterface::EOImode_EL1NS</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; EOImode_EL1NS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00097">gic_v3_cpu_interface.hh:97</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a752405ead69c5ac5ea12772b6480ead7ad7422188a7d21c391e6eecba5f61cf65"><div class="ttname"><a href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7ad7422188a7d21c391e6eecba5f61cf65">Gicv3CPUInterface::GICC_BPR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00168">gic_v3_cpu_interface.hh:168</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a536bb38d0b4534415c908e6796c9685b"><div class="ttname"><a href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">ArmISA::el</a></div><div class="ttdeci">Bitfield&lt; 3, 2 &gt; el</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00072">miscregs_types.hh:72</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a64d0da702394156069df904324d10283"><div class="ttname"><a href="classGicv3CPUInterface.html#a64d0da702394156069df904324d10283">Gicv3CPUInterface::CBPR</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; CBPR</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00081">gic_v3_cpu_interface.hh:81</a></div></div>
<div class="ttc" id="isa__device_8hh_html"><div class="ttname"><a href="isa__device_8hh.html">isa_device.hh</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a9f8afacb66613a460887a956be5b3c7f"><div class="ttname"><a href="classGicv3CPUInterface.html#a9f8afacb66613a460887a956be5b3c7f">Gicv3CPUInterface::VENG1</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; VENG1</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00268">gic_v3_cpu_interface.hh:268</a></div></div>
<div class="ttc" id="structGicv3CPUInterface_1_1hppi__t_html_a81785523f9731ad7c9a28b23ee467721"><div class="ttname"><a href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">Gicv3CPUInterface::hppi_t::group</a></div><div class="ttdeci">Gicv3::GroupId group</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00159">gic_v3_cpu_interface.hh:159</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a81ce85a382b8f2178111efccb272b4dd"><div class="ttname"><a href="classGicv3CPUInterface.html#a81ce85a382b8f2178111efccb272b4dd">Gicv3CPUInterface::getHCREL2FMO</a></div><div class="ttdeci">bool getHCREL2FMO() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l00086">gic_v3_cpu_interface.cc:86</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a4d753fca2127d738449bc50a79ac27d0"><div class="ttname"><a href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">Gicv3CPUInterface::inSecureState</a></div><div class="ttdeci">bool inSecureState() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02325">gic_v3_cpu_interface.cc:2325</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a4f3cc414e450ddd857f7a06eb1413169"><div class="ttname"><a href="classGicv3CPUInterface.html#a4f3cc414e450ddd857f7a06eb1413169">Gicv3CPUInterface::State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00218">gic_v3_cpu_interface.hh:218</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a230e305cb1749cd618b8407fb8ad5dfc"><div class="ttname"><a href="classGicv3CPUInterface.html#a230e305cb1749cd618b8407fb8ad5dfc">Gicv3CPUInterface::LRENP</a></div><div class="ttdeci">Bitfield&lt; 2 &gt; LRENP</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00252">gic_v3_cpu_interface.hh:252</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a4d0819f1c60dd3f6f5bbf4fb53620c03"><div class="ttname"><a href="classGicv3CPUInterface.html#a4d0819f1c60dd3f6f5bbf4fb53620c03">Gicv3CPUInterface::getHPPIR1</a></div><div class="ttdeci">uint32_t getHPPIR1() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01674">gic_v3_cpu_interface.cc:1674</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a593a3c8bda350838bcfa30fa860e42fa"><div class="ttname"><a href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">Gicv3CPUInterface::distributor</a></div><div class="ttdeci">Gicv3Distributor * distributor</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00063">gic_v3_cpu_interface.hh:63</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a7c95ef044c11b05069a7aa6b93875bbb"><div class="ttname"><a href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">Gicv3CPUInterface::BitUnion64</a></div><div class="ttdeci">BitUnion64(ICC_CTLR_EL1) Bitfield&lt; 63</div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ae3e5e143bb9608a384c20f330ac9fd44"><div class="ttname"><a href="classGicv3CPUInterface.html#ae3e5e143bb9608a384c20f330ac9fd44">Gicv3CPUInterface::isAA64</a></div><div class="ttdeci">bool isAA64() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02389">gic_v3_cpu_interface.cc:2389</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a227740a15e59452bcb2a7c60564d6133"><div class="ttname"><a href="classGicv3CPUInterface.html#a227740a15e59452bcb2a7c60564d6133">Gicv3CPUInterface::Group</a></div><div class="ttdeci">Bitfield&lt; 60 &gt; Group</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00220">gic_v3_cpu_interface.hh:220</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a752405ead69c5ac5ea12772b6480ead7ab68fdc7279020052861b4c5bd3790519"><div class="ttname"><a href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7ab68fdc7279020052861b4c5bd3790519">Gicv3CPUInterface::GICC_AEOIR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00175">gic_v3_cpu_interface.hh:175</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ac02b1eb729d1d4b90e2261d058473872"><div class="ttname"><a href="classGicv3CPUInterface.html#ac02b1eb729d1d4b90e2261d058473872">Gicv3CPUInterface::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02576">gic_v3_cpu_interface.cc:2576</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_af2d874f812d2ed9343252bf9c5d806b4"><div class="ttname"><a href="classGicv3CPUInterface.html#af2d874f812d2ed9343252bf9c5d806b4">Gicv3CPUInterface::GIC_MIN_VBPR</a></div><div class="ttdeci">static const uint8_t GIC_MIN_VBPR</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00154">gic_v3_cpu_interface.hh:154</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ac6a05bf6237b0d43c30d1b460ec6a72b"><div class="ttname"><a href="classGicv3CPUInterface.html#ac6a05bf6237b0d43c30d1b460ec6a72b">Gicv3CPUInterface::PMHE</a></div><div class="ttdeci">Bitfield&lt; 6 &gt; PMHE</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00078">gic_v3_cpu_interface.hh:78</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a041b33733b065f6335a8f6c3c53ea1c0"><div class="ttname"><a href="classGicv3CPUInterface.html#a041b33733b065f6335a8f6c3c53ea1c0">Gicv3CPUInterface::highestActivePriority</a></div><div class="ttdeci">uint8_t highestActivePriority() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02283">gic_v3_cpu_interface.cc:2283</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a8f75588bec3cef930dbc737c28f9fa9a"><div class="ttname"><a href="classGicv3CPUInterface.html#a8f75588bec3cef930dbc737c28f9fa9a">Gicv3CPUInterface::virtualIncrementEOICount</a></div><div class="ttdeci">void virtualIncrementEOICount()</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02208">gic_v3_cpu_interface.cc:2208</a></div></div>
<div class="ttc" id="classGicv3Redistributor_html_a9aff58f28c4457432ef5a7f380a893c3"><div class="ttname"><a href="classGicv3Redistributor.html#a9aff58f28c4457432ef5a7f380a893c3">Gicv3Redistributor::activateIRQ</a></div><div class="ttdeci">void activateIRQ(uint32_t int_id)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__redistributor_8cc_source.html#l00968">gic_v3_redistributor.cc:968</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a752405ead69c5ac5ea12772b6480ead7a26c44eb7f79c0064f3938caf53a88c1b"><div class="ttname"><a href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a26c44eb7f79c0064f3938caf53a88c1b">Gicv3CPUInterface::GICC_PMR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00167">gic_v3_cpu_interface.hh:167</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a9e8d1d4a5291f27f8225e0142d07b231"><div class="ttname"><a href="classGicv3CPUInterface.html#a9e8d1d4a5291f27f8225e0142d07b231">Gicv3CPUInterface::VIRTUAL_PREEMPTION_BITS</a></div><div class="ttdeci">static const uint8_t VIRTUAL_PREEMPTION_BITS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00151">gic_v3_cpu_interface.hh:151</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a752405ead69c5ac5ea12772b6480ead7aa5e67b53b231cfe7a70668b2ca155dc0"><div class="ttname"><a href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7aa5e67b53b231cfe7a70668b2ca155dc0">Gicv3CPUInterface::GICC_IAR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00169">gic_v3_cpu_interface.hh:169</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ae4ffdddd29ddada64060b6e82732286e"><div class="ttname"><a href="classGicv3CPUInterface.html#ae4ffdddd29ddada64060b6e82732286e">Gicv3CPUInterface::pINTID</a></div><div class="ttdeci">Bitfield&lt; 44, 32 &gt; pINTID</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00224">gic_v3_cpu_interface.hh:224</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a050a187362f52500086c44b3207e2b66"><div class="ttname"><a href="classGicv3CPUInterface.html#a050a187362f52500086c44b3207e2b66">Gicv3CPUInterface::VIRTUAL_PRIORITY_BITS</a></div><div class="ttdeci">static const uint8_t VIRTUAL_PRIORITY_BITS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00150">gic_v3_cpu_interface.hh:150</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aa32f93f61fe7e114f15844a5011ba6fa"><div class="ttname"><a href="classGicv3CPUInterface.html#aa32f93f61fe7e114f15844a5011ba6fa">Gicv3CPUInterface::TSEI</a></div><div class="ttdeci">Bitfield&lt; 13 &gt; TSEI</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00202">gic_v3_cpu_interface.hh:202</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a94899c25a7e49902a4fd55f33940392d"><div class="ttname"><a href="classGicv3CPUInterface.html#a94899c25a7e49902a4fd55f33940392d">Gicv3CPUInterface::update</a></div><div class="ttdeci">void update()</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02027">gic_v3_cpu_interface.cc:2027</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a655981c3657e4589a5fefe1a949f7986"><div class="ttname"><a href="classGicv3CPUInterface.html#a655981c3657e4589a5fefe1a949f7986">Gicv3CPUInterface::TALL1</a></div><div class="ttdeci">Bitfield&lt; 12 &gt; TALL1</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00203">gic_v3_cpu_interface.hh:203</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aee7526b5983f11b90dea61ba9021944e"><div class="ttname"><a href="classGicv3CPUInterface.html#aee7526b5983f11b90dea61ba9021944e">Gicv3CPUInterface::TDS</a></div><div class="ttdeci">Bitfield&lt; 19 &gt; TDS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00280">gic_v3_cpu_interface.hh:280</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a038ca52bd8e4955387e98f51f41ddcc7"><div class="ttname"><a href="classGicv3CPUInterface.html#a038ca52bd8e4955387e98f51f41ddcc7">Gicv3CPUInterface::VGrp0D</a></div><div class="ttdeci">Bitfield&lt; 5 &gt; VGrp0D</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00249">gic_v3_cpu_interface.hh:249</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a0fd16050dbe8559694de8343f9fcfdf7"><div class="ttname"><a href="classGicv3CPUInterface.html#a0fd16050dbe8559694de8343f9fcfdf7">Gicv3CPUInterface::VENG0</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; VENG0</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00269">gic_v3_cpu_interface.hh:269</a></div></div>
<div class="ttc" id="classGicv3_html_a11d4b53b47b2dc92b1f7d4d708902f1d"><div class="ttname"><a href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a></div><div class="ttdeci">GroupId</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00091">gic_v3.hh:91</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aafe203e12c54a3a9133a6f1ca448c1b1"><div class="ttname"><a href="classGicv3CPUInterface.html#aafe203e12c54a3a9133a6f1ca448c1b1">Gicv3CPUInterface::BitUnion32</a></div><div class="ttdeci">BitUnion32(ICH_LRC) Bitfield&lt; 31</div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a752405ead69c5ac5ea12772b6480ead7ad057b11b065c792a3b1b64e7090e0062"><div class="ttname"><a href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7ad057b11b065c792a3b1b64e7090e0062">Gicv3CPUInterface::GICC_CTLR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00166">gic_v3_cpu_interface.hh:166</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a774bc5720b25f778133739a930afa48d"><div class="ttname"><a href="classGicv3CPUInterface.html#a774bc5720b25f778133739a930afa48d">Gicv3CPUInterface::EOImode_EL3</a></div><div class="ttdeci">Bitfield&lt; 2 &gt; EOImode_EL3</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00099">gic_v3_cpu_interface.hh:99</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a4866a0571501d67f9077b0e4678ddbb8"><div class="ttname"><a href="classGicv3CPUInterface.html#a4866a0571501d67f9077b0e4678ddbb8">Gicv3CPUInterface::PRIbits</a></div><div class="ttdeci">Bitfield&lt; 10, 8 &gt; PRIbits</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00076">gic_v3_cpu_interface.hh:76</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a7f722622c3db4a409ce9b22cc1ed7b48"><div class="ttname"><a href="classGicv3CPUInterface.html#a7f722622c3db4a409ce9b22cc1ed7b48">Gicv3CPUInterface::VAckCtl</a></div><div class="ttdeci">Bitfield&lt; 2 &gt; VAckCtl</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00267">gic_v3_cpu_interface.hh:267</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a752405ead69c5ac5ea12772b6480ead7a94fab34bcaa1f24c3357ec9eb8d51327"><div class="ttname"><a href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a94fab34bcaa1f24c3357ec9eb8d51327">Gicv3CPUInterface::GICC_RPR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00171">gic_v3_cpu_interface.hh:171</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a2a8a13f0c2bf8b890d9e00a7ca383f94"><div class="ttname"><a href="classGicv3CPUInterface.html#a2a8a13f0c2bf8b890d9e00a7ca383f94">Gicv3CPUInterface::UIE</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; UIE</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00213">gic_v3_cpu_interface.hh:213</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a2f690a80bdfe25e7e118c898346cf658"><div class="ttname"><a href="classGicv3CPUInterface.html#a2f690a80bdfe25e7e118c898346cf658">Gicv3CPUInterface::TDIR</a></div><div class="ttdeci">Bitfield&lt; 14 &gt; TDIR</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00201">gic_v3_cpu_interface.hh:201</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a0b41774bc2847bd4db95a2388ddaca6f"><div class="ttname"><a href="classGicv3CPUInterface.html#a0b41774bc2847bd4db95a2388ddaca6f">Gicv3CPUInterface::SEIS</a></div><div class="ttdeci">Bitfield&lt; 14 &gt; SEIS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00074">gic_v3_cpu_interface.hh:74</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a3ce426e29bbbd5c93b0913ab2917c630"><div class="ttname"><a href="classGicv3CPUInterface.html#a3ce426e29bbbd5c93b0913ab2917c630">Gicv3CPUInterface::VBPR1</a></div><div class="ttdeci">Bitfield&lt; 20, 18 &gt; VBPR1</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00261">gic_v3_cpu_interface.hh:261</a></div></div>
<div class="ttc" id="classSerializable_html"><div class="ttname"><a href="classSerializable.html">Serializable</a></div><div class="ttdoc">Basic support for object serialization. </div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00153">serialize.hh:153</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ab4e09e9d211eeb2fdd0fa29d7b29cfad"><div class="ttname"><a href="classGicv3CPUInterface.html#ab4e09e9d211eeb2fdd0fa29d7b29cfad">Gicv3CPUInterface::GIC_MIN_BPR</a></div><div class="ttdeci">static const uint8_t GIC_MIN_BPR</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00146">gic_v3_cpu_interface.hh:146</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a752405ead69c5ac5ea12772b6480ead7a903a07b19902912ad5407d44b76f1b1f"><div class="ttname"><a href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a903a07b19902912ad5407d44b76f1b1f">Gicv3CPUInterface::GICC_HPPI</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00172">gic_v3_cpu_interface.hh:172</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a992756e1b401937a91d57d6e42e82208"><div class="ttname"><a href="classGicv3CPUInterface.html#a992756e1b401937a91d57d6e42e82208">Gicv3CPUInterface::NPIE</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; NPIE</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00211">gic_v3_cpu_interface.hh:211</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aba8ca3f3b3dc9a6cd3704617e552bbb2"><div class="ttname"><a href="classGicv3CPUInterface.html#aba8ca3f3b3dc9a6cd3704617e552bbb2">Gicv3CPUInterface::getHPPVILR</a></div><div class="ttdeci">int getHPPVILR() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02107">gic_v3_cpu_interface.cc:2107</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a2e076c5a14664bcc4f42bbf6d8f0ea13"><div class="ttname"><a href="classGicv3CPUInterface.html#a2e076c5a14664bcc4f42bbf6d8f0ea13">Gicv3CPUInterface::readBankedMiscReg</a></div><div class="ttdeci">RegVal readBankedMiscReg(MiscRegIndex misc_reg) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01617">gic_v3_cpu_interface.cc:1617</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a4515e01fa9695877f1b0aae05a37bb85"><div class="ttname"><a href="classGicv3CPUInterface.html#a4515e01fa9695877f1b0aae05a37bb85">Gicv3CPUInterface::VGrp1E</a></div><div class="ttdeci">Bitfield&lt; 6 &gt; VGrp1E</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00248">gic_v3_cpu_interface.hh:248</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a07cd35a4267f8d6d7ac9880e55e7d4e6"><div class="ttname"><a href="classGicv3CPUInterface.html#a07cd35a4267f8d6d7ac9880e55e7d4e6">Gicv3CPUInterface::TC</a></div><div class="ttdeci">Bitfield&lt; 10 &gt; TC</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00205">gic_v3_cpu_interface.hh:205</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ad76ef063ed7fe23de15ccb8f9c3104aba1d949b9b835bc52b86f28d645c7664e6"><div class="ttname"><a href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba1d949b9b835bc52b86f28d645c7664e6">Gicv3CPUInterface::GICH_EISR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00190">gic_v3_cpu_interface.hh:190</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a366644c05d1c7c0075def758e547fded"><div class="ttname"><a href="classGicv3CPUInterface.html#a366644c05d1c7c0075def758e547fded">Gicv3CPUInterface::GICC_NSAPR</a></div><div class="ttdeci">static const AddrRange GICC_NSAPR</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00182">gic_v3_cpu_interface.hh:182</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_afd16201e1770c3878ba106923bb67b40"><div class="ttname"><a href="classGicv3CPUInterface.html#afd16201e1770c3878ba106923bb67b40">Gicv3CPUInterface::groupEnabled</a></div><div class="ttdeci">bool groupEnabled(Gicv3::GroupId group) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02298">gic_v3_cpu_interface.cc:2298</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a25cf0024cc3088adcfa5e5b3f7157a32"><div class="ttname"><a href="classGicv3CPUInterface.html#a25cf0024cc3088adcfa5e5b3f7157a32">Gicv3CPUInterface::virtualFindActive</a></div><div class="ttdeci">int virtualFindActive(uint32_t intid) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01631">gic_v3_cpu_interface.cc:1631</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a0383b0487916716d288ea5f40089348f"><div class="ttname"><a href="classGicv3CPUInterface.html#a0383b0487916716d288ea5f40089348f">Gicv3CPUInterface::SRE</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; SRE</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00124">gic_v3_cpu_interface.hh:124</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a91c1e4bc6df98a37344f40b0d6099393"><div class="ttname"><a href="classGicv3CPUInterface.html#a91c1e4bc6df98a37344f40b0d6099393">Gicv3CPUInterface::En</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; En</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00214">gic_v3_cpu_interface.hh:214</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a51365b79652f2a7ce93e6cd7536c51be"><div class="ttname"><a href="classGicv3CPUInterface.html#a51365b79652f2a7ce93e6cd7536c51be">Gicv3CPUInterface::res0_1</a></div><div class="ttdeci">Bitfield&lt; 26, 15 &gt; res0_1</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00200">gic_v3_cpu_interface.hh:200</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a4510a28a3016d4fc419c0fa684b488c2"><div class="ttname"><a href="classGicv3CPUInterface.html#a4510a28a3016d4fc419c0fa684b488c2">Gicv3CPUInterface::res0_0</a></div><div class="ttdeci">Bitfield&lt; 9, 8 &gt; res0_0</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00206">gic_v3_cpu_interface.hh:206</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_af53b7cda3f8c84a19c3c1000331faf8f"><div class="ttname"><a href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">Gicv3CPUInterface::gic</a></div><div class="ttdeci">Gicv3 * gic</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00061">gic_v3_cpu_interface.hh:61</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a45e1aeae0c3f2f652f8671858dc3e4d7"><div class="ttname"><a href="classGicv3CPUInterface.html#a45e1aeae0c3f2f652f8671858dc3e4d7">Gicv3CPUInterface::virtualIsEOISplitMode</a></div><div class="ttdeci">bool virtualIsEOISplitMode() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01992">gic_v3_cpu_interface.cc:1992</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_afc5abd24fa3c9475f5d6affb42803158"><div class="ttname"><a href="classGicv3CPUInterface.html#afc5abd24fa3c9475f5d6affb42803158">Gicv3CPUInterface::GICC_APR</a></div><div class="ttdeci">static const AddrRange GICC_APR</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00181">gic_v3_cpu_interface.hh:181</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ab59629814231c77637a3c04a74c2100d"><div class="ttname"><a href="classGicv3CPUInterface.html#ab59629814231c77637a3c04a74c2100d">Gicv3CPUInterface::intSignalType</a></div><div class="ttdeci">ArmISA::InterruptTypes intSignalType(Gicv3::GroupId group) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02220">gic_v3_cpu_interface.cc:2220</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a752405ead69c5ac5ea12772b6480ead7a9b0bdbca46a36e819cfa3d907e7cc968"><div class="ttname"><a href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a9b0bdbca46a36e819cfa3d907e7cc968">Gicv3CPUInterface::GICC_ABPR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00173">gic_v3_cpu_interface.hh:173</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a752405ead69c5ac5ea12772b6480ead7aa7052a86bf1f0c453a46888fc5e334e9"><div class="ttname"><a href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7aa7052a86bf1f0c453a46888fc5e334e9">Gicv3CPUInterface::GICC_STATUSR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00177">gic_v3_cpu_interface.hh:177</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aeae42d71f89d0904739eb91e0fc64c43"><div class="ttname"><a href="classGicv3CPUInterface.html#aeae42d71f89d0904739eb91e0fc64c43">Gicv3CPUInterface::VPMR</a></div><div class="ttdeci">Bitfield&lt; 31, 24 &gt; VPMR</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00259">gic_v3_cpu_interface.hh:259</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aefe793f4ff799ae3f0112882d048b4b8"><div class="ttname"><a href="classGicv3CPUInterface.html#aefe793f4ff799ae3f0112882d048b4b8">Gicv3CPUInterface::dropPriority</a></div><div class="ttdeci">void dropPriority(Gicv3::GroupId group)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01709">gic_v3_cpu_interface.cc:1709</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a7b022fedba1e7416860e601b26a852e7"><div class="ttname"><a href="classGicv3CPUInterface.html#a7b022fedba1e7416860e601b26a852e7">Gicv3CPUInterface::hppviCanPreempt</a></div><div class="ttdeci">bool hppviCanPreempt(int lrIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02151">gic_v3_cpu_interface.cc:2151</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a7741831db784644d94b3797bbbfc884c"><div class="ttname"><a href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">Gicv3CPUInterface::haveEL</a></div><div class="ttdeci">bool haveEL(ArmISA::ExceptionLevel el) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02362">gic_v3_cpu_interface.cc:2362</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ac11b03dbc489fd63512323b0458ecdfd"><div class="ttname"><a href="classGicv3CPUInterface.html#ac11b03dbc489fd63512323b0458ecdfd">Gicv3CPUInterface::ListRegs</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; ListRegs</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00282">gic_v3_cpu_interface.hh:282</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ab8e1cac281cd121039f1d5d7f72a14bb"><div class="ttname"><a href="classGicv3CPUInterface.html#ab8e1cac281cd121039f1d5d7f72a14bb">Gicv3CPUInterface::maintenanceInterruptStatus</a></div><div class="ttdeci">ICH_MISR_EL2 maintenanceInterruptStatus() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02447">gic_v3_cpu_interface.cc:2447</a></div></div>
<div class="ttc" id="gic__v3_8hh_html"><div class="ttname"><a href="gic__v3_8hh.html">gic_v3.hh</a></div></div>
<div class="ttc" id="structGicv3CPUInterface_1_1hppi__t_html_a7e37b9e6621c022eb4de17c05d5d2c29"><div class="ttname"><a href="structGicv3CPUInterface_1_1hppi__t.html#a7e37b9e6621c022eb4de17c05d5d2c29">Gicv3CPUInterface::hppi_t::intid</a></div><div class="ttdeci">uint32_t intid</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00157">gic_v3_cpu_interface.hh:157</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a18462dc257130bc048745cdc2af8ed5f"><div class="ttname"><a href="classGicv3CPUInterface.html#a18462dc257130bc048745cdc2af8ed5f">Gicv3CPUInterface::maintenanceInterrupt</a></div><div class="ttdeci">ArmInterruptPin * maintenanceInterrupt</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00066">gic_v3_cpu_interface.hh:66</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a35e150de070446181b9af5defbc1c44e"><div class="ttname"><a href="classGicv3CPUInterface.html#a35e150de070446181b9af5defbc1c44e">Gicv3CPUInterface::hppiCanPreempt</a></div><div class="ttdeci">bool hppiCanPreempt()</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02250">gic_v3_cpu_interface.cc:2250</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a752405ead69c5ac5ea12772b6480ead7a3b7693bdab8d6db584b3270ecdc758bf"><div class="ttname"><a href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a3b7693bdab8d6db584b3270ecdc758bf">Gicv3CPUInterface::GICC_EOIR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00170">gic_v3_cpu_interface.hh:170</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a3af4324438ec9965f184089ef7d3666c"><div class="ttname"><a href="classGicv3CPUInterface.html#a3af4324438ec9965f184089ef7d3666c">Gicv3CPUInterface::generateSGI</a></div><div class="ttdeci">EndBitUnion(ICV_CTLR_EL1) protected void generateSGI(RegVal val, Gicv3::GroupId group)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01768">gic_v3_cpu_interface.cc:1768</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a6b3ef85d351c7dae6be0bf49e4c05c6a"><div class="ttname"><a href="classGicv3CPUInterface.html#a6b3ef85d351c7dae6be0bf49e4c05c6a">Gicv3CPUInterface::VGrp1EIE</a></div><div class="ttdeci">Bitfield&lt; 6 &gt; VGrp1EIE</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00208">gic_v3_cpu_interface.hh:208</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a2d360e84efaa354b195ecee0c821383e"><div class="ttname"><a href="classGicv3CPUInterface.html#a2d360e84efaa354b195ecee0c821383e">Gicv3CPUInterface::A3V</a></div><div class="ttdeci">Bitfield&lt; 15 &gt; A3V</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00073">gic_v3_cpu_interface.hh:73</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aae4cf60e60d569ddbd4b255bbd9d58af"><div class="ttname"><a href="classGicv3CPUInterface.html#aae4cf60e60d569ddbd4b255bbd9d58af">Gicv3CPUInterface::DIB</a></div><div class="ttdeci">Bitfield&lt; 2 &gt; DIB</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00122">gic_v3_cpu_interface.hh:122</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ad82ed314fed256dafc99a308452a2b4e"><div class="ttname"><a href="classGicv3CPUInterface.html#ad82ed314fed256dafc99a308452a2b4e">Gicv3CPUInterface::res0_2</a></div><div class="ttdeci">Bitfield&lt; 17, 16 &gt; res0_2</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00072">gic_v3_cpu_interface.hh:72</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a6c13895415ee2c0bacde61e6ec35f340"><div class="ttname"><a href="classGicv3CPUInterface.html#a6c13895415ee2c0bacde61e6ec35f340">Gicv3CPUInterface::setBankedMiscReg</a></div><div class="ttdeci">void setBankedMiscReg(MiscRegIndex misc_reg, RegVal val) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01624">gic_v3_cpu_interface.cc:1624</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_adc2f94da7806d872114c1916ebc0dfe7"><div class="ttname"><a href="classGicv3CPUInterface.html#adc2f94da7806d872114c1916ebc0dfe7">Gicv3CPUInterface::vINTID</a></div><div class="ttdeci">Bitfield&lt; 31, 0 &gt; vINTID</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00226">gic_v3_cpu_interface.hh:226</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a8c2913e2b6bbbd82e40ad3efa67f0b19"><div class="ttname"><a href="classGicv3CPUInterface.html#a8c2913e2b6bbbd82e40ad3efa67f0b19">Gicv3CPUInterface::VGrp1D</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; VGrp1D</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00247">gic_v3_cpu_interface.hh:247</a></div></div>
<div class="ttc" id="classGicv3Redistributor_html"><div class="ttname"><a href="classGicv3Redistributor.html">Gicv3Redistributor</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__redistributor_8hh_source.html#l00054">gic_v3_redistributor.hh:54</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a6037cc33f3527b8eb8dcf01f47c514ba"><div class="ttname"><a href="classGicv3CPUInterface.html#a6037cc33f3527b8eb8dcf01f47c514ba">Gicv3CPUInterface::LRENPIE</a></div><div class="ttdeci">Bitfield&lt; 2 &gt; LRENPIE</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00212">gic_v3_cpu_interface.hh:212</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_abfc774002b7b3e1e8ef3f27dbc9e0ab2"><div class="ttname"><a href="classGicv3CPUInterface.html#abfc774002b7b3e1e8ef3f27dbc9e0ab2">Gicv3CPUInterface::getHPPIR0</a></div><div class="ttdeci">uint32_t getHPPIR0() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01648">gic_v3_cpu_interface.cc:1648</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a375912926d462e3172447371e5ce90a3"><div class="ttname"><a href="classGicv3CPUInterface.html#a375912926d462e3172447371e5ce90a3">Gicv3CPUInterface::Priority</a></div><div class="ttdeci">Bitfield&lt; 55, 48 &gt; Priority</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00222">gic_v3_cpu_interface.hh:222</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a650bf35bec296bc6022d30ed5756bf2c"><div class="ttname"><a href="classGicv3CPUInterface.html#a650bf35bec296bc6022d30ed5756bf2c">Gicv3CPUInterface::Enable</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; Enable</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00106">gic_v3_cpu_interface.hh:106</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a6b2eae483567fd3f5212af93d24ac114"><div class="ttname"><a href="classGicv3CPUInterface.html#a6b2eae483567fd3f5212af93d24ac114">Gicv3CPUInterface::RM</a></div><div class="ttdeci">Bitfield&lt; 5 &gt; RM</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00096">gic_v3_cpu_interface.hh:96</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a596eb2084956e53d405e211beafd400f"><div class="ttname"><a href="classGicv3CPUInterface.html#a596eb2084956e53d405e211beafd400f">Gicv3CPUInterface::ICH_LR_EL2_STATE_ACTIVE_PENDING</a></div><div class="ttdeci">static const uint64_t ICH_LR_EL2_STATE_ACTIVE_PENDING</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00232">gic_v3_cpu_interface.hh:232</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a2067007d14e40a678b16573c8621a118"><div class="ttname"><a href="classGicv3CPUInterface.html#a2067007d14e40a678b16573c8621a118">Gicv3CPUInterface::CBPR_EL1S</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; CBPR_EL1S</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00101">gic_v3_cpu_interface.hh:101</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ad5de4cc8668a4854742f913dffe5f9b0"><div class="ttname"><a href="classGicv3CPUInterface.html#ad5de4cc8668a4854742f913dffe5f9b0">Gicv3CPUInterface::EnableGrp1NS</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; EnableGrp1NS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00117">gic_v3_cpu_interface.hh:117</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_af3c846af1378b539916cf419d97f0ef4"><div class="ttname"><a href="classGicv3CPUInterface.html#af3c846af1378b539916cf419d97f0ef4">Gicv3CPUInterface::NP</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; NP</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00251">gic_v3_cpu_interface.hh:251</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ad76ef063ed7fe23de15ccb8f9c3104aba06e3422fd12b3126c00818ad94a6d65f"><div class="ttname"><a href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba06e3422fd12b3126c00818ad94a6d65f">Gicv3CPUInterface::GICH_MISR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00189">gic_v3_cpu_interface.hh:189</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a4a5681694bd4bcfea220da46164475a6"><div class="ttname"><a href="classGicv3CPUInterface.html#a4a5681694bd4bcfea220da46164475a6">Gicv3CPUInterface::RSS</a></div><div class="ttdeci">Bitfield&lt; 18 &gt; RSS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00071">gic_v3_cpu_interface.hh:71</a></div></div>
<div class="ttc" id="classArmInterruptPin_html"><div class="ttname"><a href="classArmInterruptPin.html">ArmInterruptPin</a></div><div class="ttdoc">Generic representation of an Arm interrupt pin. </div><div class="ttdef"><b>Definition:</b> <a href="base__gic_8hh_source.html#l00178">base_gic.hh:178</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a67500b373de6faa9cfb7bfad069e0cb0"><div class="ttname"><a href="classGicv3CPUInterface.html#a67500b373de6faa9cfb7bfad069e0cb0">Gicv3CPUInterface::EnableGrp1S</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; EnableGrp1S</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00116">gic_v3_cpu_interface.hh:116</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a4f09a47ba985f81450ec9522b0fd892c"><div class="ttname"><a href="classGicv3CPUInterface.html#a4f09a47ba985f81450ec9522b0fd892c">Gicv3CPUInterface::res0</a></div><div class="ttdeci">res0</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00105">gic_v3_cpu_interface.hh:105</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ad76ef063ed7fe23de15ccb8f9c3104aba00243b3aaf23d950c6032066ea852b43"><div class="ttname"><a href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba00243b3aaf23d950c6032066ea852b43">Gicv3CPUInterface::GICH_VTR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00187">gic_v3_cpu_interface.hh:187</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a1dd02376798111c4f761a3606af35396"><div class="ttname"><a href="classGicv3CPUInterface.html#a1dd02376798111c4f761a3606af35396">Gicv3CPUInterface::virtualDeactivateIRQ</a></div><div class="ttdeci">void virtualDeactivateIRQ(int lrIdx)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01893">gic_v3_cpu_interface.cc:1893</a></div></div>
<div class="ttc" id="structGicv3CPUInterface_1_1hppi__t_html_a116c91aa471a7b78f3ddf9bb5ebd4b73"><div class="ttname"><a href="structGicv3CPUInterface_1_1hppi__t.html#a116c91aa471a7b78f3ddf9bb5ebd4b73">Gicv3CPUInterface::hppi_t::prio</a></div><div class="ttdeci">uint8_t prio</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00158">gic_v3_cpu_interface.hh:158</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a793b0d41533b7df2994dc73de1011868"><div class="ttname"><a href="classGicv3CPUInterface.html#a793b0d41533b7df2994dc73de1011868">Gicv3CPUInterface::redistributor</a></div><div class="ttdeci">Gicv3Redistributor * redistributor</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00062">gic_v3_cpu_interface.hh:62</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a033b321446479ad019e6fc7f84f06020"><div class="ttname"><a href="classGicv3CPUInterface.html#a033b321446479ad019e6fc7f84f06020">Gicv3CPUInterface::GICH_LR</a></div><div class="ttdeci">static const AddrRange GICH_LR</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00195">gic_v3_cpu_interface.hh:195</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ad2584830885698c33591c9bcf7fc3ad9"><div class="ttname"><a href="classGicv3CPUInterface.html#ad2584830885698c33591c9bcf7fc3ad9">Gicv3CPUInterface::res0_1</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; res0_1</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00077">gic_v3_cpu_interface.hh:77</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a2e9f04d97d7201132a73a92b29b12978"><div class="ttname"><a href="classGicv3CPUInterface.html#a2e9f04d97d7201132a73a92b29b12978">Gicv3CPUInterface::virtualUpdate</a></div><div class="ttdeci">void virtualUpdate()</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02061">gic_v3_cpu_interface.cc:2061</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a06956821c6598c984fe6b37ea9f1e475"><div class="ttname"><a href="classGicv3CPUInterface.html#a06956821c6598c984fe6b37ea9f1e475">Gicv3CPUInterface::isEL3OrMon</a></div><div class="ttdeci">bool isEL3OrMon() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02396">gic_v3_cpu_interface.cc:2396</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aefdd1bb4c308967411b7621fb8d9acf2"><div class="ttname"><a href="classGicv3CPUInterface.html#aefdd1bb4c308967411b7621fb8d9acf2">Gicv3CPUInterface::isEOISplitMode</a></div><div class="ttdeci">bool isEOISplitMode() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01975">gic_v3_cpu_interface.cc:1975</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a1d21a4602d09665e1c7bb1051e854d03"><div class="ttname"><a href="classGicv3CPUInterface.html#a1d21a4602d09665e1c7bb1051e854d03">Gicv3CPUInterface::cpuId</a></div><div class="ttdeci">uint32_t cpuId</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00064">gic_v3_cpu_interface.hh:64</a></div></div>
<div class="ttc" id="classGicv3Distributor_html"><div class="ttname"><a href="classGicv3Distributor.html">Gicv3Distributor</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__distributor_8hh_source.html#l00050">gic_v3_distributor.hh:50</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a752405ead69c5ac5ea12772b6480ead7a861d7d4b8d5a4f2ea00d4ef0e110cb29"><div class="ttname"><a href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a861d7d4b8d5a4f2ea00d4ef0e110cb29">Gicv3CPUInterface::GICC_AIAR</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00174">gic_v3_cpu_interface.hh:174</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:08 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
