// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv2d_b3.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv2d_b3::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv2d_b3::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<15> Conv2d_b3::ap_ST_fsm_state1 = "1";
const sc_lv<15> Conv2d_b3::ap_ST_fsm_state2 = "10";
const sc_lv<15> Conv2d_b3::ap_ST_fsm_pp0_stage0 = "100";
const sc_lv<15> Conv2d_b3::ap_ST_fsm_pp0_stage1 = "1000";
const sc_lv<15> Conv2d_b3::ap_ST_fsm_pp0_stage2 = "10000";
const sc_lv<15> Conv2d_b3::ap_ST_fsm_pp0_stage3 = "100000";
const sc_lv<15> Conv2d_b3::ap_ST_fsm_pp0_stage4 = "1000000";
const sc_lv<15> Conv2d_b3::ap_ST_fsm_pp0_stage5 = "10000000";
const sc_lv<15> Conv2d_b3::ap_ST_fsm_pp0_stage6 = "100000000";
const sc_lv<15> Conv2d_b3::ap_ST_fsm_pp0_stage7 = "1000000000";
const sc_lv<15> Conv2d_b3::ap_ST_fsm_pp0_stage8 = "10000000000";
const sc_lv<15> Conv2d_b3::ap_ST_fsm_pp0_stage9 = "100000000000";
const sc_lv<15> Conv2d_b3::ap_ST_fsm_pp0_stage10 = "1000000000000";
const sc_lv<15> Conv2d_b3::ap_ST_fsm_pp0_stage11 = "10000000000000";
const sc_lv<15> Conv2d_b3::ap_ST_fsm_state20 = "100000000000000";
const bool Conv2d_b3::ap_const_boolean_1 = true;
const sc_lv<32> Conv2d_b3::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> Conv2d_b3::ap_const_lv32_A = "1010";
const bool Conv2d_b3::ap_const_boolean_0 = false;
const sc_lv<1> Conv2d_b3::ap_const_lv1_0 = "0";
const sc_lv<32> Conv2d_b3::ap_const_lv32_2 = "10";
const sc_lv<32> Conv2d_b3::ap_const_lv32_1 = "1";
const sc_lv<32> Conv2d_b3::ap_const_lv32_3 = "11";
const sc_lv<32> Conv2d_b3::ap_const_lv32_4 = "100";
const sc_lv<32> Conv2d_b3::ap_const_lv32_6 = "110";
const sc_lv<32> Conv2d_b3::ap_const_lv32_7 = "111";
const sc_lv<32> Conv2d_b3::ap_const_lv32_8 = "1000";
const sc_lv<32> Conv2d_b3::ap_const_lv32_D = "1101";
const sc_lv<32> Conv2d_b3::ap_const_lv32_E = "1110";
const sc_lv<1> Conv2d_b3::ap_const_lv1_1 = "1";
const sc_lv<4> Conv2d_b3::ap_const_lv4_0 = "0000";
const sc_lv<3> Conv2d_b3::ap_const_lv3_3 = "11";
const sc_lv<2> Conv2d_b3::ap_const_lv2_0 = "00";
const sc_lv<32> Conv2d_b3::ap_const_lv32_B = "1011";
const sc_lv<32> Conv2d_b3::ap_const_lv32_5 = "101";
const sc_lv<4> Conv2d_b3::ap_const_lv4_9 = "1001";
const sc_lv<4> Conv2d_b3::ap_const_lv4_1 = "1";
const sc_lv<2> Conv2d_b3::ap_const_lv2_1 = "1";
const sc_lv<3> Conv2d_b3::ap_const_lv3_1 = "1";
const sc_lv<3> Conv2d_b3::ap_const_lv3_6 = "110";
const sc_lv<5> Conv2d_b3::ap_const_lv5_0 = "00000";
const sc_lv<10> Conv2d_b3::ap_const_lv10_1A = "11010";
const sc_lv<9> Conv2d_b3::ap_const_lv9_2 = "10";
const sc_lv<8> Conv2d_b3::ap_const_lv8_2 = "10";
const sc_lv<3> Conv2d_b3::ap_const_lv3_4 = "100";

Conv2d_b3::Conv2d_b3(sc_module_name name) : sc_module(name), mVcdFile(0) {
    forw_back_fadd_32bkb_U67 = new forw_back_fadd_32bkb<1,4,32,32,32>("forw_back_fadd_32bkb_U67");
    forw_back_fadd_32bkb_U67->clk(ap_clk);
    forw_back_fadd_32bkb_U67->reset(ap_rst);
    forw_back_fadd_32bkb_U67->din0(grp_fu_238_p0);
    forw_back_fadd_32bkb_U67->din1(grp_fu_238_p1);
    forw_back_fadd_32bkb_U67->ce(ap_var_for_const0);
    forw_back_fadd_32bkb_U67->dout(grp_fu_238_p2);
    forw_back_fmul_32cud_U68 = new forw_back_fmul_32cud<1,3,32,32,32>("forw_back_fmul_32cud_U68");
    forw_back_fmul_32cud_U68->clk(ap_clk);
    forw_back_fmul_32cud_U68->reset(ap_rst);
    forw_back_fmul_32cud_U68->din0(grp_fu_244_p0);
    forw_back_fmul_32cud_U68->din1(grp_fu_244_p1);
    forw_back_fmul_32cud_U68->ce(ap_var_for_const0);
    forw_back_fmul_32cud_U68->dout(grp_fu_244_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln120_1_fu_281_p2);
    sensitive << ( indvar_flatten_reg_160 );

    SC_METHOD(thread_add_ln120_fu_293_p2);
    sensitive << ( indvars_iv1_reg_171 );

    SC_METHOD(thread_add_ln121_fu_555_p2);
    sensitive << ( indvars_iv_reg_193 );

    SC_METHOD(thread_add_ln122_fu_375_p2);
    sensitive << ( select_ln120_2_fu_351_p3 );
    sensitive << ( zext_ln121_1_fu_371_p1 );

    SC_METHOD(thread_add_ln125_1_fu_489_p3);
    sensitive << ( j_reg_618 );
    sensitive << ( tmp_16_fu_458_p4 );

    SC_METHOD(thread_add_ln125_2_fu_539_p2);
    sensitive << ( trunc_ln125_reg_628 );

    SC_METHOD(thread_add_ln125_fu_526_p2);
    sensitive << ( zext_ln121_reg_608 );
    sensitive << ( sext_ln125_7_fu_522_p1 );

    SC_METHOD(thread_add_ln_fu_468_p3);
    sensitive << ( select_ln120_reg_582 );
    sensitive << ( tmp_16_fu_458_p4 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage11);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage9);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state20);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage10_subdone);

    SC_METHOD(thread_ap_block_pp0_stage11);

    SC_METHOD(thread_ap_block_pp0_stage11_11001);

    SC_METHOD(thread_ap_block_pp0_stage11_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_pp0_stage4);

    SC_METHOD(thread_ap_block_pp0_stage4_11001);

    SC_METHOD(thread_ap_block_pp0_stage4_subdone);

    SC_METHOD(thread_ap_block_pp0_stage5);

    SC_METHOD(thread_ap_block_pp0_stage5_11001);

    SC_METHOD(thread_ap_block_pp0_stage5_subdone);

    SC_METHOD(thread_ap_block_pp0_stage6_11001);

    SC_METHOD(thread_ap_block_pp0_stage6_subdone);

    SC_METHOD(thread_ap_block_pp0_stage7_subdone);

    SC_METHOD(thread_ap_block_pp0_stage8_11001);

    SC_METHOD(thread_ap_block_pp0_stage8_subdone);

    SC_METHOD(thread_ap_block_pp0_stage9);

    SC_METHOD(thread_ap_block_pp0_stage9_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage7_iter0);

    SC_METHOD(thread_ap_block_state11_pp0_stage8_iter0);

    SC_METHOD(thread_ap_block_state12_pp0_stage9_iter0);

    SC_METHOD(thread_ap_block_state13_pp0_stage10_iter0);

    SC_METHOD(thread_ap_block_state14_pp0_stage11_iter0);

    SC_METHOD(thread_ap_block_state15_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state16_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state17_pp0_stage2_iter1);

    SC_METHOD(thread_ap_block_state18_pp0_stage3_iter1);

    SC_METHOD(thread_ap_block_state19_pp0_stage4_iter1);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage4_iter0);

    SC_METHOD(thread_ap_block_state8_pp0_stage5_iter0);

    SC_METHOD(thread_ap_block_state9_pp0_stage6_iter0);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state3);
    sensitive << ( icmp_ln123_fu_396_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln120_fu_275_p2 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_phi_mux_row_0_phi_fu_231_p4);
    sensitive << ( row_0_reg_228 );
    sensitive << ( icmp_ln123_reg_624 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( row_4_reg_713 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( icmp_ln120_fu_275_p2 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_first_conv1_address0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln125_fu_479_p1 );
    sensitive << ( zext_ln125_2_fu_534_p1 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_first_conv1_address1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln125_1_fu_500_p1 );

    SC_METHOD(thread_first_conv1_ce0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_first_conv1_ce1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_grp_fu_238_p0);
    sensitive << ( empty_reg_216 );
    sensitive << ( reg_248 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage5 );
    sensitive << ( ap_CS_fsm_pp0_stage9 );
    sensitive << ( ap_block_pp0_stage9 );

    SC_METHOD(thread_grp_fu_238_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( tmp3_reg_698 );
    sensitive << ( tmp_1_reg_703 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( tmp_2_reg_708 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage5 );
    sensitive << ( ap_CS_fsm_pp0_stage9 );
    sensitive << ( ap_block_pp0_stage9 );

    SC_METHOD(thread_grp_fu_244_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( first_conv1_load_reg_658 );
    sensitive << ( first_conv1_load_1_reg_668 );
    sensitive << ( first_conv1_load_2_reg_688 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_grp_fu_244_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( kernel_load_reg_663 );
    sensitive << ( kernel_load_1_reg_673 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( kernel_load_2_reg_693 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_i_fu_287_p2);
    sensitive << ( row_reg_182 );

    SC_METHOD(thread_icmp_ln120_fu_275_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( indvar_flatten_reg_160 );

    SC_METHOD(thread_icmp_ln121_fu_299_p2);
    sensitive << ( icmp_ln120_fu_275_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( indvars_iv_reg_193 );

    SC_METHOD(thread_icmp_ln123_fu_396_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( select_ln120_3_reg_602 );
    sensitive << ( ap_phi_mux_row_0_phi_fu_231_p4 );

    SC_METHOD(thread_j_fu_390_p2);
    sensitive << ( select_ln120_fu_305_p3 );

    SC_METHOD(thread_kernel_address0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln125_fu_484_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( sext_ln125_2_fu_544_p1 );

    SC_METHOD(thread_kernel_address1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln125_1_fu_511_p1 );

    SC_METHOD(thread_kernel_ce0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_kernel_ce1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_mul_ln125_fu_444_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sub_ln125_fu_435_p2 );

    SC_METHOD(thread_mul_ln125_fu_444_p2);
    sensitive << ( mul_ln125_fu_444_p1 );

    SC_METHOD(thread_or_ln125_1_fu_516_p2);
    sensitive << ( sub_ln125_1_fu_429_p2 );

    SC_METHOD(thread_or_ln125_fu_505_p2);
    sensitive << ( sext_ln125_4_fu_450_p1 );

    SC_METHOD(thread_out_matrix_address0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( out_matrix_addr_reg_613 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( zext_ln122_fu_385_p1 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_out_matrix_ce0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );

    SC_METHOD(thread_out_matrix_d0);
    sensitive << ( grp_fu_238_p2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_out_matrix_we0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln120_fu_275_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln123_reg_624_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );

    SC_METHOD(thread_row_4_fu_549_p2);
    sensitive << ( row_0_reg_228 );

    SC_METHOD(thread_select_ln120_1_fu_313_p3);
    sensitive << ( icmp_ln121_fu_299_p2 );
    sensitive << ( row_reg_182 );
    sensitive << ( i_fu_287_p2 );

    SC_METHOD(thread_select_ln120_2_fu_351_p3);
    sensitive << ( icmp_ln121_fu_299_p2 );
    sensitive << ( sub_ln122_1_fu_345_p2 );
    sensitive << ( sub_ln122_fu_269_p2 );

    SC_METHOD(thread_select_ln120_3_fu_359_p3);
    sensitive << ( icmp_ln121_fu_299_p2 );
    sensitive << ( indvars_iv1_reg_171 );
    sensitive << ( add_ln120_fu_293_p2 );

    SC_METHOD(thread_select_ln120_fu_305_p3);
    sensitive << ( icmp_ln121_fu_299_p2 );
    sensitive << ( col_reg_205 );

    SC_METHOD(thread_select_ln121_fu_561_p3);
    sensitive << ( icmp_ln121_reg_577 );
    sensitive << ( add_ln121_fu_555_p2 );

    SC_METHOD(thread_sext_ln122_fu_381_p1);
    sensitive << ( add_ln122_fu_375_p2 );

    SC_METHOD(thread_sext_ln125_1_fu_511_p1);
    sensitive << ( or_ln125_fu_505_p2 );

    SC_METHOD(thread_sext_ln125_2_fu_544_p1);
    sensitive << ( add_ln125_2_fu_539_p2 );

    SC_METHOD(thread_sext_ln125_4_fu_450_p1);
    sensitive << ( mul_ln125_fu_444_p2 );

    SC_METHOD(thread_sext_ln125_5_fu_475_p1);
    sensitive << ( add_ln_fu_468_p3 );

    SC_METHOD(thread_sext_ln125_6_fu_496_p1);
    sensitive << ( add_ln125_1_fu_489_p3 );

    SC_METHOD(thread_sext_ln125_7_fu_522_p1);
    sensitive << ( or_ln125_1_fu_516_p2 );

    SC_METHOD(thread_sext_ln125_8_fu_531_p1);
    sensitive << ( add_ln125_reg_653 );

    SC_METHOD(thread_sext_ln125_fu_484_p1);
    sensitive << ( mul_ln125_fu_444_p2 );

    SC_METHOD(thread_shl_ln122_mid1_fu_333_p3);
    sensitive << ( i_fu_287_p2 );

    SC_METHOD(thread_shl_ln125_1_fu_417_p3);
    sensitive << ( ap_phi_mux_row_0_phi_fu_231_p4 );

    SC_METHOD(thread_shl_ln8_fu_405_p3);
    sensitive << ( ap_phi_mux_row_0_phi_fu_231_p4 );

    SC_METHOD(thread_shl_ln_fu_257_p3);
    sensitive << ( row_reg_182 );

    SC_METHOD(thread_sub_ln122_1_fu_345_p2);
    sensitive << ( zext_ln122_2_fu_341_p1 );
    sensitive << ( zext_ln120_2_fu_325_p1 );

    SC_METHOD(thread_sub_ln122_fu_269_p2);
    sensitive << ( zext_ln122_1_fu_265_p1 );
    sensitive << ( zext_ln120_fu_253_p1 );

    SC_METHOD(thread_sub_ln125_1_fu_429_p2);
    sensitive << ( zext_ln125_3_fu_413_p1 );
    sensitive << ( zext_ln125_4_fu_425_p1 );

    SC_METHOD(thread_sub_ln125_fu_435_p2);
    sensitive << ( zext_ln120_3_reg_597 );
    sensitive << ( zext_ln123_fu_401_p1 );

    SC_METHOD(thread_tmp_16_fu_458_p4);
    sensitive << ( sub_ln125_1_fu_429_p2 );

    SC_METHOD(thread_trunc_ln125_fu_454_p1);
    sensitive << ( mul_ln125_fu_444_p2 );

    SC_METHOD(thread_zext_ln120_1_fu_321_p1);
    sensitive << ( select_ln120_1_fu_313_p3 );

    SC_METHOD(thread_zext_ln120_2_fu_325_p1);
    sensitive << ( i_fu_287_p2 );

    SC_METHOD(thread_zext_ln120_3_fu_329_p1);
    sensitive << ( select_ln120_1_fu_313_p3 );

    SC_METHOD(thread_zext_ln120_fu_253_p1);
    sensitive << ( row_reg_182 );

    SC_METHOD(thread_zext_ln121_1_fu_371_p1);
    sensitive << ( select_ln120_fu_305_p3 );

    SC_METHOD(thread_zext_ln121_fu_367_p1);
    sensitive << ( select_ln120_fu_305_p3 );

    SC_METHOD(thread_zext_ln122_1_fu_265_p1);
    sensitive << ( shl_ln_fu_257_p3 );

    SC_METHOD(thread_zext_ln122_2_fu_341_p1);
    sensitive << ( shl_ln122_mid1_fu_333_p3 );

    SC_METHOD(thread_zext_ln122_fu_385_p1);
    sensitive << ( sext_ln122_fu_381_p1 );

    SC_METHOD(thread_zext_ln123_fu_401_p1);
    sensitive << ( ap_phi_mux_row_0_phi_fu_231_p4 );

    SC_METHOD(thread_zext_ln125_1_fu_500_p1);
    sensitive << ( sext_ln125_6_fu_496_p1 );

    SC_METHOD(thread_zext_ln125_2_fu_534_p1);
    sensitive << ( sext_ln125_8_fu_531_p1 );

    SC_METHOD(thread_zext_ln125_3_fu_413_p1);
    sensitive << ( shl_ln8_fu_405_p3 );

    SC_METHOD(thread_zext_ln125_4_fu_425_p1);
    sensitive << ( shl_ln125_1_fu_417_p3 );

    SC_METHOD(thread_zext_ln125_fu_479_p1);
    sensitive << ( sext_ln125_5_fu_475_p1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln120_fu_275_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln123_fu_396_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage11_subdone );
    sensitive << ( ap_block_pp0_stage4_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_block_pp0_stage3_subdone );
    sensitive << ( ap_block_pp0_stage5_subdone );
    sensitive << ( ap_block_pp0_stage6_subdone );
    sensitive << ( ap_block_pp0_stage7_subdone );
    sensitive << ( ap_block_pp0_stage8_subdone );
    sensitive << ( ap_block_pp0_stage9_subdone );
    sensitive << ( ap_block_pp0_stage10_subdone );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "000000000000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv2d_b3_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, kernel_address0, "(port)kernel_address0");
    sc_trace(mVcdFile, kernel_ce0, "(port)kernel_ce0");
    sc_trace(mVcdFile, kernel_q0, "(port)kernel_q0");
    sc_trace(mVcdFile, kernel_address1, "(port)kernel_address1");
    sc_trace(mVcdFile, kernel_ce1, "(port)kernel_ce1");
    sc_trace(mVcdFile, kernel_q1, "(port)kernel_q1");
    sc_trace(mVcdFile, out_matrix_address0, "(port)out_matrix_address0");
    sc_trace(mVcdFile, out_matrix_ce0, "(port)out_matrix_ce0");
    sc_trace(mVcdFile, out_matrix_we0, "(port)out_matrix_we0");
    sc_trace(mVcdFile, out_matrix_d0, "(port)out_matrix_d0");
    sc_trace(mVcdFile, first_conv1_address0, "(port)first_conv1_address0");
    sc_trace(mVcdFile, first_conv1_ce0, "(port)first_conv1_ce0");
    sc_trace(mVcdFile, first_conv1_q0, "(port)first_conv1_q0");
    sc_trace(mVcdFile, first_conv1_address1, "(port)first_conv1_address1");
    sc_trace(mVcdFile, first_conv1_ce1, "(port)first_conv1_ce1");
    sc_trace(mVcdFile, first_conv1_q1, "(port)first_conv1_q1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, empty_reg_216, "empty_reg_216");
    sc_trace(mVcdFile, row_0_reg_228, "row_0_reg_228");
    sc_trace(mVcdFile, grp_fu_238_p2, "grp_fu_238_p2");
    sc_trace(mVcdFile, reg_248, "reg_248");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage8, "ap_CS_fsm_pp0_stage8");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage8_iter0, "ap_block_state11_pp0_stage8_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage8_11001, "ap_block_pp0_stage8_11001");
    sc_trace(mVcdFile, icmp_ln123_reg_624, "icmp_ln123_reg_624");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter0, "ap_block_state3_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state15_pp0_stage0_iter1, "ap_block_state15_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln120_fu_275_p2, "icmp_ln120_fu_275_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, add_ln120_1_fu_281_p2, "add_ln120_1_fu_281_p2");
    sc_trace(mVcdFile, add_ln120_1_reg_572, "add_ln120_1_reg_572");
    sc_trace(mVcdFile, icmp_ln121_fu_299_p2, "icmp_ln121_fu_299_p2");
    sc_trace(mVcdFile, icmp_ln121_reg_577, "icmp_ln121_reg_577");
    sc_trace(mVcdFile, select_ln120_fu_305_p3, "select_ln120_fu_305_p3");
    sc_trace(mVcdFile, select_ln120_reg_582, "select_ln120_reg_582");
    sc_trace(mVcdFile, select_ln120_1_fu_313_p3, "select_ln120_1_fu_313_p3");
    sc_trace(mVcdFile, select_ln120_1_reg_587, "select_ln120_1_reg_587");
    sc_trace(mVcdFile, zext_ln120_1_fu_321_p1, "zext_ln120_1_fu_321_p1");
    sc_trace(mVcdFile, zext_ln120_3_fu_329_p1, "zext_ln120_3_fu_329_p1");
    sc_trace(mVcdFile, zext_ln120_3_reg_597, "zext_ln120_3_reg_597");
    sc_trace(mVcdFile, select_ln120_3_fu_359_p3, "select_ln120_3_fu_359_p3");
    sc_trace(mVcdFile, select_ln120_3_reg_602, "select_ln120_3_reg_602");
    sc_trace(mVcdFile, zext_ln121_fu_367_p1, "zext_ln121_fu_367_p1");
    sc_trace(mVcdFile, zext_ln121_reg_608, "zext_ln121_reg_608");
    sc_trace(mVcdFile, out_matrix_addr_reg_613, "out_matrix_addr_reg_613");
    sc_trace(mVcdFile, j_fu_390_p2, "j_fu_390_p2");
    sc_trace(mVcdFile, j_reg_618, "j_reg_618");
    sc_trace(mVcdFile, icmp_ln123_fu_396_p2, "icmp_ln123_fu_396_p2");
    sc_trace(mVcdFile, icmp_ln123_reg_624_pp0_iter1_reg, "icmp_ln123_reg_624_pp0_iter1_reg");
    sc_trace(mVcdFile, trunc_ln125_fu_454_p1, "trunc_ln125_fu_454_p1");
    sc_trace(mVcdFile, trunc_ln125_reg_628, "trunc_ln125_reg_628");
    sc_trace(mVcdFile, add_ln125_fu_526_p2, "add_ln125_fu_526_p2");
    sc_trace(mVcdFile, add_ln125_reg_653, "add_ln125_reg_653");
    sc_trace(mVcdFile, first_conv1_load_reg_658, "first_conv1_load_reg_658");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage1_iter0, "ap_block_state4_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state16_pp0_stage1_iter1, "ap_block_state16_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, kernel_load_reg_663, "kernel_load_reg_663");
    sc_trace(mVcdFile, first_conv1_load_1_reg_668, "first_conv1_load_1_reg_668");
    sc_trace(mVcdFile, kernel_load_1_reg_673, "kernel_load_1_reg_673");
    sc_trace(mVcdFile, first_conv1_load_2_reg_688, "first_conv1_load_2_reg_688");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage2_iter0, "ap_block_state5_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state17_pp0_stage2_iter1, "ap_block_state17_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, kernel_load_2_reg_693, "kernel_load_2_reg_693");
    sc_trace(mVcdFile, grp_fu_244_p2, "grp_fu_244_p2");
    sc_trace(mVcdFile, tmp3_reg_698, "tmp3_reg_698");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage4, "ap_CS_fsm_pp0_stage4");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage4_iter0, "ap_block_state7_pp0_stage4_iter0");
    sc_trace(mVcdFile, ap_block_state19_pp0_stage4_iter1, "ap_block_state19_pp0_stage4_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage4_11001, "ap_block_pp0_stage4_11001");
    sc_trace(mVcdFile, tmp_1_reg_703, "tmp_1_reg_703");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage5, "ap_CS_fsm_pp0_stage5");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage5_iter0, "ap_block_state8_pp0_stage5_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage5_11001, "ap_block_pp0_stage5_11001");
    sc_trace(mVcdFile, tmp_2_reg_708, "tmp_2_reg_708");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage6, "ap_CS_fsm_pp0_stage6");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage6_iter0, "ap_block_state9_pp0_stage6_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage6_11001, "ap_block_pp0_stage6_11001");
    sc_trace(mVcdFile, row_4_fu_549_p2, "row_4_fu_549_p2");
    sc_trace(mVcdFile, row_4_reg_713, "row_4_reg_713");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage11, "ap_CS_fsm_pp0_stage11");
    sc_trace(mVcdFile, ap_block_state14_pp0_stage11_iter0, "ap_block_state14_pp0_stage11_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage11_11001, "ap_block_pp0_stage11_11001");
    sc_trace(mVcdFile, select_ln121_fu_561_p3, "select_ln121_fu_561_p3");
    sc_trace(mVcdFile, ap_CS_fsm_state20, "ap_CS_fsm_state20");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state3, "ap_condition_pp0_exit_iter0_state3");
    sc_trace(mVcdFile, ap_block_pp0_stage11_subdone, "ap_block_pp0_stage11_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage4_subdone, "ap_block_pp0_stage4_subdone");
    sc_trace(mVcdFile, indvar_flatten_reg_160, "indvar_flatten_reg_160");
    sc_trace(mVcdFile, indvars_iv1_reg_171, "indvars_iv1_reg_171");
    sc_trace(mVcdFile, row_reg_182, "row_reg_182");
    sc_trace(mVcdFile, indvars_iv_reg_193, "indvars_iv_reg_193");
    sc_trace(mVcdFile, col_reg_205, "col_reg_205");
    sc_trace(mVcdFile, ap_phi_mux_row_0_phi_fu_231_p4, "ap_phi_mux_row_0_phi_fu_231_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, zext_ln122_fu_385_p1, "zext_ln122_fu_385_p1");
    sc_trace(mVcdFile, zext_ln125_fu_479_p1, "zext_ln125_fu_479_p1");
    sc_trace(mVcdFile, sext_ln125_fu_484_p1, "sext_ln125_fu_484_p1");
    sc_trace(mVcdFile, zext_ln125_1_fu_500_p1, "zext_ln125_1_fu_500_p1");
    sc_trace(mVcdFile, sext_ln125_1_fu_511_p1, "sext_ln125_1_fu_511_p1");
    sc_trace(mVcdFile, zext_ln125_2_fu_534_p1, "zext_ln125_2_fu_534_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, sext_ln125_2_fu_544_p1, "sext_ln125_2_fu_544_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage4, "ap_block_pp0_stage4");
    sc_trace(mVcdFile, grp_fu_238_p0, "grp_fu_238_p0");
    sc_trace(mVcdFile, grp_fu_238_p1, "grp_fu_238_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage5, "ap_block_pp0_stage5");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage9, "ap_CS_fsm_pp0_stage9");
    sc_trace(mVcdFile, ap_block_pp0_stage9, "ap_block_pp0_stage9");
    sc_trace(mVcdFile, grp_fu_244_p0, "grp_fu_244_p0");
    sc_trace(mVcdFile, grp_fu_244_p1, "grp_fu_244_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, shl_ln_fu_257_p3, "shl_ln_fu_257_p3");
    sc_trace(mVcdFile, zext_ln122_1_fu_265_p1, "zext_ln122_1_fu_265_p1");
    sc_trace(mVcdFile, zext_ln120_fu_253_p1, "zext_ln120_fu_253_p1");
    sc_trace(mVcdFile, i_fu_287_p2, "i_fu_287_p2");
    sc_trace(mVcdFile, shl_ln122_mid1_fu_333_p3, "shl_ln122_mid1_fu_333_p3");
    sc_trace(mVcdFile, zext_ln122_2_fu_341_p1, "zext_ln122_2_fu_341_p1");
    sc_trace(mVcdFile, zext_ln120_2_fu_325_p1, "zext_ln120_2_fu_325_p1");
    sc_trace(mVcdFile, sub_ln122_1_fu_345_p2, "sub_ln122_1_fu_345_p2");
    sc_trace(mVcdFile, sub_ln122_fu_269_p2, "sub_ln122_fu_269_p2");
    sc_trace(mVcdFile, add_ln120_fu_293_p2, "add_ln120_fu_293_p2");
    sc_trace(mVcdFile, select_ln120_2_fu_351_p3, "select_ln120_2_fu_351_p3");
    sc_trace(mVcdFile, zext_ln121_1_fu_371_p1, "zext_ln121_1_fu_371_p1");
    sc_trace(mVcdFile, add_ln122_fu_375_p2, "add_ln122_fu_375_p2");
    sc_trace(mVcdFile, sext_ln122_fu_381_p1, "sext_ln122_fu_381_p1");
    sc_trace(mVcdFile, shl_ln8_fu_405_p3, "shl_ln8_fu_405_p3");
    sc_trace(mVcdFile, shl_ln125_1_fu_417_p3, "shl_ln125_1_fu_417_p3");
    sc_trace(mVcdFile, zext_ln125_3_fu_413_p1, "zext_ln125_3_fu_413_p1");
    sc_trace(mVcdFile, zext_ln125_4_fu_425_p1, "zext_ln125_4_fu_425_p1");
    sc_trace(mVcdFile, zext_ln123_fu_401_p1, "zext_ln123_fu_401_p1");
    sc_trace(mVcdFile, sub_ln125_fu_435_p2, "sub_ln125_fu_435_p2");
    sc_trace(mVcdFile, mul_ln125_fu_444_p1, "mul_ln125_fu_444_p1");
    sc_trace(mVcdFile, mul_ln125_fu_444_p2, "mul_ln125_fu_444_p2");
    sc_trace(mVcdFile, sub_ln125_1_fu_429_p2, "sub_ln125_1_fu_429_p2");
    sc_trace(mVcdFile, tmp_16_fu_458_p4, "tmp_16_fu_458_p4");
    sc_trace(mVcdFile, add_ln_fu_468_p3, "add_ln_fu_468_p3");
    sc_trace(mVcdFile, sext_ln125_5_fu_475_p1, "sext_ln125_5_fu_475_p1");
    sc_trace(mVcdFile, add_ln125_1_fu_489_p3, "add_ln125_1_fu_489_p3");
    sc_trace(mVcdFile, sext_ln125_6_fu_496_p1, "sext_ln125_6_fu_496_p1");
    sc_trace(mVcdFile, sext_ln125_4_fu_450_p1, "sext_ln125_4_fu_450_p1");
    sc_trace(mVcdFile, or_ln125_fu_505_p2, "or_ln125_fu_505_p2");
    sc_trace(mVcdFile, or_ln125_1_fu_516_p2, "or_ln125_1_fu_516_p2");
    sc_trace(mVcdFile, sext_ln125_7_fu_522_p1, "sext_ln125_7_fu_522_p1");
    sc_trace(mVcdFile, sext_ln125_8_fu_531_p1, "sext_ln125_8_fu_531_p1");
    sc_trace(mVcdFile, add_ln125_2_fu_539_p2, "add_ln125_2_fu_539_p2");
    sc_trace(mVcdFile, ap_block_pp0_stage11, "ap_block_pp0_stage11");
    sc_trace(mVcdFile, add_ln121_fu_555_p2, "add_ln121_fu_555_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage3_iter0, "ap_block_state6_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state18_pp0_stage3_iter1, "ap_block_state18_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage5_subdone, "ap_block_pp0_stage5_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage6_subdone, "ap_block_pp0_stage6_subdone");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage7_iter0, "ap_block_state10_pp0_stage7_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage7_subdone, "ap_block_pp0_stage7_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage8_subdone, "ap_block_pp0_stage8_subdone");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage9_iter0, "ap_block_state12_pp0_stage9_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage9_subdone, "ap_block_pp0_stage9_subdone");
    sc_trace(mVcdFile, ap_block_state13_pp0_stage10_iter0, "ap_block_state13_pp0_stage10_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage10_subdone, "ap_block_pp0_stage10_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv2d_b3::~Conv2d_b3() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete forw_back_fadd_32bkb_U67;
    delete forw_back_fmul_32cud_U68;
}

void Conv2d_b3::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void Conv2d_b3::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln120_fu_275_p2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage11.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage11_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln120_fu_275_p2.read()))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read())) {
        col_reg_205 = j_reg_618.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        col_reg_205 = ap_const_lv2_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln123_reg_624_pp0_iter1_reg.read()))) {
        empty_reg_216 = grp_fu_238_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln120_fu_275_p2.read()))) {
        empty_reg_216 = ap_const_lv32_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read())) {
        indvar_flatten_reg_160 = add_ln120_1_reg_572.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_160 = ap_const_lv4_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read())) {
        indvars_iv1_reg_171 = select_ln120_3_reg_602.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvars_iv1_reg_171 = ap_const_lv3_3;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read())) {
        indvars_iv_reg_193 = select_ln121_fu_561_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvars_iv_reg_193 = ap_const_lv3_3;
    }
    if ((esl_seteq<1,1,1>(icmp_ln123_reg_624.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        row_0_reg_228 = row_4_reg_713.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln120_fu_275_p2.read()))) {
        row_0_reg_228 = zext_ln120_1_fu_321_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read())) {
        row_reg_182 = select_ln120_1_reg_587.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        row_reg_182 = ap_const_lv2_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        add_ln120_1_reg_572 = add_ln120_1_fu_281_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln123_fu_396_p2.read()))) {
        add_ln125_reg_653 = add_ln125_fu_526_p2.read();
        trunc_ln125_reg_628 = trunc_ln125_fu_454_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln123_reg_624.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        first_conv1_load_1_reg_668 = first_conv1_q1.read();
        first_conv1_load_reg_658 = first_conv1_q0.read();
        kernel_load_1_reg_673 = kernel_q1.read();
        kernel_load_reg_663 = kernel_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln123_reg_624.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        first_conv1_load_2_reg_688 = first_conv1_q0.read();
        kernel_load_2_reg_693 = kernel_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln120_fu_275_p2.read()))) {
        icmp_ln121_reg_577 = icmp_ln121_fu_299_p2.read();
        j_reg_618 = j_fu_390_p2.read();
        out_matrix_addr_reg_613 =  (sc_lv<4>) (zext_ln122_fu_385_p1.read());
        select_ln120_1_reg_587 = select_ln120_1_fu_313_p3.read();
        select_ln120_3_reg_602 = select_ln120_3_fu_359_p3.read();
        select_ln120_reg_582 = select_ln120_fu_305_p3.read();
        zext_ln120_3_reg_597 = zext_ln120_3_fu_329_p1.read();
        zext_ln121_reg_608 = zext_ln121_fu_367_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln123_reg_624 = icmp_ln123_fu_396_p2.read();
        icmp_ln123_reg_624_pp0_iter1_reg = icmp_ln123_reg_624.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage8.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage8_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln123_reg_624.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(icmp_ln123_reg_624.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        reg_248 = grp_fu_238_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln123_reg_624.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage11.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage11_11001.read(), ap_const_boolean_0))) {
        row_4_reg_713 = row_4_fu_549_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln123_reg_624.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        tmp3_reg_698 = grp_fu_244_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln123_reg_624.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage5_11001.read(), ap_const_boolean_0))) {
        tmp_1_reg_703 = grp_fu_244_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln123_reg_624.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage6.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage6_11001.read(), ap_const_boolean_0))) {
        tmp_2_reg_708 = grp_fu_244_p2.read();
    }
}

void Conv2d_b3::thread_add_ln120_1_fu_281_p2() {
    add_ln120_1_fu_281_p2 = (!indvar_flatten_reg_160.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(indvar_flatten_reg_160.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void Conv2d_b3::thread_add_ln120_fu_293_p2() {
    add_ln120_fu_293_p2 = (!indvars_iv1_reg_171.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(indvars_iv1_reg_171.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void Conv2d_b3::thread_add_ln121_fu_555_p2() {
    add_ln121_fu_555_p2 = (!indvars_iv_reg_193.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(indvars_iv_reg_193.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void Conv2d_b3::thread_add_ln122_fu_375_p2() {
    add_ln122_fu_375_p2 = (!select_ln120_2_fu_351_p3.read().is_01() || !zext_ln121_1_fu_371_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(select_ln120_2_fu_351_p3.read()) + sc_biguint<5>(zext_ln121_1_fu_371_p1.read()));
}

void Conv2d_b3::thread_add_ln125_1_fu_489_p3() {
    add_ln125_1_fu_489_p3 = esl_concat<7,2>(tmp_16_fu_458_p4.read(), j_reg_618.read());
}

void Conv2d_b3::thread_add_ln125_2_fu_539_p2() {
    add_ln125_2_fu_539_p2 = (!ap_const_lv8_2.is_01() || !trunc_ln125_reg_628.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_2) + sc_biguint<8>(trunc_ln125_reg_628.read()));
}

void Conv2d_b3::thread_add_ln125_fu_526_p2() {
    add_ln125_fu_526_p2 = (!sext_ln125_7_fu_522_p1.read().is_01() || !zext_ln121_reg_608.read().is_01())? sc_lv<10>(): (sc_bigint<10>(sext_ln125_7_fu_522_p1.read()) + sc_biguint<10>(zext_ln121_reg_608.read()));
}

void Conv2d_b3::thread_add_ln_fu_468_p3() {
    add_ln_fu_468_p3 = esl_concat<7,2>(tmp_16_fu_458_p4.read(), select_ln120_reg_582.read());
}

void Conv2d_b3::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[2];
}

void Conv2d_b3::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[3];
}

void Conv2d_b3::thread_ap_CS_fsm_pp0_stage11() {
    ap_CS_fsm_pp0_stage11 = ap_CS_fsm.read()[13];
}

void Conv2d_b3::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[4];
}

void Conv2d_b3::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[5];
}

void Conv2d_b3::thread_ap_CS_fsm_pp0_stage4() {
    ap_CS_fsm_pp0_stage4 = ap_CS_fsm.read()[6];
}

void Conv2d_b3::thread_ap_CS_fsm_pp0_stage5() {
    ap_CS_fsm_pp0_stage5 = ap_CS_fsm.read()[7];
}

void Conv2d_b3::thread_ap_CS_fsm_pp0_stage6() {
    ap_CS_fsm_pp0_stage6 = ap_CS_fsm.read()[8];
}

void Conv2d_b3::thread_ap_CS_fsm_pp0_stage8() {
    ap_CS_fsm_pp0_stage8 = ap_CS_fsm.read()[10];
}

void Conv2d_b3::thread_ap_CS_fsm_pp0_stage9() {
    ap_CS_fsm_pp0_stage9 = ap_CS_fsm.read()[11];
}

void Conv2d_b3::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv2d_b3::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void Conv2d_b3::thread_ap_CS_fsm_state20() {
    ap_CS_fsm_state20 = ap_CS_fsm.read()[14];
}

void Conv2d_b3::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage10_subdone() {
    ap_block_pp0_stage10_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage11() {
    ap_block_pp0_stage11 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage11_11001() {
    ap_block_pp0_stage11_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage11_subdone() {
    ap_block_pp0_stage11_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage4() {
    ap_block_pp0_stage4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage4_11001() {
    ap_block_pp0_stage4_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage4_subdone() {
    ap_block_pp0_stage4_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage5() {
    ap_block_pp0_stage5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage5_11001() {
    ap_block_pp0_stage5_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage5_subdone() {
    ap_block_pp0_stage5_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage6_11001() {
    ap_block_pp0_stage6_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage6_subdone() {
    ap_block_pp0_stage6_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage7_subdone() {
    ap_block_pp0_stage7_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage8_11001() {
    ap_block_pp0_stage8_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage8_subdone() {
    ap_block_pp0_stage8_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage9() {
    ap_block_pp0_stage9 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_pp0_stage9_subdone() {
    ap_block_pp0_stage9_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state10_pp0_stage7_iter0() {
    ap_block_state10_pp0_stage7_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state11_pp0_stage8_iter0() {
    ap_block_state11_pp0_stage8_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state12_pp0_stage9_iter0() {
    ap_block_state12_pp0_stage9_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state13_pp0_stage10_iter0() {
    ap_block_state13_pp0_stage10_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state14_pp0_stage11_iter0() {
    ap_block_state14_pp0_stage11_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state15_pp0_stage0_iter1() {
    ap_block_state15_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state16_pp0_stage1_iter1() {
    ap_block_state16_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state17_pp0_stage2_iter1() {
    ap_block_state17_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state18_pp0_stage3_iter1() {
    ap_block_state18_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state19_pp0_stage4_iter1() {
    ap_block_state19_pp0_stage4_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state3_pp0_stage0_iter0() {
    ap_block_state3_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state4_pp0_stage1_iter0() {
    ap_block_state4_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state5_pp0_stage2_iter0() {
    ap_block_state5_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state6_pp0_stage3_iter0() {
    ap_block_state6_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state7_pp0_stage4_iter0() {
    ap_block_state7_pp0_stage4_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state8_pp0_stage5_iter0() {
    ap_block_state8_pp0_stage5_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_block_state9_pp0_stage6_iter0() {
    ap_block_state9_pp0_stage6_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_b3::thread_ap_condition_pp0_exit_iter0_state3() {
    if (esl_seteq<1,1,1>(icmp_ln123_fu_396_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_0;
    }
}

void Conv2d_b3::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln120_fu_275_p2.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void Conv2d_b3::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv2d_b3::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv2d_b3::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv2d_b3::thread_ap_phi_mux_row_0_phi_fu_231_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln123_reg_624.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_row_0_phi_fu_231_p4 = row_4_reg_713.read();
    } else {
        ap_phi_mux_row_0_phi_fu_231_p4 = row_0_reg_228.read();
    }
}

void Conv2d_b3::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln120_fu_275_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void Conv2d_b3::thread_first_conv1_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            first_conv1_address0 =  (sc_lv<10>) (zext_ln125_2_fu_534_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            first_conv1_address0 =  (sc_lv<10>) (zext_ln125_fu_479_p1.read());
        } else {
            first_conv1_address0 = "XXXXXXXXXX";
        }
    } else {
        first_conv1_address0 = "XXXXXXXXXX";
    }
}

void Conv2d_b3::thread_first_conv1_address1() {
    first_conv1_address1 =  (sc_lv<10>) (zext_ln125_1_fu_500_p1.read());
}

void Conv2d_b3::thread_first_conv1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        first_conv1_ce0 = ap_const_logic_1;
    } else {
        first_conv1_ce0 = ap_const_logic_0;
    }
}

void Conv2d_b3::thread_first_conv1_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        first_conv1_ce1 = ap_const_logic_1;
    } else {
        first_conv1_ce1 = ap_const_logic_0;
    }
}

void Conv2d_b3::thread_grp_fu_238_p0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage9.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage9.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        grp_fu_238_p0 = reg_248.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage5.read(), ap_const_boolean_0))) {
        grp_fu_238_p0 = empty_reg_216.read();
    } else {
        grp_fu_238_p0 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void Conv2d_b3::thread_grp_fu_238_p1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        grp_fu_238_p1 = tmp_2_reg_708.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage9.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage9.read(), ap_const_boolean_0))) {
        grp_fu_238_p1 = tmp_1_reg_703.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage5.read(), ap_const_boolean_0))) {
        grp_fu_238_p1 = tmp3_reg_698.read();
    } else {
        grp_fu_238_p1 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void Conv2d_b3::thread_grp_fu_244_p0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            grp_fu_244_p0 = first_conv1_load_2_reg_688.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            grp_fu_244_p0 = first_conv1_load_1_reg_668.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            grp_fu_244_p0 = first_conv1_load_reg_658.read();
        } else {
            grp_fu_244_p0 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
        }
    } else {
        grp_fu_244_p0 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void Conv2d_b3::thread_grp_fu_244_p1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            grp_fu_244_p1 = kernel_load_2_reg_693.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            grp_fu_244_p1 = kernel_load_1_reg_673.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            grp_fu_244_p1 = kernel_load_reg_663.read();
        } else {
            grp_fu_244_p1 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
        }
    } else {
        grp_fu_244_p1 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void Conv2d_b3::thread_i_fu_287_p2() {
    i_fu_287_p2 = (!row_reg_182.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(row_reg_182.read()) + sc_biguint<2>(ap_const_lv2_1));
}

void Conv2d_b3::thread_icmp_ln120_fu_275_p2() {
    icmp_ln120_fu_275_p2 = (!indvar_flatten_reg_160.read().is_01() || !ap_const_lv4_9.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_160.read() == ap_const_lv4_9);
}

void Conv2d_b3::thread_icmp_ln121_fu_299_p2() {
    icmp_ln121_fu_299_p2 = (!indvars_iv_reg_193.read().is_01() || !ap_const_lv3_6.is_01())? sc_lv<1>(): sc_lv<1>(indvars_iv_reg_193.read() == ap_const_lv3_6);
}

void Conv2d_b3::thread_icmp_ln123_fu_396_p2() {
    icmp_ln123_fu_396_p2 = (!ap_phi_mux_row_0_phi_fu_231_p4.read().is_01() || !select_ln120_3_reg_602.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_row_0_phi_fu_231_p4.read() == select_ln120_3_reg_602.read());
}

void Conv2d_b3::thread_j_fu_390_p2() {
    j_fu_390_p2 = (!select_ln120_fu_305_p3.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(select_ln120_fu_305_p3.read()) + sc_biguint<2>(ap_const_lv2_1));
}

void Conv2d_b3::thread_kernel_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<10>) (sext_ln125_2_fu_544_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<10>) (sext_ln125_fu_484_p1.read());
        } else {
            kernel_address0 = "XXXXXXXXXX";
        }
    } else {
        kernel_address0 = "XXXXXXXXXX";
    }
}

void Conv2d_b3::thread_kernel_address1() {
    kernel_address1 =  (sc_lv<10>) (sext_ln125_1_fu_511_p1.read());
}

void Conv2d_b3::thread_kernel_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        kernel_ce0 = ap_const_logic_1;
    } else {
        kernel_ce0 = ap_const_logic_0;
    }
}

void Conv2d_b3::thread_kernel_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        kernel_ce1 = ap_const_logic_1;
    } else {
        kernel_ce1 = ap_const_logic_0;
    }
}

void Conv2d_b3::thread_mul_ln125_fu_444_p1() {
    mul_ln125_fu_444_p1 = sub_ln125_fu_435_p2.read();
}

void Conv2d_b3::thread_mul_ln125_fu_444_p2() {
    mul_ln125_fu_444_p2 = (!ap_const_lv10_1A.is_01() || !mul_ln125_fu_444_p1.read().is_01())? sc_lv<10>(): sc_biguint<10>(ap_const_lv10_1A) * sc_bigint<4>(mul_ln125_fu_444_p1.read());
}

void Conv2d_b3::thread_or_ln125_1_fu_516_p2() {
    or_ln125_1_fu_516_p2 = (sub_ln125_1_fu_429_p2.read() | ap_const_lv9_2);
}

void Conv2d_b3::thread_or_ln125_fu_505_p2() {
    or_ln125_fu_505_p2 = (sext_ln125_4_fu_450_p1.read() | ap_const_lv32_1);
}

void Conv2d_b3::thread_out_matrix_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        out_matrix_address0 = out_matrix_addr_reg_613.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        out_matrix_address0 =  (sc_lv<4>) (zext_ln122_fu_385_p1.read());
    } else {
        out_matrix_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void Conv2d_b3::thread_out_matrix_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)))) {
        out_matrix_ce0 = ap_const_logic_1;
    } else {
        out_matrix_ce0 = ap_const_logic_0;
    }
}

void Conv2d_b3::thread_out_matrix_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        out_matrix_d0 = grp_fu_238_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        out_matrix_d0 = ap_const_lv32_0;
    } else {
        out_matrix_d0 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void Conv2d_b3::thread_out_matrix_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln120_fu_275_p2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln123_reg_624_pp0_iter1_reg.read())))) {
        out_matrix_we0 = ap_const_logic_1;
    } else {
        out_matrix_we0 = ap_const_logic_0;
    }
}

void Conv2d_b3::thread_row_4_fu_549_p2() {
    row_4_fu_549_p2 = (!ap_const_lv3_1.is_01() || !row_0_reg_228.read().is_01())? sc_lv<3>(): (sc_biguint<3>(ap_const_lv3_1) + sc_biguint<3>(row_0_reg_228.read()));
}

void Conv2d_b3::thread_select_ln120_1_fu_313_p3() {
    select_ln120_1_fu_313_p3 = (!icmp_ln121_fu_299_p2.read()[0].is_01())? sc_lv<2>(): ((icmp_ln121_fu_299_p2.read()[0].to_bool())? i_fu_287_p2.read(): row_reg_182.read());
}

void Conv2d_b3::thread_select_ln120_2_fu_351_p3() {
    select_ln120_2_fu_351_p3 = (!icmp_ln121_fu_299_p2.read()[0].is_01())? sc_lv<5>(): ((icmp_ln121_fu_299_p2.read()[0].to_bool())? sub_ln122_1_fu_345_p2.read(): sub_ln122_fu_269_p2.read());
}

void Conv2d_b3::thread_select_ln120_3_fu_359_p3() {
    select_ln120_3_fu_359_p3 = (!icmp_ln121_fu_299_p2.read()[0].is_01())? sc_lv<3>(): ((icmp_ln121_fu_299_p2.read()[0].to_bool())? add_ln120_fu_293_p2.read(): indvars_iv1_reg_171.read());
}

void Conv2d_b3::thread_select_ln120_fu_305_p3() {
    select_ln120_fu_305_p3 = (!icmp_ln121_fu_299_p2.read()[0].is_01())? sc_lv<2>(): ((icmp_ln121_fu_299_p2.read()[0].to_bool())? ap_const_lv2_0: col_reg_205.read());
}

void Conv2d_b3::thread_select_ln121_fu_561_p3() {
    select_ln121_fu_561_p3 = (!icmp_ln121_reg_577.read()[0].is_01())? sc_lv<3>(): ((icmp_ln121_reg_577.read()[0].to_bool())? ap_const_lv3_4: add_ln121_fu_555_p2.read());
}

void Conv2d_b3::thread_sext_ln122_fu_381_p1() {
    sext_ln122_fu_381_p1 = esl_sext<32,5>(add_ln122_fu_375_p2.read());
}

void Conv2d_b3::thread_sext_ln125_1_fu_511_p1() {
    sext_ln125_1_fu_511_p1 = esl_sext<64,32>(or_ln125_fu_505_p2.read());
}

void Conv2d_b3::thread_sext_ln125_2_fu_544_p1() {
    sext_ln125_2_fu_544_p1 = esl_sext<64,8>(add_ln125_2_fu_539_p2.read());
}

void Conv2d_b3::thread_sext_ln125_4_fu_450_p1() {
    sext_ln125_4_fu_450_p1 = esl_sext<32,10>(mul_ln125_fu_444_p2.read());
}

void Conv2d_b3::thread_sext_ln125_5_fu_475_p1() {
    sext_ln125_5_fu_475_p1 = esl_sext<32,9>(add_ln_fu_468_p3.read());
}

void Conv2d_b3::thread_sext_ln125_6_fu_496_p1() {
    sext_ln125_6_fu_496_p1 = esl_sext<32,9>(add_ln125_1_fu_489_p3.read());
}

void Conv2d_b3::thread_sext_ln125_7_fu_522_p1() {
    sext_ln125_7_fu_522_p1 = esl_sext<10,9>(or_ln125_1_fu_516_p2.read());
}

void Conv2d_b3::thread_sext_ln125_8_fu_531_p1() {
    sext_ln125_8_fu_531_p1 = esl_sext<32,10>(add_ln125_reg_653.read());
}

void Conv2d_b3::thread_sext_ln125_fu_484_p1() {
    sext_ln125_fu_484_p1 = esl_sext<64,10>(mul_ln125_fu_444_p2.read());
}

void Conv2d_b3::thread_shl_ln122_mid1_fu_333_p3() {
    shl_ln122_mid1_fu_333_p3 = esl_concat<2,2>(i_fu_287_p2.read(), ap_const_lv2_0);
}

void Conv2d_b3::thread_shl_ln125_1_fu_417_p3() {
    shl_ln125_1_fu_417_p3 = esl_concat<3,2>(ap_phi_mux_row_0_phi_fu_231_p4.read(), ap_const_lv2_0);
}

void Conv2d_b3::thread_shl_ln8_fu_405_p3() {
    shl_ln8_fu_405_p3 = esl_concat<3,5>(ap_phi_mux_row_0_phi_fu_231_p4.read(), ap_const_lv5_0);
}

void Conv2d_b3::thread_shl_ln_fu_257_p3() {
    shl_ln_fu_257_p3 = esl_concat<2,2>(row_reg_182.read(), ap_const_lv2_0);
}

void Conv2d_b3::thread_sub_ln122_1_fu_345_p2() {
    sub_ln122_1_fu_345_p2 = (!zext_ln122_2_fu_341_p1.read().is_01() || !zext_ln120_2_fu_325_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(zext_ln122_2_fu_341_p1.read()) - sc_biguint<5>(zext_ln120_2_fu_325_p1.read()));
}

void Conv2d_b3::thread_sub_ln122_fu_269_p2() {
    sub_ln122_fu_269_p2 = (!zext_ln122_1_fu_265_p1.read().is_01() || !zext_ln120_fu_253_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(zext_ln122_1_fu_265_p1.read()) - sc_biguint<5>(zext_ln120_fu_253_p1.read()));
}

void Conv2d_b3::thread_sub_ln125_1_fu_429_p2() {
    sub_ln125_1_fu_429_p2 = (!zext_ln125_3_fu_413_p1.read().is_01() || !zext_ln125_4_fu_425_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln125_3_fu_413_p1.read()) - sc_biguint<9>(zext_ln125_4_fu_425_p1.read()));
}

void Conv2d_b3::thread_sub_ln125_fu_435_p2() {
    sub_ln125_fu_435_p2 = (!zext_ln123_fu_401_p1.read().is_01() || !zext_ln120_3_reg_597.read().is_01())? sc_lv<4>(): (sc_biguint<4>(zext_ln123_fu_401_p1.read()) - sc_biguint<4>(zext_ln120_3_reg_597.read()));
}

void Conv2d_b3::thread_tmp_16_fu_458_p4() {
    tmp_16_fu_458_p4 = sub_ln125_1_fu_429_p2.read().range(8, 2);
}

void Conv2d_b3::thread_trunc_ln125_fu_454_p1() {
    trunc_ln125_fu_454_p1 = mul_ln125_fu_444_p2.read().range(8-1, 0);
}

void Conv2d_b3::thread_zext_ln120_1_fu_321_p1() {
    zext_ln120_1_fu_321_p1 = esl_zext<3,2>(select_ln120_1_fu_313_p3.read());
}

void Conv2d_b3::thread_zext_ln120_2_fu_325_p1() {
    zext_ln120_2_fu_325_p1 = esl_zext<5,2>(i_fu_287_p2.read());
}

void Conv2d_b3::thread_zext_ln120_3_fu_329_p1() {
    zext_ln120_3_fu_329_p1 = esl_zext<4,2>(select_ln120_1_fu_313_p3.read());
}

void Conv2d_b3::thread_zext_ln120_fu_253_p1() {
    zext_ln120_fu_253_p1 = esl_zext<5,2>(row_reg_182.read());
}

void Conv2d_b3::thread_zext_ln121_1_fu_371_p1() {
    zext_ln121_1_fu_371_p1 = esl_zext<5,2>(select_ln120_fu_305_p3.read());
}

void Conv2d_b3::thread_zext_ln121_fu_367_p1() {
    zext_ln121_fu_367_p1 = esl_zext<10,2>(select_ln120_fu_305_p3.read());
}

void Conv2d_b3::thread_zext_ln122_1_fu_265_p1() {
    zext_ln122_1_fu_265_p1 = esl_zext<5,4>(shl_ln_fu_257_p3.read());
}

void Conv2d_b3::thread_zext_ln122_2_fu_341_p1() {
    zext_ln122_2_fu_341_p1 = esl_zext<5,4>(shl_ln122_mid1_fu_333_p3.read());
}

void Conv2d_b3::thread_zext_ln122_fu_385_p1() {
    zext_ln122_fu_385_p1 = esl_zext<64,32>(sext_ln122_fu_381_p1.read());
}

void Conv2d_b3::thread_zext_ln123_fu_401_p1() {
    zext_ln123_fu_401_p1 = esl_zext<4,3>(ap_phi_mux_row_0_phi_fu_231_p4.read());
}

void Conv2d_b3::thread_zext_ln125_1_fu_500_p1() {
    zext_ln125_1_fu_500_p1 = esl_zext<64,32>(sext_ln125_6_fu_496_p1.read());
}

void Conv2d_b3::thread_zext_ln125_2_fu_534_p1() {
    zext_ln125_2_fu_534_p1 = esl_zext<64,32>(sext_ln125_8_fu_531_p1.read());
}

void Conv2d_b3::thread_zext_ln125_3_fu_413_p1() {
    zext_ln125_3_fu_413_p1 = esl_zext<9,8>(shl_ln8_fu_405_p3.read());
}

void Conv2d_b3::thread_zext_ln125_4_fu_425_p1() {
    zext_ln125_4_fu_425_p1 = esl_zext<9,5>(shl_ln125_1_fu_417_p3.read());
}

void Conv2d_b3::thread_zext_ln125_fu_479_p1() {
    zext_ln125_fu_479_p1 = esl_zext<64,32>(sext_ln125_5_fu_475_p1.read());
}

void Conv2d_b3::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln120_fu_275_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln123_fu_396_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln123_fu_396_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state20;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 8 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 16 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 32 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 64 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state20;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            }
            break;
        case 128 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage5_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            }
            break;
        case 256 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage6_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            }
            break;
        case 512 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage7_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            }
            break;
        case 1024 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage8_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            }
            break;
        case 2048 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage9_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            }
            break;
        case 4096 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage10_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            }
            break;
        case 8192 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage11_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            }
            break;
        case 16384 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<15>) ("XXXXXXXXXXXXXXX");
            break;
    }
}

}

