ECON-T:
 nchannels: 12
 RW:
  CH_ALIGNER_*_ALL:
   block_shift: 0x40
   addr_base: 0x0000
   params:
    config:
     default: 0
     params:
      force_ch_outputs:
       param_mask: 0x01
       param_shift: 6
      prbs_chk_en:
       param_mask: 0x01
       param_shift: 5
      patt_sel:
       param_mask: 0x01
       param_shift: 4
      prbs28_en:
       param_mask: 0x01
       param_shift: 3
      patt_en:
       param_mask: 0x01
       param_shift: 2
      sel_override_en:
       param_mask: 0x01
       param_shift: 1
      per_ch_align_en:
       param_mask: 0x01
       param_shift: 0
    sel_override_val:
     addr_offset: 0x01
     default: 0x00
    seed_in:
     addr_offset: 0x02
     size_byte: 2
     default: 0x0000
    user_word_0:
     addr_offset: 0x04
     size_byte: 4
     default: 0x00000000
    user_word_1:
     addr_offset: 0x08
     size_byte: 4
     default: 0x00000000
    user_word_2:
     addr_offset: 0x0c
     size_byte: 4
     default: 0x00000000
    user_word_3:
     addr_offset: 0x10
     size_byte: 4
     default: 0x00000000

  CH_ERR_*_ALL:
   block_shift: 4
   addr_base: 0x0300
   params:
    config:
     default: 0
     params:
      wren_mask:
       param_mask: 0x01
       param_shift: 2
      wren_err:
       param_mask: 0x01
       param_shift: 1
      clr_on_read:
       param_mask: 0x01
       param_shift: 0
    
  CH_EPRXGRP_*_ALL:
   block_shift: 4
   addr_base: 0x0340
   params:
    config:
     default: 0
     params:
      phaseSelect:
       param_mask: 0x0f
       param_shift: 3
      trainChannel:
       param_mask: 0x01
       param_shift: 2
      resetChannels:
       param_mask: 0x01
       param_shift: 1
      dllResetReq:
       param_mask: 0x01
       param_shift: 0

  ALIGNER_ALL:
   addr_base: 0x0380
   params:
    config:
     default: 0x02
     params:
      dbg_fc_cnt_clr:
       param_mask: 0x01
       param_shift: 3
      i2c_snapshot_en:
       param_mask: 0x01
       param_shift: 2
      snapshot_en:
       param_mask: 0x01
       param_shift: 1
      snapshot_arm:
       param_mask: 0x01
       param_shift: 0
    match_pattern_val:
     addr_offset: 0x01
     size_byte: 8
     default: 0x000000009ccccccc
    match_mask_val:
     addr_offset: 0x09
     size_byte: 8
     default: 0xffffffff00000000
    orbsyn_hdr:
     addr_offset: 0x11
     default: 0x09
     params:
      mask:
       param_mask: 0x0f
       param_shift: 4
      val:
       param_mask: 0x0f
       param_shift: 0
    orbsyn_cnt_max_val:
     addr_offset: 0x12
     size_byte: 2
     default: 0x0deb
    orbsyn_cnt_load_val:
     addr_offset: 0x14
     size_byte: 2
     default: 0x0db9
    orbsyn_cnt_snapshot:
     addr_offset: 0x16
     size_byte: 2
     default: 0x0002
    idle_hdr:
     addr_offset: 0x18
     default: 0x0a
     params:
      mask:
       param_mask: 0x0f
       param_shift: 4
      val:
       param_mask: 0x0f
       param_shift: 0
    
  ERRTOP_ALL:
   addr_base: 0x039a
   params:
    config:
     default: 0
     params:
      wren_msk_top:
       param_mask: 0x01
       param_shift: 2
      wren_err_top:
       param_mask: 0x01
       param_shift: 1
      clr_on_read_top:
       param_mask: 0x01
       param_shift: 0
    wr_data_top:
     addr_offset: 0x01
     size_byte: 2
     default: 0
    err_wr_data:
     addr_offset: 0x03
     default: 1

  EPRXGRP_TOP_ALL:
   addr_base: 0x03a2
   params:
    config:
     size_byte: 3
     default: 0x00a498
     params:
      enableReInit:
       param_mask: 0x01
       param_shift: 18
      dllInitSMForceClockEnable:
       param_mask: 0x01
       param_shift: 17
      dllConfirmCountSelect:
       param_mask: 0x03
       param_shift: 15
      dllUnLockThreshold:
       param_mask: 0x07
       param_shift: 12
      dllReLockThreshold:
       param_mask: 0x07
       param_shift: 9
      dllLockThreshold:
       param_mask: 0x07
       param_shift: 6
      trackMode:
       param_mask: 0x03
       param_shift: 4
      dataGatingEnable:
       param_mask: 0x01
       param_shift: 3
      dllCoarseLockDetection:
       param_mask: 0x01
       param_shift: 2
      dllCurrentSet:
       param_mask: 0x03
       param_shift: 0

  FCTRL_ALL:
   addr_base: 0x03a5
   params:
    config:
     default: 0x21
     params:
      reset_b_fc_counters:
       param_mask: 0x01
       param_shift: 5
      force_fc_error:
       param_mask: 0x01
       param_shift: 4
      invert_command_rx:
       param_mask: 0x01
       param_shift: 3
      PreL1AOffset:
       param_mask: 0x03
       param_shift: 1
      EdgeSel_T1:
       param_mask: 0x01
       param_shift: 0

  FMTBUF_ALL:
   addr_base: 0x03a9
   params:
    tx_sync_word:
     size_byte: 2
     default: 0x070f
    buff_t1:
     addr_offset: 0x02
     size_byte: 2
     default: 0x0030
    buff_t2:
     addr_offset: 0x04
     size_byte: 2
     default: 0x01ff
    buff_t3:
     addr_offset: 0x06
     default: 0x00
    config:
     addr_offset: 0x07
     default: 0x25
     params:
      eporttx_numen:
       param_mask: 0x0f
       param_shift: 4
      use_sum:
       # If True, send only sum of all TC in module sum for TS and BC algorithms instead of sum of only TC not transmitted
       param_mask: 0x01
       param_shift: 2
      stc_type:
       param_mask: 0x03
       param_shift: 0
    mask_ae:
     addr_offset: 0x08
     size_byte: 18
     default: 0xffff_ffff_ffff_ffff_ffff_ffff_ffff_ffff_ffff

  MFC_MUX_SELECT:
   addr_base: 0x03c4
   params:
    mux_select_*:
     addr_shift: 1
     param_mask: 0x3f
     param_shift: 0
     default: [ 0,  1,   2,  3,  4,  5,  6,  7,
                8,  9,  10, 11, 12, 13, 14, 15,
                16, 17, 18, 19, 10, 21, 22, 23,
                24, 25, 26, 27, 28, 29, 30, 31,
                32, 33, 34, 35, 36, 37, 38, 39,
                40, 41, 42, 43, 44, 45, 46, 47]

  MFC_CAL_VAL:
   addr_base: 0x03f4
   params:
    cal_*:
     addr_shift: 2
     size_byte: 2
     param_mask: 0xfff
     param_shift: 0
     default: [2048, 2048, 2048, 2048, 2048, 2048, 2048, 2048,
               2048, 2048, 2048, 2048, 2048, 2048, 2048, 2048,
               2048, 2048, 2048, 2048, 2048, 2048, 2048, 2048,
               2048, 2048, 2048, 2048, 2048, 2048, 2048, 2048,
               2048, 2048, 2048, 2048, 2048, 2048, 2048, 2048,
               2048, 2048, 2048, 2048, 2048, 2048, 2048, 2048]

  MFC_ALGORITHM_SEL_DENSITY:
   addr_base: 0x0454
   params:
    algo:
     default: 0x0
     params:
      select:
       param_mask: 0x07
       param_shift: 0
      density:
       param_mask: 0x01
       param_shift: 3

  ALGO_THRESHOLD_VAL:
   addr_base: 0x0455
   params:
    threshold_val_*:
     addr_shift: 3
     size_byte: 3
     default: [0, 0, 0, 0, 0, 0, 0, 0,
               0, 0, 0, 0, 0, 0, 0, 0,
               0, 0, 0, 0, 0, 0, 0, 0,
               0, 0, 0, 0, 0, 0, 0, 0,
               0, 0, 0, 0, 0, 0, 0, 0,
               0, 0, 0, 0, 0, 0, 0, 0]

  ALGO_DROPLSB:
   addr_base: 0x04e5
   params:
    drop_lsb:
     default: 0x0
     
  ERX_ALL:
   addr_base: 0x04e6
   params:
    config_ch_*:
     addr_shift: 1
     default: [0x05, 0x05, 0x05, 0x05, 0x05, 0x05,
               0x05, 0x05, 0x05, 0x05, 0x05, 0x05]
     params:
      set_common_mode:
       param_mask: 0x01
       param_shift: 5
      ch_equalizer:
       param_mask: 0x03
       param_shift: 3
      enable_termination:
       param_mask: 0x01
       param_shift: 2
      invert_data:
       param_mask: 0x01
       param_shift: 1
      enable:
       param_mask: 0x01
       param_shift: 1
    config_mux_*:
     addr_shift: 1
     addr_offset: 0x0c
     default: [0x05, 0x05, 0x05]
     params:
      set_common_mode:
       param_mask: 0x01
       param_shift: 5
      ch_equalizer:
       param_mask: 0x03
       param_shift: 3
      enable_termination:
       param_mask: 0x01
       param_shift: 2
      invert_data:
       param_mask: 0x01
       param_shift: 1
      enable:
       param_mask: 0x01
       param_shift: 0
       
  ETX_ALL:
   addr_base: 0x04f5
   params:
    config_ch_*:
     size_byte: 2
     addr_shift: 2
     default: [0x0606, 0x0606, 0x0606, 0x0606, 0x0606, 0x0606,
               0x0606, 0x0606, 0x0606, 0x0606, 0x0606, 0x0606]
     params:
      pre_emphasis_strength:
       param_mask: 0x07
       param_shift: 8
      pre_emphasis_width:
       param_mask: 0x07
       param_shift: 6
      pre_emphasis_mode:
       param_mask: 0x03
       param_shift: 4
      drive_strength:
       param_mask: 0x07
       param_shift: 1
      invert_data:
       param_mask: 0x01
       param_shift: 0
    config_mux_*:
     size_byte: 2
     addr_shift: 2
     addr_offset: 0x1a
     default: [0x0c0d, 0x0c0d, 0x0c0d, 0x0c0d]
     params:
      pre_emphasis_strength:
       param_mask: 0x07
       param_shift: 9
      pre_emphasis_width:
       param_mask: 0x07
       param_shift: 7
      pre_emphasis_mode:
       param_mask: 0x03
       param_shift: 5
      drive_strength:
       param_mask: 0x07
       param_shift: 2
      invert_data:
       param_mask: 0x01
       param_shift: 1
      enable:
       param_mask: 0x01
       param_shift: 0

  PLL_ALL:
   addr_base: 0x0517
   params:
    pll_bytes_1to0:
     size_byte: 2
     default: 0x0e00
    pll_bytes_4to2:
     addr_offset: 0x02
     size_byte: 3
     default: 0xffffff
    pll_bytes_8to5:
     addr_offset: 0x05
     size_byte: 4
     default: 0x3dfaaaae
    pll_bytes_12to9:
     addr_offset: 0x09
     size_byte: 4
     default: 0x34550555
    pll_bytes_17to13:
     addr_offset: 0x0d
     size_byte: 5
     default: 0x7c70d84558
    pll_bytes_21to18:
     addr_offset: 0x13
     size_byte: 4
     default: 0x0188c888
    pll_bytes_24to22:
     addr_offset: 0x17
     size_byte: 3
     default: 0x000e00
    pll_bytes_26to25:
     addr_offset: 0x1a
     size_byte: 2
     default: 0x0038
    pll_bytes_27:
     addr_offset: 0x1c
     size_byte: 1
     default: 0x00

  AUTOENCODER_*:
   block_shift: 143
   addr_base: 0x0538
   params:
    weights:
     size_byte: 143
     default: 0

  MISC_ALL:
   addr_base: 0x0bec
   params:
    misc_rw_0:
     default: 0
     params:
      run:
       param_mask: 0x01
       param_shift: 1
      clear_errors:
       param_mask: 0x01
       param_shift: 0

 RO:
  CH_ALIGNER_*_ALL:
   block_shift: 64
   addr_base: 0x0014
   params:
    status:
     default: 0
     params:
      prbs_chk_err:
       param_mask: 0x01
       param_shift: 7
      orbsyn_fc_err:
       param_mask: 0x01
       param_shift: 6
      orbsyn_arr_err:
       param_mask: 0x01
       param_shift: 5
      orbsyn_hdr_err:
       param_mask: 0x01
       param_shift: 4
      align_seu_err:
       param_mask: 0x01
       param_shift: 3
      hdr_mm_err:
       param_mask: 0x01
       param_shift: 2
      snapshot_dv:
       param_mask: 0x01
       param_shift: 1
      pattern_match:
       param_mask: 0x01
       param_shift: 0
    select:
     addr_offset: 0x01
     default: 0
    snapshot:
     addr_offset: 0x02
     size_byte: 24
     default: 0
    hdr_mm_cntr:
     addr_offset: 0x1a
     size_byte: 2
     default: 0
    
  CH_ERR_*_ALL:
   block_shift: 4
   addr_base: 0x0301
   params:
    raw_error:
     default: 0
    error_mask:
     addr_offset: 0x01
     default: 0
    error_data:
     addr_offset: 0x02
     default: 0
     params:
      err_out:
       param_mask: 0x01
       param_shift: 6
      err_dat:
       param_mask: 0x3f
       param_shift: 0

  CH_EPRXGRP_*_ALL:
   block_shift: 4
   addr_base: 0x0341
   params:
    status:
     default: 0
     params:
      channelLocked:
       param_mask: 0x01
       param_shift: 7
      dllInstantLock:
       param_mask: 0x01
       param_shift: 6
      phaseSelect:
       param_mask: 0x0f
       param_shift: 1
      dllState:
       param_mask: 0x03
       param_shift: 0
    dllstatus:
     addr_offset: 0x01
     default: 0x01
     params:
      dllLossOfLockCount:
       param_mask: 0x1f
       param_shift: 3
      dllLockFilterState:
       param_mask: 0x03
       param_shift: 1
      dllLocked:
       param_mask: 0x01
       param_shift: 0

  ALIGNER_ALL:
   addr_base: 0x0399
   params:
    status:
     default: 0
     params:
      dbg_fc_cnt:
       param_mask: 0x1f
       param_shift: 3
      dbg_orbsyn_rcvd:
       param_mask: 0x01
       param_shift: 2
      dbg_lreset_rcvd:
       param_mask: 0x01
       param_shift: 1
      done:
       param_mask: 0x01
       param_shift: 0
     
  ERRTOP_ALL:
   addr_base: 0x039e
   params:
    msk_dat_top:
     size_byte: 2
     default: 0
     param_mask: 0x1fff
     param_shift: 0
    err_dat_top:
     addr_offset: 0x02
     size_byte: 2
     default: 0
     params:
      err_out_top:
       param_mask: 0x01
       param_shift: 14
      err_dat_top:
       param_mask: 0x1fff
       param_shift: 0
     
  FCTRL_ALL:
   addr_base: 0x03a6
   params:
    status:
     default: 0
     params:
      locked:
       param_mask: 0x01
       param_shift: 2
      fc_error:
       param_mask: 0x01
       param_shift: 1
      command_rx_inverted:
       param_mask: 0x01
       param_shift: 0
    fc_error_count:
     addr_offset: 0x01
     default: 0
    lock_count:
     addr_offset: 0x02
     default: 0

  FMTBUF_ALL:
   addr_base: 0x03c3
   params:
    buffer_out_err:
     param_mask: 0x01
     param_shift: 0
     default: 0
     
  PLL_ALL:
   addr_base: 0x0533
   params:
    pll_read_bytes_2to0:
     size_byte: 3
     default: 0x000000
    pll_read_bytes_4to3:
     addr_offset: 0x03
     size_byte: 2
     default: 0x0000

  MISC_ALL:
   addr_base: 0x0bed
   params:
    misc_ro_0:
     default: 0
     
  MISC_ERR_CNT_SINGLE:
   addr_base: 0x0bee
   params:
    rw_ecc_err_in_re_cnt_single_chan_aligner_*:
     addr_shift: 3
     default: [0, 0, 0, 0, 0, 0,
               0, 0, 0, 0, 0, 0]
    rw_ecc_err_in_re_cnt_single_chan_err_*:
     addr_offset: 0x01
     addr_shift: 3
     default: [0, 0, 0, 0, 0, 0,
               0, 0, 0, 0, 0, 0]
    rw_ecc_err_in_re_cnt_single_chan_eprxgrp_*:
     addr_offset: 0x02
     addr_shift: 3
     default: [0, 0, 0, 0, 0, 0,
               0, 0, 0, 0, 0, 0]
    rw_ecc_err_in_re_cnt_single_chan_err_12:
     addr_offset: 0x24
     default: 0
    rw_ecc_err_in_re_cnt_single_aligner:
     addr_offset: 0x25
     default: 0
    rw_ecc_err_in_re_cnt_single_err_top:
     addr_offset: 0x26
     default: 0
    rw_ecc_err_in_re_cnt_single_eprxgrp_top:
     addr_offset: 0x27
     default: 0
    rw_ecc_err_in_re_cnt_single_fast_ctrl_decoder:
     addr_offset: 0x28
     default: 0
    rw_ecc_err_in_re_cnt_single_formatter_buffer:
     addr_offset: 0x29
     default: 0
    rw_ecc_err_in_re_cnt_single_mux_fix_calib:
     addr_offset: 0x2a
     default: 0
    rw_ecc_err_in_re_cnt_single_algorithm:
     addr_offset: 0x2b
     default: 0
    rw_ecc_err_in_re_cnt_single_erx:
     addr_offset: 0x2c
     default: 0
    rw_ecc_err_in_re_cnt_single_etx:
     addr_offset: 0x2d
     default: 0
    rw_ecc_err_in_re_cnt_single_pll:
     addr_offset: 0x2e
     default: 0
    rw_ecc_err_in_re_cnt_single_misc:
     addr_offset: 0x2f
     default: 0

  MISC_ERR_CNT_DOUBLE:
   addr_base: 0x0c1e
   params:
    rw_ecc_err_in_re_cnt_double_chan_aligner_*:
     addr_shift: 3
     default: [0, 0, 0, 0, 0, 0,
               0, 0, 0, 0, 0, 0]
    rw_ecc_err_in_re_cnt_double_chan_err_*:
     addr_offset: 0x01
     addr_shift: 3
     default: [0, 0, 0, 0, 0, 0,
               0, 0, 0, 0, 0, 0]
    rw_ecc_err_in_re_cnt_double_chan_eprxgrp_*:
     addr_offset: 0x02
     addr_shift: 3
     default: [0, 0, 0, 0, 0, 0,
               0, 0, 0, 0, 0, 0]
    rw_ecc_err_in_re_cnt_double_chan_err_12:
     addr_offset: 0x24
     default: 0
    rw_ecc_err_in_re_cnt_double_aligner:
     addr_offset: 0x25
     default: 0
    rw_ecc_err_in_re_cnt_double_err_top:
     addr_offset: 0x26
     default: 0
    rw_ecc_err_in_re_cnt_double_eprxgrp_top:
     addr_offset: 0x27
     default: 0
    rw_ecc_err_in_re_cnt_double_fast_ctrl_decoder:
     addr_offset: 0x28
     default: 0
    rw_ecc_err_in_re_cnt_double_formatter_buffer:
     addr_offset: 0x29
     default: 0
    rw_ecc_err_in_re_cnt_double_mux_fix_calib:
     addr_offset: 0x2a
     default: 0
    rw_ecc_err_in_re_cnt_double_algorithm:
     addr_offset: 0x2b
     default: 0
    rw_ecc_err_in_re_cnt_double_erx:
     addr_offset: 0x2c
     default: 0
    rw_ecc_err_in_re_cnt_double_etx:
     addr_offset: 0x2d
     default: 0
    rw_ecc_err_in_re_cnt_double_pll:
     addr_offset: 0x2e
     default: 0
    rw_ecc_err_in_re_cnt_double_misc:
     addr_offset: 0x2f
     default: 0

  MISC_ERR_CNT_PARITY:
   addr_base: 0x0c4e
   params:
    rw_ecc_err_in_re_cnt_parity_chan_aligner_*:
     addr_shift: 3
     default: [0, 0, 0, 0, 0, 0,
               0, 0, 0, 0, 0, 0]
    rw_ecc_err_in_re_cnt_parity_chan_err_*:
     addr_offset: 0x01
     addr_shift: 3
     default: [0, 0, 0, 0, 0, 0,
               0, 0, 0, 0, 0, 0]
    rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_*:
     addr_offset: 0x02
     addr_shift: 3
     default: [0, 0, 0, 0, 0, 0,
               0, 0, 0, 0, 0, 0]
    rw_ecc_err_in_re_cnt_parity_chan_err_12:
     addr_offset: 0x24
     default: 0
    rw_ecc_err_in_re_cnt_parity_aligner:
     addr_offset: 0x25
     default: 0
    rw_ecc_err_in_re_cnt_parity_err_top:
     addr_offset: 0x26
     default: 0
    rw_ecc_err_in_re_cnt_parity_eprxgrp_top:
     addr_offset: 0x27
     default: 0
    rw_ecc_err_in_re_cnt_parity_fast_ctrl_decoder:
     addr_offset: 0x28
     default: 0
    rw_ecc_err_in_re_cnt_parity_formatter_buffer:
     addr_offset: 0x29
     default: 0
    rw_ecc_err_in_re_cnt_parity_mux_fix_calib:
     addr_offset: 0x2a
     default: 0
    rw_ecc_err_in_re_cnt_parity_algorithm:
     addr_offset: 0x2b
     default: 0
    rw_ecc_err_in_re_cnt_parity_erx:
     addr_offset: 0x2c
     default: 0
    rw_ecc_err_in_re_cnt_parity_etx:
     addr_offset: 0x2d
     default: 0
    rw_ecc_err_in_re_cnt_parity_pll:
     addr_offset: 0x2e
     default: 0
    rw_ecc_err_in_re_cnt_parity_misc:
     addr_offset: 0x2f
     default: 0