INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:21:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.810ns period=3.620ns})
  Destination:            addf0/operator/fracAdder/X_c4_reg[10]_srl4_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.810ns period=3.620ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.620ns  (clk rise@3.620ns - clk rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.910ns (25.852%)  route 2.610ns (74.148%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.103 - 3.620 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1054, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X12Y106        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=53, routed)          0.619     1.381    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X16Y105        LUT5 (Prop_lut5_I2_O)        0.043     1.424 f  lsq1/handshake_lsq_lsq1_core/dataReg[6]_i_1/O
                         net (fo=2, routed)           0.438     1.862    load2/data_tehb/control/D[2]
    SLICE_X16Y109        LUT5 (Prop_lut5_I2_O)        0.043     1.905 r  load2/data_tehb/control/sXsYExnXY_c1[2]_i_14/O
                         net (fo=1, routed)           0.254     2.159    lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_3_2
    SLICE_X15Y109        LUT6 (Prop_lut6_I4_O)        0.043     2.202 r  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_11/O
                         net (fo=1, routed)           0.333     2.535    lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_11_n_0
    SLICE_X12Y109        LUT6 (Prop_lut6_I1_O)        0.043     2.578 f  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, routed)           0.099     2.677    load1/data_tehb/control/exnR[0]
    SLICE_X12Y109        LUT6 (Prop_lut6_I5_O)        0.043     2.720 r  load1/data_tehb/control/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.250     2.970    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X13Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     3.154 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.154    addf0/operator/ltOp_carry__2_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.281 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.347     3.628    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X17Y108        LUT5 (Prop_lut5_I1_O)        0.130     3.758 r  lsq1/handshake_lsq_lsq1_core/X_c4_reg[10]_srl4_i_1/O
                         net (fo=1, routed)           0.270     4.028    addf0/operator/fracAdder/X_c5_reg[10]_0
    SLICE_X17Y108        FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[10]_srl4_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.620     3.620 r  
                                                      0.000     3.620 r  clk (IN)
                         net (fo=1054, unset)         0.483     4.103    addf0/operator/fracAdder/clk
    SLICE_X17Y108        FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[10]_srl4_srlopt/C
                         clock pessimism              0.000     4.103    
                         clock uncertainty           -0.035     4.067    
    SLICE_X17Y108        FDRE (Setup_fdre_C_D)       -0.015     4.052    addf0/operator/fracAdder/X_c4_reg[10]_srl4_srlopt
  -------------------------------------------------------------------
                         required time                          4.052    
                         arrival time                          -4.028    
  -------------------------------------------------------------------
                         slack                                  0.024    




