[VMEM] WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 2403 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3006191 heartbeat IPC: 3.326 cumulative IPC: 3.326 (Simulation time: 00 hr 01 min 46 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5522718 heartbeat IPC: 3.974 cumulative IPC: 3.621 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 8037549 heartbeat IPC: 3.976 cumulative IPC: 3.732 (Simulation time: 00 hr 04 min 54 sec)
Warmup finished CPU 0 instructions: 40000004 cycles: 10556752 cumulative IPC: 3.789 (Simulation time: 00 hr 06 min 28 sec)
Warmup complete CPU 0 instructions: 40000004 cycles: 10556752 cumulative IPC: 3.789 (Simulation time: 00 hr 06 min 28 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 10556753 heartbeat IPC: 3.97 cumulative IPC: 3 (Simulation time: 00 hr 06 min 28 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 53576013 heartbeat IPC: 0.2325 cumulative IPC: 0.2325 (Simulation time: 00 hr 17 min 40 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 94329904 heartbeat IPC: 0.2454 cumulative IPC: 0.2387 (Simulation time: 00 hr 28 min 22 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 132256478 heartbeat IPC: 0.2637 cumulative IPC: 0.2465 (Simulation time: 00 hr 38 min 14 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 172936827 heartbeat IPC: 0.2458 cumulative IPC: 0.2463 (Simulation time: 00 hr 48 min 44 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 207308421 heartbeat IPC: 0.2909 cumulative IPC: 0.2541 (Simulation time: 00 hr 57 min 31 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 247038855 heartbeat IPC: 0.2517 cumulative IPC: 0.2537 (Simulation time: 01 hr 07 min 45 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 277005103 heartbeat IPC: 0.3337 cumulative IPC: 0.2627 (Simulation time: 01 hr 15 min 28 sec)
Heartbeat CPU 0 instructions: 120000024 cycles: 311646762 heartbeat IPC: 0.2887 cumulative IPC: 0.2657 (Simulation time: 01 hr 24 min 29 sec)
Heartbeat CPU 0 instructions: 130000024 cycles: 354752582 heartbeat IPC: 0.232 cumulative IPC: 0.2615 (Simulation time: 01 hr 35 min 08 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 384430353 cumulative IPC: 0.2601 (Simulation time: 01 hr 45 min 22 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 384430353 cumulative IPC: 0.2601 (Simulation time: 01 hr 45 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/wzz/ChampSim/traces/623.xalancbmk_s-10B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2601 instructions: 100000000 cycles: 384430353
CPU 0 Branch Prediction Accuracy: 94.56% MPKI: 14.07 Average ROB Occupancy at Mispredict: 40.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.09525
BRANCH_INDIRECT: 0.01832
BRANCH_CONDITIONAL: 13.45
BRANCH_DIRECT_CALL: 8e-05
BRANCH_INDIRECT_CALL: 0.1221
BRANCH_RETURN: 0.3888

cpu0->cpu0_STLB TOTAL        ACCESS:     744025 HIT:     234435 MISS:     509590 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     744025 HIT:     234435 MISS:     509590 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 66.37 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3486749 HIT:     838453 MISS:    2648296 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3118628 HIT:     623177 MISS:    2495451 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      63564 HIT:      36821 MISS:      26743 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     132938 HIT:     132577 MISS:        361 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     171619 HIT:      45878 MISS:     125741 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 219.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2826476 HIT:    2313790 MISS:     512686 MSHR_MERGE:     160472
cpu0->cpu0_L1I LOAD         ACCESS:    2826476 HIT:    2313790 MISS:     512686 MSHR_MERGE:     160472
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 38.98 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30205813 HIT:   24222524 MISS:    5983289 MSHR_MERGE:    2981688
cpu0->cpu0_L1D LOAD         ACCESS:   24790442 HIT:   19280589 MISS:    5509853 MSHR_MERGE:    2743439
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4903560 HIT:    4602218 MISS:     301342 MSHR_MERGE:     237774
cpu0->cpu0_L1D TRANSLATION  ACCESS:     511811 HIT:     339717 MISS:     172094 MSHR_MERGE:        475
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 200.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2489643 HIT:    2334465 MISS:     155178 MSHR_MERGE:      90111
cpu0->cpu0_ITLB LOAD         ACCESS:    2489643 HIT:    2334465 MISS:     155178 MSHR_MERGE:      90111
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 18.13 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29020077 HIT:   27569610 MISS:    1450467 MSHR_MERGE:     771509
cpu0->cpu0_DTLB LOAD         ACCESS:   29020077 HIT:   27569610 MISS:    1450467 MSHR_MERGE:     771509
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 54.31 cycles
cpu0->LLC TOTAL        ACCESS:    2689999 HIT:     220060 MISS:    2469939 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    2495451 HIT:     167382 MISS:    2328069 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      26743 HIT:       2457 MISS:      24286 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      42064 HIT:      41846 MISS:        218 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     125741 HIT:       8375 MISS:     117366 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 208.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      29156
  ROW_BUFFER_MISS:    2440290
  AVG DBUS CONGESTED CYCLE: 20.01
Channel 0 WQ ROW_BUFFER_HIT:      10913
  ROW_BUFFER_MISS:      25402
  FULL:          0
Channel 0 REFRESHES ISSUED:      32031
