![image](https://github.com/VardhanSuroshi/pes_asic_class/assets/132068498/33403244-c9dd-4aef-a022-da52e2eef51c)

Welcome to my GitHub repository dedicated to VLSI Physical Design for ASICs using open-source tools.

**Course Name** : VLSI Physical Design for ASICs  
**Instructor** : Kunal Ghosh 


# TABLE OF CONTENTS

## DAY 1 

**Inception of open-source EDA, OpenLANE and Sky130 PDK**
+ How to talk to computers
+ SoC design and OpenLANE
+ Get familiar to open-source EDA tools

## DAY-2

**Good floorplan vs bad floorplan and introduction to library cells**
+ Chip Floor planning considerations
+ Library Binding and Placement
+ Cell design and characterization flows
+ General timing characterization parameters

## DAY-3

**Design library cell using Magic Layout and ngspice characterization**
+ Labs for CMOS inverter ngspice simulations
+ Inception of Layout Â CMOS fabrication process
+ Sky130 Tech File Labs

## DAY-4

**Pre-layout timing analysis and importance of good clock tree**
+ Timing modelling using delay tables
+ Timing analysis with ideal clocks using openSTA
+ Clock tree synthesis TritonCTS and signal integrity
+ Timing analysis with real clocks using openSTA

## DAY-5

**Final steps for RTL2GDS using tritonRoute and openSTA**
+ Routing and design rule check (DRC)
+ Power Distribution Network and routing
+ TritonRoute Features




