INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link
	Log files: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin.link_summary, at Thu Sep  7 17:55:26 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Sep  7 17:55:26 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/v++_link_Bert_layer.link_guidance.html', at Thu Sep  7 17:55:27 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [17:57:16] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo -keep --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int --temp_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Sep  7 17:57:19 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [17:57:22] build_xd_ip_db started: /opt/xilinx/2022.1/Vitis/2022.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/hw.hpfm -clkid 0 -ip /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/iprepo/xilinx_com_hls_Bert_layer_1_0,Bert_layer -o /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [17:57:31] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2433.266 ; gain = 0.000 ; free physical = 30745 ; free virtual = 198614
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [17:57:31] cfgen started: /opt/xilinx/2022.1/Vitis/2022.1/bin/cfgen -dmclkid 0 -r /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: Bert_layer, num: 1  {Bert_layer_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v323 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v324 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v325 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v326 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v327 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v328 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v329 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v330 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v331 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v332 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v333 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v334 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v335 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v336 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v337 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v338 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v339 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v340 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v341 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v342 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v343 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v344 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v345 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v346 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v347 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v348 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v349 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v350 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v351 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v352 to HBM[0]
INFO: [SYSTEM_LINK 82-37] [17:57:44] cfgen finished successfully
Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2433.266 ; gain = 0.000 ; free physical = 30752 ; free virtual = 198621
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [17:57:44] cf2bd started: /opt/xilinx/2022.1/Vitis/2022.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/_sysl/.xsd --temp_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link --output_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [17:57:50] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2433.266 ; gain = 0.000 ; free physical = 30756 ; free virtual = 198630
INFO: [v++ 60-1441] [17:57:50] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 2338.680 ; gain = 0.000 ; free physical = 30798 ; free virtual = 198671
INFO: [v++ 60-1443] [17:57:50] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/sdsl.dat -rtd /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/cf2sw.rtd -nofilter /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/cf2sw_full.rtd -xclbin /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xclbin_orig.xml -o /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link
INFO: [v++ 60-1441] [17:57:59] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2338.680 ; gain = 0.000 ; free physical = 30786 ; free virtual = 198661
INFO: [v++ 60-1443] [17:57:59] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link
INFO: [v++ 60-1441] [17:58:00] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:01 . Memory (MB): peak = 2338.680 ; gain = 0.000 ; free physical = 30724 ; free virtual = 198599
INFO: [v++ 60-1443] [17:58:00] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --kernel_frequency 250 --remote_ip_cache /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/.ipcache -s --output_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int --log_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/link --report_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link --config /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vplConfig.ini -k /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link --no-info --iprepo /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0 --messageDb /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link/vpl.pb /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link

****** vpl v2022.1.2 (64-bit)
  **** SW Build 3602371 on 2022-08-02-23:13:43
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform
[17:58:26] Run vpl: Step create_project: Started
Creating Vivado project.
[17:58:32] Run vpl: Step create_project: Completed
[17:58:32] Run vpl: Step create_bd: Started
[17:59:16] Run vpl: Step create_bd: Completed
[17:59:16] Run vpl: Step update_bd: Started
[17:59:17] Run vpl: Step update_bd: Completed
[17:59:17] Run vpl: Step generate_target: Started
[18:00:19] Run vpl: Step generate_target: Completed
[18:00:19] Run vpl: Step config_hw_runs: Started
[18:00:23] Run vpl: Step config_hw_runs: Completed
[18:00:23] Run vpl: Step synth: Started
[18:00:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:01:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:01:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:02:25] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[18:02:32] Run vpl: Step synth: Completed
[18:02:32] Run vpl: Step impl: Started
[18:18:38] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 20m 35s 

[18:18:38] Starting logic optimization..
[18:20:08] Phase 1 Retarget
[18:20:38] Phase 2 Constant propagation
[18:21:08] Phase 3 Sweep
[18:22:09] Phase 4 BUFG optimization
[18:22:39] Phase 5 Shift Register Optimization
[18:23:09] Phase 6 Post Processing Netlist
[18:26:10] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 07m 32s 

[18:26:10] Starting logic placement..
[18:27:11] Phase 1 Placer Initialization
[18:27:11] Phase 1.1 Placer Initialization Netlist Sorting
[18:31:12] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[18:32:43] Phase 1.3 Build Placer Netlist Model
[18:36:14] Phase 1.4 Constrain Clocks/Macros
[18:37:14] Phase 2 Global Placement
[18:37:14] Phase 2.1 Floorplanning
[18:39:45] Phase 2.1.1 Partition Driven Placement
[18:39:45] Phase 2.1.1.1 PBP: Partition Driven Placement
[18:43:48] Phase 2.1.1.2 PBP: Clock Region Placement
[18:45:19] Phase 2.1.1.3 PBP: Discrete Incremental
[18:45:49] Phase 2.1.1.4 PBP: Compute Congestion
[18:45:49] Phase 2.1.1.5 PBP: Macro Placement
[18:45:49] Phase 2.1.1.6 PBP: UpdateTiming
[18:46:20] Phase 2.1.1.7 PBP: Add part constraints
[18:46:50] Phase 2.2 Physical Synthesis After Floorplan
[18:47:51] Phase 2.3 Update Timing before SLR Path Opt
[18:47:51] Phase 2.4 Post-Processing in Floorplanning
[18:47:51] Phase 2.5 Global Placement Core
[19:05:06] Phase 2.5.1 Physical Synthesis In Placer
[19:09:10] Phase 3 Detail Placement
[19:09:40] Phase 3.1 Commit Multi Column Macros
[19:10:11] Phase 3.2 Commit Most Macros & LUTRAMs
[19:12:43] Phase 3.3 Small Shape DP
[19:12:43] Phase 3.3.1 Small Shape Clustering
[19:13:14] Phase 3.3.2 Flow Legalize Slice Clusters
[19:13:14] Phase 3.3.3 Slice Area Swap
[19:13:44] Phase 3.3.3.1 Slice Area Swap Initial
[19:17:48] Phase 3.4 Place Remaining
[19:17:48] Phase 3.5 Re-assign LUT pins
[19:18:49] Phase 3.6 Pipeline Register Optimization
[19:18:49] Phase 3.7 Fast Optimization
[19:21:21] Phase 4 Post Placement Optimization and Clean-Up
[19:21:21] Phase 4.1 Post Commit Optimization
[19:24:24] Phase 4.1.1 Post Placement Optimization
[19:24:54] Phase 4.1.1.1 BUFG Insertion
[19:24:54] Phase 1 Physical Synthesis Initialization
[19:25:55] Phase 4.1.1.2 BUFG Replication
[19:27:26] Phase 4.1.1.3 Post Placement Timing Optimization
[19:32:31] Phase 4.1.1.4 Replication
[19:34:33] Phase 4.2 Post Placement Cleanup
[19:35:03] Phase 4.3 Placer Reporting
[19:35:03] Phase 4.3.1 Print Estimated Congestion
[19:35:03] Phase 4.4 Final Placement Cleanup
[19:53:50] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 27m 40s 

[19:53:50] Starting logic routing..
[19:55:22] Phase 1 Build RT Design
[19:58:55] Phase 2 Router Initialization
[19:58:55] Phase 2.1 Fix Topology Constraints
[19:59:25] Phase 2.2 Pre Route Cleanup
[19:59:56] Phase 2.3 Global Clock Net Routing
[20:00:57] Phase 2.4 Update Timing
[20:05:31] Phase 2.5 Update Timing for Bus Skew
[20:05:31] Phase 2.5.1 Update Timing
[20:07:33] Phase 3 Initial Routing
[20:07:33] Phase 3.1 Global Routing
[20:09:35] Phase 4 Rip-up And Reroute
[20:09:35] Phase 4.1 Global Iteration 0
[21:09:27] Phase 4.2 Global Iteration 1
[01:09:56] Phase 5 Delay and Skew Optimization
[01:09:56] Phase 5.1 Delay CleanUp
[01:09:56] Phase 5.2 Clock Skew Optimization
[01:10:57] Phase 6 Post Hold Fix
[01:10:57] Phase 6.1 Hold Fix Iter
[01:11:28] Phase 6.2 Additional Hold Fix
[01:12:28] Phase 7 Leaf Clock Prog Delay Opt
[01:13:29] Phase 8 Route finalize
[01:14:00] Phase 9 Verifying routed nets
[01:14:30] Phase 10 Depositing Routes
[01:18:30] Run vpl: Step impl: Failed
[01:18:31] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL 18-1000] Routing results verification failed due to partially-conflicted nets (Up to first 10 of violated nets):  level0_i/ulp/Bert_layer_1/inst/buf9_V_U/ram_reg_4_3_n_99 level0_i/ulp/Bert_layer_1/inst/buf9_V_9_U/ram_reg_3_2_n_99 level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1_fu_2223/address0[0] level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1_fu_2223/address0[2] level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1_fu_2223/address0[4] level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1_fu_2223/d0[0] level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1_fu_2223/d0[2] level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_367_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_ram/SRL_SIG_reg[0]_144[2] level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_368_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_ram/SRL_SIG_reg[0]_140[21] level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_369_U/U_Bert_layer_fifo_w24_d7_S_ram/out[14] 
ERROR: [VPL 60-773] In '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: route_design ERROR, please look at the run log file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: route_design ERROR, please look at the run log file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [01:18:32] Run run_link: Step vpl: Failed
Time (s): cpu = 00:05:32 ; elapsed = 07:20:31 . Memory (MB): peak = 2338.680 ; gain = 0.000 ; free physical = 30159 ; free virtual = 182846
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
