Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Nov  2 11:33:48 2024
| Host         : DESKTOP-GAPP9NE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopDatapath_Board_timing_summary_routed.rpt -pb TopDatapath_Board_timing_summary_routed.pb -rpx TopDatapath_Board_timing_summary_routed.rpx -warn_on_violation
| Design       : TopDatapath_Board
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  128         
SYNTH-10   Warning           Wide multiplier                                            3           
TIMING-18  Warning           Missing input or output delay                              13          
TIMING-20  Warning           Non-clocked latch                                          32          
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1139)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6237)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1139)
---------------------------
 There are 1075 register/latch pins with no clock driven by root clock pin: m1/ClkOut_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: m3/EX_MEMRegFile/outMemByte_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: m3/EX_MEMRegFile/outMemHalf_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6237)
---------------------------------------------------
 There are 6237 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.391        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.391        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 1.146ns (25.008%)  route 3.437ns (74.992%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    m1/Clk_IBUF_BUFG
    SLICE_X50Y29         FDCE                                         r  m1/DivCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  m1/DivCnt_reg[9]/Q
                         net (fo=2, routed)           0.707     6.264    m1/DivCnt[9]
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.296     6.560 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.811     7.371    m1/DivCnt[25]_i_5_n_1
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  m1/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.667     8.162    m1/DivCnt[25]_i_3_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.286 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.252     9.538    m1/DivCnt[25]_i_2_n_1
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.662 r  m1/DivCnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.662    m1/DivCnt_1[22]
    SLICE_X53Y31         FDCE                                         r  m1/DivCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    m1/Clk_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  m1/DivCnt_reg[22]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X53Y31         FDCE (Setup_fdce_C_D)        0.031    15.053    m1/DivCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.146ns (25.035%)  route 3.432ns (74.965%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    m1/Clk_IBUF_BUFG
    SLICE_X50Y29         FDCE                                         r  m1/DivCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  m1/DivCnt_reg[9]/Q
                         net (fo=2, routed)           0.707     6.264    m1/DivCnt[9]
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.296     6.560 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.811     7.371    m1/DivCnt[25]_i_5_n_1
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  m1/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.667     8.162    m1/DivCnt[25]_i_3_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.286 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.247     9.533    m1/DivCnt[25]_i_2_n_1
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.657 r  m1/DivCnt[19]_i_1/O
                         net (fo=1, routed)           0.000     9.657    m1/DivCnt_1[19]
    SLICE_X53Y31         FDCE                                         r  m1/DivCnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    m1/Clk_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  m1/DivCnt_reg[19]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X53Y31         FDCE (Setup_fdce_C_D)        0.029    15.051    m1/DivCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.174ns (25.463%)  route 3.437ns (74.537%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    m1/Clk_IBUF_BUFG
    SLICE_X50Y29         FDCE                                         r  m1/DivCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  m1/DivCnt_reg[9]/Q
                         net (fo=2, routed)           0.707     6.264    m1/DivCnt[9]
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.296     6.560 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.811     7.371    m1/DivCnt[25]_i_5_n_1
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  m1/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.667     8.162    m1/DivCnt[25]_i_3_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.286 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.252     9.538    m1/DivCnt[25]_i_2_n_1
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.152     9.690 r  m1/DivCnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.690    m1/DivCnt_1[25]
    SLICE_X53Y31         FDCE                                         r  m1/DivCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    m1/Clk_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  m1/DivCnt_reg[25]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X53Y31         FDCE (Setup_fdce_C_D)        0.075    15.097    m1/DivCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.172ns (25.458%)  route 3.432ns (74.542%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    m1/Clk_IBUF_BUFG
    SLICE_X50Y29         FDCE                                         r  m1/DivCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  m1/DivCnt_reg[9]/Q
                         net (fo=2, routed)           0.707     6.264    m1/DivCnt[9]
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.296     6.560 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.811     7.371    m1/DivCnt[25]_i_5_n_1
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  m1/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.667     8.162    m1/DivCnt[25]_i_3_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.286 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.247     9.533    m1/DivCnt[25]_i_2_n_1
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.150     9.683 r  m1/DivCnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.683    m1/DivCnt_1[20]
    SLICE_X53Y31         FDCE                                         r  m1/DivCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    m1/Clk_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  m1/DivCnt_reg[20]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X53Y31         FDCE (Setup_fdce_C_D)        0.075    15.097    m1/DivCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.146ns (24.895%)  route 3.457ns (75.105%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    m1/Clk_IBUF_BUFG
    SLICE_X50Y29         FDCE                                         r  m1/DivCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  m1/DivCnt_reg[9]/Q
                         net (fo=2, routed)           0.707     6.264    m1/DivCnt[9]
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.296     6.560 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.811     7.371    m1/DivCnt[25]_i_5_n_1
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  m1/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.667     8.162    m1/DivCnt[25]_i_3_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.286 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.273     9.559    m1/DivCnt[25]_i_2_n_1
    SLICE_X50Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.683 r  m1/DivCnt[18]_i_1/O
                         net (fo=1, routed)           0.000     9.683    m1/DivCnt_1[18]
    SLICE_X50Y31         FDCE                                         r  m1/DivCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    m1/Clk_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  m1/DivCnt_reg[18]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X50Y31         FDCE (Setup_fdce_C_D)        0.077    15.099    m1/DivCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.146ns (24.906%)  route 3.455ns (75.094%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    m1/Clk_IBUF_BUFG
    SLICE_X50Y29         FDCE                                         r  m1/DivCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  m1/DivCnt_reg[9]/Q
                         net (fo=2, routed)           0.707     6.264    m1/DivCnt[9]
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.296     6.560 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.811     7.371    m1/DivCnt[25]_i_5_n_1
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  m1/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.667     8.162    m1/DivCnt[25]_i_3_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.286 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.271     9.557    m1/DivCnt[25]_i_2_n_1
    SLICE_X50Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.681 r  m1/DivCnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.681    m1/DivCnt_1[23]
    SLICE_X50Y31         FDCE                                         r  m1/DivCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    m1/Clk_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  m1/DivCnt_reg[23]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X50Y31         FDCE (Setup_fdce_C_D)        0.081    15.103    m1/DivCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.170ns (25.285%)  route 3.457ns (74.715%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    m1/Clk_IBUF_BUFG
    SLICE_X50Y29         FDCE                                         r  m1/DivCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  m1/DivCnt_reg[9]/Q
                         net (fo=2, routed)           0.707     6.264    m1/DivCnt[9]
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.296     6.560 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.811     7.371    m1/DivCnt[25]_i_5_n_1
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  m1/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.667     8.162    m1/DivCnt[25]_i_3_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.286 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.273     9.559    m1/DivCnt[25]_i_2_n_1
    SLICE_X50Y31         LUT2 (Prop_lut2_I1_O)        0.148     9.707 r  m1/DivCnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.707    m1/DivCnt_1[21]
    SLICE_X50Y31         FDCE                                         r  m1/DivCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    m1/Clk_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  m1/DivCnt_reg[21]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X50Y31         FDCE (Setup_fdce_C_D)        0.118    15.140    m1/DivCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.172ns (25.328%)  route 3.455ns (74.672%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    m1/Clk_IBUF_BUFG
    SLICE_X50Y29         FDCE                                         r  m1/DivCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  m1/DivCnt_reg[9]/Q
                         net (fo=2, routed)           0.707     6.264    m1/DivCnt[9]
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.296     6.560 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.811     7.371    m1/DivCnt[25]_i_5_n_1
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  m1/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.667     8.162    m1/DivCnt[25]_i_3_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.286 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.271     9.557    m1/DivCnt[25]_i_2_n_1
    SLICE_X50Y31         LUT2 (Prop_lut2_I1_O)        0.150     9.707 r  m1/DivCnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.707    m1/DivCnt_1[24]
    SLICE_X50Y31         FDCE                                         r  m1/DivCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    m1/Clk_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  m1/DivCnt_reg[24]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X50Y31         FDCE (Setup_fdce_C_D)        0.118    15.140    m1/DivCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.146ns (25.734%)  route 3.307ns (74.266%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    m1/Clk_IBUF_BUFG
    SLICE_X50Y29         FDCE                                         r  m1/DivCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  m1/DivCnt_reg[9]/Q
                         net (fo=2, routed)           0.707     6.264    m1/DivCnt[9]
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.296     6.560 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.811     7.371    m1/DivCnt[25]_i_5_n_1
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  m1/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.667     8.162    m1/DivCnt[25]_i_3_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.286 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.123     9.408    m1/DivCnt[25]_i_2_n_1
    SLICE_X50Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.532 r  m1/DivCnt[14]_i_1/O
                         net (fo=1, routed)           0.000     9.532    m1/DivCnt_1[14]
    SLICE_X50Y30         FDCE                                         r  m1/DivCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.441    14.782    m1/Clk_IBUF_BUFG
    SLICE_X50Y30         FDCE                                         r  m1/DivCnt_reg[14]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y30         FDCE (Setup_fdce_C_D)        0.077    15.098    m1/DivCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.170ns (26.132%)  route 3.307ns (73.868%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    m1/Clk_IBUF_BUFG
    SLICE_X50Y29         FDCE                                         r  m1/DivCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  m1/DivCnt_reg[9]/Q
                         net (fo=2, routed)           0.707     6.264    m1/DivCnt[9]
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.296     6.560 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.811     7.371    m1/DivCnt[25]_i_5_n_1
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  m1/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.667     8.162    m1/DivCnt[25]_i_3_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.286 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.123     9.408    m1/DivCnt[25]_i_2_n_1
    SLICE_X50Y30         LUT2 (Prop_lut2_I1_O)        0.148     9.556 r  m1/DivCnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.556    m1/DivCnt_1[17]
    SLICE_X50Y30         FDCE                                         r  m1/DivCnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.441    14.782    m1/Clk_IBUF_BUFG
    SLICE_X50Y30         FDCE                                         r  m1/DivCnt_reg[17]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y30         FDCE (Setup_fdce_C_D)        0.118    15.139    m1/DivCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  5.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 m2/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.551     1.434    m2/Clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  m2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  m2/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.683    m2/cnt_reg_n_1_[11]
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  m2/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.791    m2/cnt_reg[8]_i_1_n_5
    SLICE_X47Y24         FDRE                                         r  m2/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.818     1.945    m2/Clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  m2/cnt_reg[11]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X47Y24         FDRE (Hold_fdre_C_D)         0.105     1.539    m2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 m2/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.551     1.434    m2/Clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  m2/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  m2/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.683    m2/cnt_reg_n_1_[15]
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  m2/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.791    m2/cnt_reg[12]_i_1_n_5
    SLICE_X47Y25         FDRE                                         r  m2/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.818     1.945    m2/Clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  m2/cnt_reg[15]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X47Y25         FDRE (Hold_fdre_C_D)         0.105     1.539    m2/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 m2/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.554     1.437    m2/Clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  m2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  m2/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.686    m2/cnt_reg_n_1_[3]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  m2/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    m2/cnt_reg[0]_i_1_n_5
    SLICE_X47Y22         FDRE                                         r  m2/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.821     1.948    m2/Clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  m2/cnt_reg[3]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X47Y22         FDRE (Hold_fdre_C_D)         0.105     1.542    m2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 m2/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.435    m2/Clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  m2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  m2/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.684    m2/cnt_reg_n_1_[7]
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.792 r  m2/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.792    m2/cnt_reg[4]_i_1_n_5
    SLICE_X47Y23         FDRE                                         r  m2/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.819     1.946    m2/Clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  m2/cnt_reg[7]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X47Y23         FDRE (Hold_fdre_C_D)         0.105     1.540    m2/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 m2/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.551     1.434    m2/Clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  m2/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  m2/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.680    m2/cnt_reg_n_1_[12]
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.795 r  m2/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.795    m2/cnt_reg[12]_i_1_n_8
    SLICE_X47Y25         FDRE                                         r  m2/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.818     1.945    m2/Clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  m2/cnt_reg[12]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X47Y25         FDRE (Hold_fdre_C_D)         0.105     1.539    m2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 m2/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.551     1.434    m2/Clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  m2/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  m2/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.680    m2/cnt_reg_n_1_[8]
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.795 r  m2/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.795    m2/cnt_reg[8]_i_1_n_8
    SLICE_X47Y24         FDRE                                         r  m2/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.818     1.945    m2/Clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  m2/cnt_reg[8]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X47Y24         FDRE (Hold_fdre_C_D)         0.105     1.539    m2/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 m2/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.435    m2/Clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  m2/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  m2/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.681    m2/cnt_reg_n_1_[16]
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.796 r  m2/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.796    m2/cnt_reg[16]_i_1_n_8
    SLICE_X47Y26         FDRE                                         r  m2/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.819     1.946    m2/Clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  m2/cnt_reg[16]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.105     1.540    m2/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 m2/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.435    m2/Clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  m2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  m2/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.681    m2/cnt_reg_n_1_[4]
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.796 r  m2/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.796    m2/cnt_reg[4]_i_1_n_8
    SLICE_X47Y23         FDRE                                         r  m2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.819     1.946    m2/Clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  m2/cnt_reg[4]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X47Y23         FDRE (Hold_fdre_C_D)         0.105     1.540    m2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 m2/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.554     1.437    m2/Clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  m2/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  m2/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.688    m2/cnt_reg_n_1_[2]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  m2/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.799    m2/cnt_reg[0]_i_1_n_6
    SLICE_X47Y22         FDRE                                         r  m2/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.821     1.948    m2/Clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  m2/cnt_reg[2]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X47Y22         FDRE (Hold_fdre_C_D)         0.105     1.542    m2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 m2/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.435    m2/Clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  m2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  m2/cnt_reg[6]/Q
                         net (fo=1, routed)           0.109     1.686    m2/cnt_reg_n_1_[6]
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.797 r  m2/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.797    m2/cnt_reg[4]_i_1_n_6
    SLICE_X47Y23         FDRE                                         r  m2/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.819     1.946    m2/Clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  m2/cnt_reg[6]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X47Y23         FDRE (Hold_fdre_C_D)         0.105     1.540    m2/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y28   m1/ClkOut_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y27   m1/DivCnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y29   m1/DivCnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y29   m1/DivCnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y29   m1/DivCnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y29   m1/DivCnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y30   m1/DivCnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y30   m1/DivCnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y30   m1/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   m1/ClkOut_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   m1/ClkOut_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y27   m1/DivCnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y27   m1/DivCnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   m1/DivCnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   m1/DivCnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   m1/DivCnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   m1/DivCnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   m1/DivCnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   m1/DivCnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   m1/ClkOut_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   m1/ClkOut_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y27   m1/DivCnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y27   m1/DivCnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   m1/DivCnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   m1/DivCnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   m1/DivCnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   m1/DivCnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   m1/DivCnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   m1/DivCnt_reg[12]/C



