`begin_keywords "1800-2017"
`line 1 "../../rtl/Or_Gate.v" 1
module Or_Gate
(
	input logic input_A,
	input logic input_B,

`line 6 "../../rtl/Or_Gate.v" 0
	output logic output_C
);
	assign output_C = input_A || input_B;
endmodule
`line 10 "../../rtl/Or_Gate.v" 2
