{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706867906348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706867906348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  2 10:58:26 2024 " "Processing started: Fri Feb  2 10:58:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706867906348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867906348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_proyecto -c DE10_Standard_proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_proyecto -c DE10_Standard_proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867906348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706867906465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_Standard_proyecto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE10_Standard_proyecto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Standard_proyecto-rtl " "Found design unit 1: DE10_Standard_proyecto-rtl" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706867910771 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_proyecto " "Found entity 1: DE10_Standard_proyecto" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706867910771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART/UART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART/UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-ART_UART " "Found design unit 1: UART-ART_UART" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706867910771 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706867910771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART/UART_UC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART/UART_UC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_UC-def_UART_UC " "Found design unit 1: UART_UC-def_UART_UC" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706867910772 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_UC " "Found entity 1: UART_UC" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706867910772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910772 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_proyecto " "Elaborating entity \"DE10_Standard_proyecto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706867910786 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_l DE10_Standard_proyecto.vhd(119) " "Verilog HDL or VHDL warning at DE10_Standard_proyecto.vhd(119): object \"reset_l\" assigned a value but never read" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706867910787 "|DE10_Standard_proyecto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:UART_MAP " "Elaborating entity \"UART\" for hierarchy \"UART:UART_MAP\"" {  } { { "DE10_Standard_proyecto.vhd" "UART_MAP" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706867910787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_UC UART:UART_MAP\|UART_UC:UC " "Elaborating entity \"UART_UC\" for hierarchy \"UART:UART_MAP\|UART_UC:UC\"" {  } { { "UART/UART.vhd" "UC" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706867910791 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ES UART_UC.vhd(53) " "VHDL Process Statement warning at UART_UC.vhd(53): signal \"ES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706867910791 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ES UART_UC.vhd(35) " "VHDL Process Statement warning at UART_UC.vhd(35): inferring latch(es) for signal or variable \"ES\", which holds its previous value in one or more paths through the process" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706867910791 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bits UART_UC.vhd(35) " "VHDL Process Statement warning at UART_UC.vhd(35): inferring latch(es) for signal or variable \"bits\", which holds its previous value in one or more paths through the process" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[0\] UART_UC.vhd(69) " "Inferred latch for \"bits\[0\]\" at UART_UC.vhd(69)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[1\] UART_UC.vhd(69) " "Inferred latch for \"bits\[1\]\" at UART_UC.vhd(69)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[2\] UART_UC.vhd(69) " "Inferred latch for \"bits\[2\]\" at UART_UC.vhd(69)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[0\] UART_UC.vhd(35) " "Inferred latch for \"bits\[0\]\" at UART_UC.vhd(35)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[1\] UART_UC.vhd(35) " "Inferred latch for \"bits\[1\]\" at UART_UC.vhd(35)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[2\] UART_UC.vhd(35) " "Inferred latch for \"bits\[2\]\" at UART_UC.vhd(35)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e3 UART_UC.vhd(35) " "Inferred latch for \"ES.e3\" at UART_UC.vhd(35)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e2 UART_UC.vhd(35) " "Inferred latch for \"ES.e2\" at UART_UC.vhd(35)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e1 UART_UC.vhd(35) " "Inferred latch for \"ES.e1\" at UART_UC.vhd(35)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e0 UART_UC.vhd(35) " "Inferred latch for \"ES.e0\" at UART_UC.vhd(35)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "bits\[2\] UART_UC.vhd(69) " "Can't resolve multiple constant drivers for net \"bits\[2\]\" at UART_UC.vhd(69)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 69 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "UART_UC.vhd(35) " "Constant driver at UART_UC.vhd(35)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 35 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "bits\[1\] UART_UC.vhd(69) " "Can't resolve multiple constant drivers for net \"bits\[1\]\" at UART_UC.vhd(69)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 69 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "bits\[0\] UART_UC.vhd(35) " "Can't resolve multiple constant drivers for net \"bits\[0\]\" at UART_UC.vhd(35)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "UART_UC.vhd(69) " "Constant driver at UART_UC.vhd(69)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 69 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "UART:UART_MAP\|UART_UC:UC " "Can't elaborate user hierarchy \"UART:UART_MAP\|UART_UC:UC\"" {  } { { "UART/UART.vhd" "UC" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 45 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706867910792 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706867910835 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb  2 10:58:30 2024 " "Processing ended: Fri Feb  2 10:58:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706867910835 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706867910835 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706867910835 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867910835 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706867911418 ""}
