# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.03
# platform  : Linux 4.18.0-513.24.1.el8_9.x86_64
# version   : 2024.03 FCS 64 bits
# build date: 2024.03.27 15:42:27 UTC
# ----------------------------------------
# started   : 2024-05-22 15:06:52 CDT
# hostname  : pal-achieve-06.(none)
# pid       : 13780
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:39027' '-nowindow' '-style' 'windows' '-data' 'AAAA/HicVY7BDsFQFERPiUYsrH2DhC/o2rZEYiuCChFtaEls+FR/UqeNSjqTe999M3NfXgBEr7IsqdF92kJiZvKP4PMbooA2qnunrSzerRN6zXITCa0hEy6krDlQcFQZq2w4y5SHeqF/s2cy5UrOnp16zNJ033Sic3ce+dc5K73cSuTUaetLMDCXuZ1yqreaRIUvul0dDA==' '-proj' '/data/vpulav2/Work/Jasper/t_ff/t_ff/sessionLogs/session_0' '-init' '-hidden' '/data/vpulav2/Work/Jasper/t_ff/t_ff/.tmp/.initCmds.tcl' 'FPV_t_ff.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /data/vpulav2/Work/Jasper/t_ff/t_ff/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% 
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/t_ff.v
[-- (VERI-1482)] Analyzing Verilog file './/t_ff.v'
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property.sva'
% 
% # Elaborate design and properties
% elaborate -top T_flipflop
INFO (ISW003): Top module name is "T_flipflop".
[INFO (HIER-8002)] .//t_ff.v(16): Disabling old hierarchical reference handler
[WARN (VERI-2435)] .//bindings.sva(8): port 'DEFAULT_RESET' is not connected on this instance
[INFO (VERI-1018)] .//property.sva(1): compiling module 'i_t_ff'
[INFO (VERI-1018)] .//t_ff.v(1): compiling module 'T_flipflop'
[WARN (VERI-8028)] .//bindings.sva(2): missing/open ports on instance v_t_ff of module i_t_ff
[WARN (VDB-1013)] .//bindings.sva(8): input port 'DEFAULT_RESET' is not connected on this instance
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
T_flipflop
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock clk
[<embedded>] % reset rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "T_flipflop"]
---------------------------
# Flops:         1 (213) (212 property flop bits)
# Latches:       0 (0)
# Gates:         1350 (1350)
# Nets:          1379
# Ports:         5
# RTL Lines:     99
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  74
# Embedded Covers:      74
213
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 148 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 1 design flops, 0 of 0 design latches, 360 of 360 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_2" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_3" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_4" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_5" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_6" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_11" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_12" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_13" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_13:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_14" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_14:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_15" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_16" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_17" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_18" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_19" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_20" was proven in 0.00 s.
0: Found proofs for 18 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_43" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_43:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_44" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_44:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_45" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_45:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_46" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_46:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_71" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_71:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_72" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_72:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_73" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_73:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_74" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_74:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 16 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_2:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_3:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_4:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_5:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_6:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [0.01 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "T_flipflop.v_t_ff._assert_7" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_7:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "T_flipflop.v_t_ff._assert_8" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_8:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "T_flipflop.v_t_ff._assert_9" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_9:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "T_flipflop.v_t_ff._assert_10" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_10:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_11:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_12:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_15:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_16:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_17:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_18:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_19:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_20:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "T_flipflop.v_t_ff._assert_21" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_21:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "T_flipflop.v_t_ff._assert_22" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_22:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "T_flipflop.v_t_ff._assert_23" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_23:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "T_flipflop.v_t_ff._assert_24" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_24:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "T_flipflop.v_t_ff._assert_25" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_25:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "T_flipflop.v_t_ff._assert_26" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_26:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "T_flipflop.v_t_ff._assert_27" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_27:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "T_flipflop.v_t_ff._assert_28" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_28:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 2 cycles was found for the property "T_flipflop.v_t_ff._assert_41" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_41:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 2 cycles was found for the property "T_flipflop.v_t_ff._assert_42" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_42:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 2 cycles was found for the property "T_flipflop.v_t_ff._assert_47" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_47:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 2 cycles was found for the property "T_flipflop.v_t_ff._assert_48" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_48:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_49:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_50:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_51:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_52:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_53:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_54:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_59:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_60:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_61:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_62:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_63:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "T_flipflop.v_t_ff._assert_64" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_64:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "T_flipflop.v_t_ff._assert_65" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_65:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_66:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_29:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_30" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_30:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_31" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_31:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_32" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_32:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_33" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_33:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_34" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_34:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_35" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_35:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_36" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_36:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_37:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_38" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_38:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_39" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_39:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_40" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_40:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_55:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_56:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_57:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_58:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_59" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_60" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_61" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_62" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_63" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_66" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_67" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_67:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_68" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_68:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_69" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_69:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_70" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "T_flipflop.v_t_ff._assert_70:precondition1" was proven unreachable in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.03 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_29" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_37" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_55" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_56" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_57" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "T_flipflop.v_t_ff._assert_58" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 60 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 3
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 13853@pal-achieve-06(local) jg_13780_pal-achieve-06_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "T_flipflop.v_t_ff._assert_50" in 0.00 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "T_flipflop.v_t_ff._assert_54" in 0.00 s.
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "T_flipflop.v_t_ff._assert_51" in 0.00 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "T_flipflop.v_t_ff._assert_53" in 0.00 s.
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.Hp: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "T_flipflop.v_t_ff._assert_49" in 0.00 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "T_flipflop.v_t_ff._assert_52" in 0.00 s.
0.0.Hp: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.N: Proofgrid shell started at 13852@pal-achieve-06(local) jg_13780_pal-achieve-06_1
0.0.N: Requesting engine job to terminate
0.0.N: Preventing job from starting because proof is shutting down.
0.0.N: Requesting engine job to terminate
0.0.N: Interrupted. [0.00 s]
0.0.Ht: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.12 s)
0.0.Ht: Proofgrid shell started at 13875@pal-achieve-06(local) jg_13780_pal-achieve-06_1
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.12 s)
0.0.Bm: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Mpcustom4: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 13883@pal-achieve-06(local) jg_13780_pal-achieve-06_1
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.15 s)
0.0.Mpcustom4: Proofgrid shell started at 13884@pal-achieve-06(local) jg_13780_pal-achieve-06_1
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.16 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.78 %)
--------------------------------------------------------------
     engines started                               :     5
     engine jobs started                           :     5

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        0.00        0.00        0.00 %
     Hp        0.15        0.01        0.00        3.89 %
     Ht        0.15        0.00        0.00        0.00 %
     Bm        0.15        0.00        0.00        0.00 %
    Mpcustom4        0.16        0.00        0.00        0.00 %
    all        0.16        0.00        0.00        0.78 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.78        0.01        0.00

    Data read    : 3.21 kiB
    Data written : 769.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 148
                 assertions                   : 74
                  - proven                    : 50 (67.5676%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 24 (32.4324%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 74
                  - unreachable               : 30 (40.5405%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 44 (59.4595%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.03 FCS 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: pal-achieve-06.uic.edu
    User Name: vpulav2
    Printed on: Wednesday, May22, 2024 03:06:53 PM CDT
    Working Directory: /data/vpulav2/Work/Jasper/t_ff


==============================================================
RESULTS
==============================================================

-------------------------------------------------------------------------------------------------------
       Name                                           |    Result    |  Engine  |  Bound  |  Time    
-------------------------------------------------------------------------------------------------------

---[ <embedded> ]--------------------------------------------------------------------------------------
[1]   T_flipflop.v_t_ff._assert_1                          proven          PRE    Infinite    0.000 s      
[2]   T_flipflop.v_t_ff._assert_1:precondition1            covered         PRE           1    0.000 s      
[3]   T_flipflop.v_t_ff._assert_2                          proven          PRE    Infinite    0.000 s      
[4]   T_flipflop.v_t_ff._assert_2:precondition1            covered         PRE           1    0.000 s      
[5]   T_flipflop.v_t_ff._assert_3                          proven          PRE    Infinite    0.000 s      
[6]   T_flipflop.v_t_ff._assert_3:precondition1            covered         PRE           1    0.000 s      
[7]   T_flipflop.v_t_ff._assert_4                          proven          PRE    Infinite    0.000 s      
[8]   T_flipflop.v_t_ff._assert_4:precondition1            covered         PRE           1    0.000 s      
[9]   T_flipflop.v_t_ff._assert_5                          proven          PRE    Infinite    0.000 s      
[10]  T_flipflop.v_t_ff._assert_5:precondition1            covered         PRE           1    0.000 s      
[11]  T_flipflop.v_t_ff._assert_6                          proven          PRE    Infinite    0.000 s      
[12]  T_flipflop.v_t_ff._assert_6:precondition1            covered         PRE           1    0.000 s      
[13]  T_flipflop.v_t_ff._assert_7                          cex             PRE           1    0.000 s      
[14]  T_flipflop.v_t_ff._assert_7:precondition1            covered         PRE           1    0.000 s      
[15]  T_flipflop.v_t_ff._assert_8                          cex             PRE           1    0.000 s      
[16]  T_flipflop.v_t_ff._assert_8:precondition1            covered         PRE           1    0.000 s      
[17]  T_flipflop.v_t_ff._assert_9                          cex             PRE           1    0.000 s      
[18]  T_flipflop.v_t_ff._assert_9:precondition1            covered         PRE           1    0.000 s      
[19]  T_flipflop.v_t_ff._assert_10                         cex             PRE           1    0.000 s      
[20]  T_flipflop.v_t_ff._assert_10:precondition1           covered         PRE           1    0.000 s      
[21]  T_flipflop.v_t_ff._assert_11                         proven          PRE    Infinite    0.000 s      
[22]  T_flipflop.v_t_ff._assert_11:precondition1           covered         PRE           1    0.000 s      
[23]  T_flipflop.v_t_ff._assert_12                         proven          PRE    Infinite    0.000 s      
[24]  T_flipflop.v_t_ff._assert_12:precondition1           covered         PRE           1    0.000 s      
[25]  T_flipflop.v_t_ff._assert_13                         proven          PRE    Infinite    0.000 s      
[26]  T_flipflop.v_t_ff._assert_13:precondition1           unreachable     PRE    Infinite    0.000 s      
[27]  T_flipflop.v_t_ff._assert_14                         proven          PRE    Infinite    0.000 s      
[28]  T_flipflop.v_t_ff._assert_14:precondition1           unreachable     PRE    Infinite    0.000 s      
[29]  T_flipflop.v_t_ff._assert_15                         proven          PRE    Infinite    0.000 s      
[30]  T_flipflop.v_t_ff._assert_15:precondition1           covered         PRE           1    0.000 s      
[31]  T_flipflop.v_t_ff._assert_16                         proven          PRE    Infinite    0.000 s      
[32]  T_flipflop.v_t_ff._assert_16:precondition1           covered         PRE           1    0.000 s      
[33]  T_flipflop.v_t_ff._assert_17                         proven          PRE    Infinite    0.000 s      
[34]  T_flipflop.v_t_ff._assert_17:precondition1           covered         PRE           1    0.000 s      
[35]  T_flipflop.v_t_ff._assert_18                         proven          PRE    Infinite    0.000 s      
[36]  T_flipflop.v_t_ff._assert_18:precondition1           covered         PRE           1    0.000 s      
[37]  T_flipflop.v_t_ff._assert_19                         proven          PRE    Infinite    0.000 s      
[38]  T_flipflop.v_t_ff._assert_19:precondition1           covered         PRE           1    0.000 s      
[39]  T_flipflop.v_t_ff._assert_20                         proven          PRE    Infinite    0.000 s      
[40]  T_flipflop.v_t_ff._assert_20:precondition1           covered         PRE           1    0.000 s      
[41]  T_flipflop.v_t_ff._assert_21                         cex             PRE           1    0.000 s      
[42]  T_flipflop.v_t_ff._assert_21:precondition1           covered         PRE           1    0.000 s      
[43]  T_flipflop.v_t_ff._assert_22                         cex             PRE           1    0.000 s      
[44]  T_flipflop.v_t_ff._assert_22:precondition1           covered         PRE           1    0.000 s      
[45]  T_flipflop.v_t_ff._assert_23                         cex             PRE           1    0.000 s      
[46]  T_flipflop.v_t_ff._assert_23:precondition1           covered         PRE           1    0.000 s      
[47]  T_flipflop.v_t_ff._assert_24                         cex             PRE           1    0.000 s      
[48]  T_flipflop.v_t_ff._assert_24:precondition1           covered         PRE           1    0.000 s      
[49]  T_flipflop.v_t_ff._assert_25                         cex             PRE           1    0.000 s      
[50]  T_flipflop.v_t_ff._assert_25:precondition1           covered         PRE           1    0.000 s      
[51]  T_flipflop.v_t_ff._assert_26                         cex             PRE           1    0.000 s      
[52]  T_flipflop.v_t_ff._assert_26:precondition1           covered         PRE           1    0.000 s      
[53]  T_flipflop.v_t_ff._assert_27                         cex             PRE           1    0.000 s      
[54]  T_flipflop.v_t_ff._assert_27:precondition1           covered         PRE           1    0.000 s      
[55]  T_flipflop.v_t_ff._assert_28                         cex             PRE           1    0.000 s      
[56]  T_flipflop.v_t_ff._assert_28:precondition1           covered         PRE           1    0.000 s      
[57]  T_flipflop.v_t_ff._assert_29                         proven          PRE    Infinite    0.000 s      
[58]  T_flipflop.v_t_ff._assert_29:precondition1           unreachable     PRE    Infinite    0.000 s      
[59]  T_flipflop.v_t_ff._assert_30                         proven          PRE    Infinite    0.000 s      
[60]  T_flipflop.v_t_ff._assert_30:precondition1           unreachable     PRE    Infinite    0.000 s      
[61]  T_flipflop.v_t_ff._assert_31                         proven          PRE    Infinite    0.000 s      
[62]  T_flipflop.v_t_ff._assert_31:precondition1           unreachable     PRE    Infinite    0.000 s      
[63]  T_flipflop.v_t_ff._assert_32                         proven          PRE    Infinite    0.000 s      
[64]  T_flipflop.v_t_ff._assert_32:precondition1           unreachable     PRE    Infinite    0.000 s      
[65]  T_flipflop.v_t_ff._assert_33                         proven          PRE    Infinite    0.000 s      
[66]  T_flipflop.v_t_ff._assert_33:precondition1           unreachable     PRE    Infinite    0.000 s      
[67]  T_flipflop.v_t_ff._assert_34                         proven          PRE    Infinite    0.000 s      
[68]  T_flipflop.v_t_ff._assert_34:precondition1           unreachable     PRE    Infinite    0.000 s      
[69]  T_flipflop.v_t_ff._assert_35                         proven          PRE    Infinite    0.000 s      
[70]  T_flipflop.v_t_ff._assert_35:precondition1           unreachable     PRE    Infinite    0.000 s      
[71]  T_flipflop.v_t_ff._assert_36                         proven          PRE    Infinite    0.000 s      
[72]  T_flipflop.v_t_ff._assert_36:precondition1           unreachable     PRE    Infinite    0.000 s      
[73]  T_flipflop.v_t_ff._assert_37                         proven          PRE    Infinite    0.000 s      
[74]  T_flipflop.v_t_ff._assert_37:precondition1           unreachable     PRE    Infinite    0.000 s      
[75]  T_flipflop.v_t_ff._assert_38                         proven          PRE    Infinite    0.000 s      
[76]  T_flipflop.v_t_ff._assert_38:precondition1           unreachable     PRE    Infinite    0.000 s      
[77]  T_flipflop.v_t_ff._assert_39                         proven          PRE    Infinite    0.000 s      
[78]  T_flipflop.v_t_ff._assert_39:precondition1           unreachable     PRE    Infinite    0.000 s      
[79]  T_flipflop.v_t_ff._assert_40                         proven          PRE    Infinite    0.000 s      
[80]  T_flipflop.v_t_ff._assert_40:precondition1           unreachable     PRE    Infinite    0.000 s      
[81]  T_flipflop.v_t_ff._assert_41                         cex             PRE           2    0.000 s      
[82]  T_flipflop.v_t_ff._assert_41:precondition1           covered         PRE           2    0.000 s      
[83]  T_flipflop.v_t_ff._assert_42                         cex             PRE           2    0.000 s      
[84]  T_flipflop.v_t_ff._assert_42:precondition1           covered         PRE           2    0.000 s      
[85]  T_flipflop.v_t_ff._assert_43                         proven          PRE    Infinite    0.000 s      
[86]  T_flipflop.v_t_ff._assert_43:precondition1           unreachable     PRE    Infinite    0.000 s      
[87]  T_flipflop.v_t_ff._assert_44                         proven          PRE    Infinite    0.000 s      
[88]  T_flipflop.v_t_ff._assert_44:precondition1           unreachable     PRE    Infinite    0.000 s      
[89]  T_flipflop.v_t_ff._assert_45                         proven          PRE    Infinite    0.000 s      
[90]  T_flipflop.v_t_ff._assert_45:precondition1           unreachable     PRE    Infinite    0.000 s      
[91]  T_flipflop.v_t_ff._assert_46                         proven          PRE    Infinite    0.000 s      
[92]  T_flipflop.v_t_ff._assert_46:precondition1           unreachable     PRE    Infinite    0.000 s      
[93]  T_flipflop.v_t_ff._assert_47                         cex             PRE           2    0.000 s      
[94]  T_flipflop.v_t_ff._assert_47:precondition1           covered         PRE           2    0.000 s      
[95]  T_flipflop.v_t_ff._assert_48                         cex             PRE           2    0.000 s      
[96]  T_flipflop.v_t_ff._assert_48:precondition1           covered         PRE           2    0.000 s      
[97]  T_flipflop.v_t_ff._assert_49                         cex             Hp            4    0.003 s      
[98]  T_flipflop.v_t_ff._assert_49:precondition1           covered         PRE           4    0.000 s      
[99]  T_flipflop.v_t_ff._assert_50                         cex             Hp            1    0.001 s      
[100] T_flipflop.v_t_ff._assert_50:precondition1           covered         PRE           1    0.000 s      
[101] T_flipflop.v_t_ff._assert_51                         cex             Hp            2    0.002 s      
[102] T_flipflop.v_t_ff._assert_51:precondition1           covered         PRE           2    0.000 s      
[103] T_flipflop.v_t_ff._assert_52                         cex             Hp            4    0.003 s      
[104] T_flipflop.v_t_ff._assert_52:precondition1           covered         PRE           4    0.000 s      
[105] T_flipflop.v_t_ff._assert_53                         cex             Hp            2    0.002 s      
[106] T_flipflop.v_t_ff._assert_53:precondition1           covered         PRE           2    0.000 s      
[107] T_flipflop.v_t_ff._assert_54                         cex             Hp            1    0.001 s      
[108] T_flipflop.v_t_ff._assert_54:precondition1           covered         PRE           1    0.000 s      
[109] T_flipflop.v_t_ff._assert_55                         proven          PRE    Infinite    0.000 s      
[110] T_flipflop.v_t_ff._assert_55:precondition1           unreachable     PRE    Infinite    0.000 s      
[111] T_flipflop.v_t_ff._assert_56                         proven          PRE    Infinite    0.000 s      
[112] T_flipflop.v_t_ff._assert_56:precondition1           unreachable     PRE    Infinite    0.000 s      
[113] T_flipflop.v_t_ff._assert_57                         proven          PRE    Infinite    0.000 s      
[114] T_flipflop.v_t_ff._assert_57:precondition1           unreachable     PRE    Infinite    0.000 s      
[115] T_flipflop.v_t_ff._assert_58                         proven          PRE    Infinite    0.000 s      
[116] T_flipflop.v_t_ff._assert_58:precondition1           unreachable     PRE    Infinite    0.000 s      
[117] T_flipflop.v_t_ff._assert_59                         proven          PRE    Infinite    0.000 s      
[118] T_flipflop.v_t_ff._assert_59:precondition1           covered         PRE           4    0.000 s      
[119] T_flipflop.v_t_ff._assert_60                         proven          PRE    Infinite    0.000 s      
[120] T_flipflop.v_t_ff._assert_60:precondition1           covered         PRE           3    0.000 s      
[121] T_flipflop.v_t_ff._assert_61                         proven          PRE    Infinite    0.000 s      
[122] T_flipflop.v_t_ff._assert_61:precondition1           covered         PRE           5    0.000 s      
[123] T_flipflop.v_t_ff._assert_62                         proven          PRE    Infinite    0.000 s      
[124] T_flipflop.v_t_ff._assert_62:precondition1           covered         PRE           4    0.000 s      
[125] T_flipflop.v_t_ff._assert_63                         proven          PRE    Infinite    0.000 s      
[126] T_flipflop.v_t_ff._assert_63:precondition1           covered         PRE           3    0.000 s      
[127] T_flipflop.v_t_ff._assert_64                         cex             PRE           1    0.000 s      
[128] T_flipflop.v_t_ff._assert_64:precondition1           covered         PRE           1    0.000 s      
[129] T_flipflop.v_t_ff._assert_65                         cex             PRE           1    0.000 s      
[130] T_flipflop.v_t_ff._assert_65:precondition1           covered         PRE           1    0.000 s      
[131] T_flipflop.v_t_ff._assert_66                         proven          PRE    Infinite    0.000 s      
[132] T_flipflop.v_t_ff._assert_66:precondition1           covered         PRE           5    0.000 s      
[133] T_flipflop.v_t_ff._assert_67                         proven          PRE    Infinite    0.000 s      
[134] T_flipflop.v_t_ff._assert_67:precondition1           unreachable     PRE    Infinite    0.000 s      
[135] T_flipflop.v_t_ff._assert_68                         proven          PRE    Infinite    0.000 s      
[136] T_flipflop.v_t_ff._assert_68:precondition1           unreachable     PRE    Infinite    0.000 s      
[137] T_flipflop.v_t_ff._assert_69                         proven          PRE    Infinite    0.000 s      
[138] T_flipflop.v_t_ff._assert_69:precondition1           unreachable     PRE    Infinite    0.000 s      
[139] T_flipflop.v_t_ff._assert_70                         proven          PRE    Infinite    0.000 s      
[140] T_flipflop.v_t_ff._assert_70:precondition1           unreachable     PRE    Infinite    0.000 s      
[141] T_flipflop.v_t_ff._assert_71                         proven          PRE    Infinite    0.000 s      
[142] T_flipflop.v_t_ff._assert_71:precondition1           unreachable     PRE    Infinite    0.000 s      
[143] T_flipflop.v_t_ff._assert_72                         proven          PRE    Infinite    0.000 s      
[144] T_flipflop.v_t_ff._assert_72:precondition1           unreachable     PRE    Infinite    0.000 s      
[145] T_flipflop.v_t_ff._assert_73                         proven          PRE    Infinite    0.000 s      
[146] T_flipflop.v_t_ff._assert_73:precondition1           unreachable     PRE    Infinite    0.000 s      
[147] T_flipflop.v_t_ff._assert_74                         proven          PRE    Infinite    0.000 s      
[148] T_flipflop.v_t_ff._assert_74:precondition1           unreachable     PRE    Infinite    0.000 s      

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[<embedded>] % 
[<embedded>] % 
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.385 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
