* This Repo shows a simple task to design the AMBA3 APB Protocol and its Bridge/Slave Verifications. A test envorinment is built following UVM methodology by creating UVM components.
* ModelSim tool is Used to design and Verify the module in SystemVerilog.
