// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _network_HH_
#define _network_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "depthwise_conv2d_fix_2.h"
#include "depthwise_conv2d_fix_1.h"
#include "depthwise_conv2d_fix.h"
#include "pointwise_conv2d_fix_1.h"
#include "pointwise_conv2d_fix_3.h"
#include "pointwise_conv2d_fix_2.h"
#include "pointwise_conv2d_fix_4.h"
#include "padding2d_fix16.h"
#include "max_pooling2d_fix16.h"
#include "pointwise_conv2d_fix.h"
#include "up_sampling2d_fix16.h"
#include "network_SeparableConv2D_1_b_s.h"
#include "network_SeparableConv2D_1_w_s.h"
#include "network_SeparableConv2D_2_b_s.h"
#include "network_SeparableConv2D_2_w_s.h"
#include "network_SeparableConv2D_3_w_s.h"
#include "network_SeparableConv2D_4_w_s.h"
#include "network_MemBank_A.h"
#include "network_MemBank_B.h"
#include "network_MemBank_Out.h"
#include "network_sig_buffer_keep_V.h"
#include "network_sig_buffer_user_V.h"
#include "network_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct network : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<16> > input_data_TDATA;
    sc_in< sc_logic > input_data_TVALID;
    sc_out< sc_logic > input_data_TREADY;
    sc_in< sc_lv<2> > input_data_TKEEP;
    sc_in< sc_lv<2> > input_data_TSTRB;
    sc_in< sc_lv<1> > input_data_TUSER;
    sc_in< sc_lv<1> > input_data_TLAST;
    sc_in< sc_lv<1> > input_data_TID;
    sc_in< sc_lv<1> > input_data_TDEST;
    sc_out< sc_lv<16> > output_data_TDATA;
    sc_out< sc_logic > output_data_TVALID;
    sc_in< sc_logic > output_data_TREADY;
    sc_out< sc_lv<2> > output_data_TKEEP;
    sc_out< sc_lv<2> > output_data_TSTRB;
    sc_out< sc_lv<1> > output_data_TUSER;
    sc_out< sc_lv<1> > output_data_TLAST;
    sc_out< sc_lv<1> > output_data_TID;
    sc_out< sc_lv<1> > output_data_TDEST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    network(sc_module_name name);
    SC_HAS_PROCESS(network);

    ~network();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    network_SeparableConv2D_1_b_s* SeparableConv2D_1_b_s_U;
    network_SeparableConv2D_1_w_s* SeparableConv2D_1_w_s_U;
    network_SeparableConv2D_2_b_s* SeparableConv2D_2_b_s_U;
    network_SeparableConv2D_2_w_s* SeparableConv2D_2_w_s_U;
    network_SeparableConv2D_2_b_s* SeparableConv2D_3_b_s_U;
    network_SeparableConv2D_3_w_s* SeparableConv2D_3_w_s_U;
    network_SeparableConv2D_1_b_s* SeparableConv2D_4_b_s_U;
    network_SeparableConv2D_4_w_s* SeparableConv2D_4_w_s_U;
    network_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* network_AXILiteS_s_axi_U;
    network_MemBank_A* MemBank_A_U;
    network_MemBank_B* MemBank_B_U;
    network_MemBank_Out* MemBank_Out_U;
    network_sig_buffer_keep_V* sig_buffer_keep_V_U;
    network_sig_buffer_keep_V* sig_buffer_strb_V_U;
    network_sig_buffer_user_V* sig_buffer_user_V_U;
    network_sig_buffer_user_V* sig_buffer_last_V_U;
    network_sig_buffer_user_V* sig_buffer_id_V_U;
    network_sig_buffer_user_V* sig_buffer_dest_V_U;
    depthwise_conv2d_fix_2* grp_depthwise_conv2d_fix_2_fu_425;
    depthwise_conv2d_fix_1* grp_depthwise_conv2d_fix_1_fu_449;
    depthwise_conv2d_fix* grp_depthwise_conv2d_fix_fu_473;
    pointwise_conv2d_fix_1* grp_pointwise_conv2d_fix_1_fu_481;
    pointwise_conv2d_fix_3* grp_pointwise_conv2d_fix_3_fu_487;
    pointwise_conv2d_fix_2* grp_pointwise_conv2d_fix_2_fu_493;
    pointwise_conv2d_fix_4* grp_pointwise_conv2d_fix_4_fu_499;
    padding2d_fix16* grp_padding2d_fix16_fu_505;
    max_pooling2d_fix16* grp_max_pooling2d_fix16_fu_523;
    pointwise_conv2d_fix* grp_pointwise_conv2d_fix_fu_544;
    up_sampling2d_fix16* grp_up_sampling2d_fix16_fu_550;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<44> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<16> > input_data_data_V_0_data_out;
    sc_signal< sc_logic > input_data_data_V_0_vld_in;
    sc_signal< sc_logic > input_data_data_V_0_vld_out;
    sc_signal< sc_logic > input_data_data_V_0_ack_in;
    sc_signal< sc_logic > input_data_data_V_0_ack_out;
    sc_signal< sc_lv<16> > input_data_data_V_0_payload_A;
    sc_signal< sc_lv<16> > input_data_data_V_0_payload_B;
    sc_signal< sc_logic > input_data_data_V_0_sel_rd;
    sc_signal< sc_logic > input_data_data_V_0_sel_wr;
    sc_signal< sc_logic > input_data_data_V_0_sel;
    sc_signal< sc_logic > input_data_data_V_0_load_A;
    sc_signal< sc_logic > input_data_data_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_data_V_0_state;
    sc_signal< sc_logic > input_data_data_V_0_state_cmp_full;
    sc_signal< sc_lv<2> > input_data_keep_V_0_data_out;
    sc_signal< sc_logic > input_data_keep_V_0_vld_in;
    sc_signal< sc_logic > input_data_keep_V_0_vld_out;
    sc_signal< sc_logic > input_data_keep_V_0_ack_in;
    sc_signal< sc_logic > input_data_keep_V_0_ack_out;
    sc_signal< sc_lv<2> > input_data_keep_V_0_payload_A;
    sc_signal< sc_lv<2> > input_data_keep_V_0_payload_B;
    sc_signal< sc_logic > input_data_keep_V_0_sel_rd;
    sc_signal< sc_logic > input_data_keep_V_0_sel_wr;
    sc_signal< sc_logic > input_data_keep_V_0_sel;
    sc_signal< sc_logic > input_data_keep_V_0_load_A;
    sc_signal< sc_logic > input_data_keep_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_keep_V_0_state;
    sc_signal< sc_logic > input_data_keep_V_0_state_cmp_full;
    sc_signal< sc_lv<2> > input_data_strb_V_0_data_out;
    sc_signal< sc_logic > input_data_strb_V_0_vld_in;
    sc_signal< sc_logic > input_data_strb_V_0_vld_out;
    sc_signal< sc_logic > input_data_strb_V_0_ack_in;
    sc_signal< sc_logic > input_data_strb_V_0_ack_out;
    sc_signal< sc_lv<2> > input_data_strb_V_0_payload_A;
    sc_signal< sc_lv<2> > input_data_strb_V_0_payload_B;
    sc_signal< sc_logic > input_data_strb_V_0_sel_rd;
    sc_signal< sc_logic > input_data_strb_V_0_sel_wr;
    sc_signal< sc_logic > input_data_strb_V_0_sel;
    sc_signal< sc_logic > input_data_strb_V_0_load_A;
    sc_signal< sc_logic > input_data_strb_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_strb_V_0_state;
    sc_signal< sc_logic > input_data_strb_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > input_data_user_V_0_data_out;
    sc_signal< sc_logic > input_data_user_V_0_vld_in;
    sc_signal< sc_logic > input_data_user_V_0_vld_out;
    sc_signal< sc_logic > input_data_user_V_0_ack_in;
    sc_signal< sc_logic > input_data_user_V_0_ack_out;
    sc_signal< sc_lv<1> > input_data_user_V_0_payload_A;
    sc_signal< sc_lv<1> > input_data_user_V_0_payload_B;
    sc_signal< sc_logic > input_data_user_V_0_sel_rd;
    sc_signal< sc_logic > input_data_user_V_0_sel_wr;
    sc_signal< sc_logic > input_data_user_V_0_sel;
    sc_signal< sc_logic > input_data_user_V_0_load_A;
    sc_signal< sc_logic > input_data_user_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_user_V_0_state;
    sc_signal< sc_logic > input_data_user_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > input_data_last_V_0_data_out;
    sc_signal< sc_logic > input_data_last_V_0_vld_in;
    sc_signal< sc_logic > input_data_last_V_0_vld_out;
    sc_signal< sc_logic > input_data_last_V_0_ack_in;
    sc_signal< sc_logic > input_data_last_V_0_ack_out;
    sc_signal< sc_lv<1> > input_data_last_V_0_payload_A;
    sc_signal< sc_lv<1> > input_data_last_V_0_payload_B;
    sc_signal< sc_logic > input_data_last_V_0_sel_rd;
    sc_signal< sc_logic > input_data_last_V_0_sel_wr;
    sc_signal< sc_logic > input_data_last_V_0_sel;
    sc_signal< sc_logic > input_data_last_V_0_load_A;
    sc_signal< sc_logic > input_data_last_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_last_V_0_state;
    sc_signal< sc_logic > input_data_last_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > input_data_id_V_0_data_out;
    sc_signal< sc_logic > input_data_id_V_0_vld_in;
    sc_signal< sc_logic > input_data_id_V_0_vld_out;
    sc_signal< sc_logic > input_data_id_V_0_ack_in;
    sc_signal< sc_logic > input_data_id_V_0_ack_out;
    sc_signal< sc_lv<1> > input_data_id_V_0_payload_A;
    sc_signal< sc_lv<1> > input_data_id_V_0_payload_B;
    sc_signal< sc_logic > input_data_id_V_0_sel_rd;
    sc_signal< sc_logic > input_data_id_V_0_sel_wr;
    sc_signal< sc_logic > input_data_id_V_0_sel;
    sc_signal< sc_logic > input_data_id_V_0_load_A;
    sc_signal< sc_logic > input_data_id_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_id_V_0_state;
    sc_signal< sc_logic > input_data_id_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > input_data_dest_V_0_data_out;
    sc_signal< sc_logic > input_data_dest_V_0_vld_in;
    sc_signal< sc_logic > input_data_dest_V_0_vld_out;
    sc_signal< sc_logic > input_data_dest_V_0_ack_in;
    sc_signal< sc_logic > input_data_dest_V_0_ack_out;
    sc_signal< sc_lv<1> > input_data_dest_V_0_payload_A;
    sc_signal< sc_lv<1> > input_data_dest_V_0_payload_B;
    sc_signal< sc_logic > input_data_dest_V_0_sel_rd;
    sc_signal< sc_logic > input_data_dest_V_0_sel_wr;
    sc_signal< sc_logic > input_data_dest_V_0_sel;
    sc_signal< sc_logic > input_data_dest_V_0_load_A;
    sc_signal< sc_logic > input_data_dest_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_dest_V_0_state;
    sc_signal< sc_logic > input_data_dest_V_0_state_cmp_full;
    sc_signal< sc_lv<16> > output_data_data_V_1_data_out;
    sc_signal< sc_logic > output_data_data_V_1_vld_in;
    sc_signal< sc_logic > output_data_data_V_1_vld_out;
    sc_signal< sc_logic > output_data_data_V_1_ack_in;
    sc_signal< sc_logic > output_data_data_V_1_ack_out;
    sc_signal< sc_lv<16> > output_data_data_V_1_payload_A;
    sc_signal< sc_lv<16> > output_data_data_V_1_payload_B;
    sc_signal< sc_logic > output_data_data_V_1_sel_rd;
    sc_signal< sc_logic > output_data_data_V_1_sel_wr;
    sc_signal< sc_logic > output_data_data_V_1_sel;
    sc_signal< sc_logic > output_data_data_V_1_load_A;
    sc_signal< sc_logic > output_data_data_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_data_V_1_state;
    sc_signal< sc_logic > output_data_data_V_1_state_cmp_full;
    sc_signal< sc_lv<2> > output_data_keep_V_1_data_out;
    sc_signal< sc_logic > output_data_keep_V_1_vld_in;
    sc_signal< sc_logic > output_data_keep_V_1_vld_out;
    sc_signal< sc_logic > output_data_keep_V_1_ack_in;
    sc_signal< sc_logic > output_data_keep_V_1_ack_out;
    sc_signal< sc_lv<2> > output_data_keep_V_1_payload_A;
    sc_signal< sc_lv<2> > output_data_keep_V_1_payload_B;
    sc_signal< sc_logic > output_data_keep_V_1_sel_rd;
    sc_signal< sc_logic > output_data_keep_V_1_sel_wr;
    sc_signal< sc_logic > output_data_keep_V_1_sel;
    sc_signal< sc_logic > output_data_keep_V_1_load_A;
    sc_signal< sc_logic > output_data_keep_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_keep_V_1_state;
    sc_signal< sc_logic > output_data_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<2> > output_data_strb_V_1_data_out;
    sc_signal< sc_logic > output_data_strb_V_1_vld_in;
    sc_signal< sc_logic > output_data_strb_V_1_vld_out;
    sc_signal< sc_logic > output_data_strb_V_1_ack_in;
    sc_signal< sc_logic > output_data_strb_V_1_ack_out;
    sc_signal< sc_lv<2> > output_data_strb_V_1_payload_A;
    sc_signal< sc_lv<2> > output_data_strb_V_1_payload_B;
    sc_signal< sc_logic > output_data_strb_V_1_sel_rd;
    sc_signal< sc_logic > output_data_strb_V_1_sel_wr;
    sc_signal< sc_logic > output_data_strb_V_1_sel;
    sc_signal< sc_logic > output_data_strb_V_1_load_A;
    sc_signal< sc_logic > output_data_strb_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_strb_V_1_state;
    sc_signal< sc_logic > output_data_strb_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_user_V_1_data_out;
    sc_signal< sc_logic > output_data_user_V_1_vld_in;
    sc_signal< sc_logic > output_data_user_V_1_vld_out;
    sc_signal< sc_logic > output_data_user_V_1_ack_in;
    sc_signal< sc_logic > output_data_user_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_user_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_user_V_1_payload_B;
    sc_signal< sc_logic > output_data_user_V_1_sel_rd;
    sc_signal< sc_logic > output_data_user_V_1_sel_wr;
    sc_signal< sc_logic > output_data_user_V_1_sel;
    sc_signal< sc_logic > output_data_user_V_1_load_A;
    sc_signal< sc_logic > output_data_user_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_user_V_1_state;
    sc_signal< sc_logic > output_data_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_last_V_1_data_out;
    sc_signal< sc_logic > output_data_last_V_1_vld_in;
    sc_signal< sc_logic > output_data_last_V_1_vld_out;
    sc_signal< sc_logic > output_data_last_V_1_ack_in;
    sc_signal< sc_logic > output_data_last_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_last_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_last_V_1_payload_B;
    sc_signal< sc_logic > output_data_last_V_1_sel_rd;
    sc_signal< sc_logic > output_data_last_V_1_sel_wr;
    sc_signal< sc_logic > output_data_last_V_1_sel;
    sc_signal< sc_logic > output_data_last_V_1_load_A;
    sc_signal< sc_logic > output_data_last_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_last_V_1_state;
    sc_signal< sc_logic > output_data_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_id_V_1_data_out;
    sc_signal< sc_logic > output_data_id_V_1_vld_in;
    sc_signal< sc_logic > output_data_id_V_1_vld_out;
    sc_signal< sc_logic > output_data_id_V_1_ack_in;
    sc_signal< sc_logic > output_data_id_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_id_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_id_V_1_payload_B;
    sc_signal< sc_logic > output_data_id_V_1_sel_rd;
    sc_signal< sc_logic > output_data_id_V_1_sel_wr;
    sc_signal< sc_logic > output_data_id_V_1_sel;
    sc_signal< sc_logic > output_data_id_V_1_load_A;
    sc_signal< sc_logic > output_data_id_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_id_V_1_state;
    sc_signal< sc_logic > output_data_id_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_dest_V_1_data_out;
    sc_signal< sc_logic > output_data_dest_V_1_vld_in;
    sc_signal< sc_logic > output_data_dest_V_1_vld_out;
    sc_signal< sc_logic > output_data_dest_V_1_ack_in;
    sc_signal< sc_logic > output_data_dest_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_dest_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_dest_V_1_payload_B;
    sc_signal< sc_logic > output_data_dest_V_1_sel_rd;
    sc_signal< sc_logic > output_data_dest_V_1_sel_wr;
    sc_signal< sc_logic > output_data_dest_V_1_sel;
    sc_signal< sc_logic > output_data_dest_V_1_load_A;
    sc_signal< sc_logic > output_data_dest_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_dest_V_1_state;
    sc_signal< sc_logic > output_data_dest_V_1_state_cmp_full;
    sc_signal< sc_logic > SeparableConv2D_1_b_s_ce0;
    sc_signal< sc_lv<16> > SeparableConv2D_1_b_s_q0;
    sc_signal< sc_logic > SeparableConv2D_1_w_s_ce0;
    sc_signal< sc_lv<16> > SeparableConv2D_1_w_s_q0;
    sc_signal< sc_logic > SeparableConv2D_1_w_s_ce1;
    sc_signal< sc_lv<16> > SeparableConv2D_1_w_s_q1;
    sc_signal< sc_logic > SeparableConv2D_2_b_s_ce0;
    sc_signal< sc_lv<16> > SeparableConv2D_2_b_s_q0;
    sc_signal< sc_logic > SeparableConv2D_2_w_s_ce0;
    sc_signal< sc_lv<16> > SeparableConv2D_2_w_s_q0;
    sc_signal< sc_logic > SeparableConv2D_2_w_s_ce1;
    sc_signal< sc_lv<16> > SeparableConv2D_2_w_s_q1;
    sc_signal< sc_logic > SeparableConv2D_3_b_s_ce0;
    sc_signal< sc_lv<16> > SeparableConv2D_3_b_s_q0;
    sc_signal< sc_logic > SeparableConv2D_3_w_s_ce0;
    sc_signal< sc_lv<16> > SeparableConv2D_3_w_s_q0;
    sc_signal< sc_logic > SeparableConv2D_3_w_s_ce1;
    sc_signal< sc_lv<16> > SeparableConv2D_3_w_s_q1;
    sc_signal< sc_logic > SeparableConv2D_4_b_s_ce0;
    sc_signal< sc_lv<16> > SeparableConv2D_4_b_s_q0;
    sc_signal< sc_logic > SeparableConv2D_4_w_s_ce0;
    sc_signal< sc_lv<16> > SeparableConv2D_4_w_s_q0;
    sc_signal< sc_logic > SeparableConv2D_4_w_s_ce1;
    sc_signal< sc_lv<16> > SeparableConv2D_4_w_s_q1;
    sc_signal< sc_lv<32> > ap_return;
    sc_signal< sc_logic > input_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln73_fu_571_p2;
    sc_signal< sc_logic > output_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln200_reg_696;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_lv<1> > icmp_ln200_reg_696_pp1_iter1_reg;
    sc_signal< sc_lv<10> > i_1_reg_403;
    sc_signal< sc_lv<10> > i_2_reg_414;
    sc_signal< sc_lv<10> > i_fu_577_p2;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<1> > icmp_ln195_fu_629_p2;
    sc_signal< sc_lv<1> > icmp_ln195_reg_677;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state41_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > i_3_fu_635_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln197_fu_641_p1;
    sc_signal< sc_lv<64> > zext_ln197_reg_686;
    sc_signal< sc_lv<1> > icmp_ln200_fu_646_p2;
    sc_signal< bool > ap_block_state43_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state44_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state44_io;
    sc_signal< bool > ap_block_state45_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state45_io;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<10> > i_4_fu_652_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<16> > MemBank_Out_q0;
    sc_signal< sc_lv<2> > sig_buffer_keep_V_q0;
    sc_signal< sc_lv<2> > sig_buffer_strb_V_q0;
    sc_signal< sc_lv<1> > sig_buffer_user_V_q0;
    sc_signal< sc_lv<1> > sig_buffer_last_V_q0;
    sc_signal< sc_lv<1> > sig_buffer_id_V_q0;
    sc_signal< sc_lv<1> > sig_buffer_dest_V_q0;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_499_ap_ready;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_499_ap_done;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state40;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state43;
    sc_signal< sc_lv<14> > MemBank_A_address0;
    sc_signal< sc_logic > MemBank_A_ce0;
    sc_signal< sc_logic > MemBank_A_we0;
    sc_signal< sc_lv<16> > MemBank_A_d0;
    sc_signal< sc_lv<16> > MemBank_A_q0;
    sc_signal< sc_lv<14> > MemBank_B_address0;
    sc_signal< sc_logic > MemBank_B_ce0;
    sc_signal< sc_logic > MemBank_B_we0;
    sc_signal< sc_lv<16> > MemBank_B_d0;
    sc_signal< sc_lv<16> > MemBank_B_q0;
    sc_signal< sc_lv<14> > MemBank_B_address1;
    sc_signal< sc_logic > MemBank_B_ce1;
    sc_signal< sc_logic > MemBank_B_we1;
    sc_signal< sc_lv<16> > MemBank_B_q1;
    sc_signal< sc_lv<10> > MemBank_Out_address0;
    sc_signal< sc_logic > MemBank_Out_ce0;
    sc_signal< sc_logic > MemBank_Out_we0;
    sc_signal< sc_lv<10> > sig_buffer_keep_V_address0;
    sc_signal< sc_logic > sig_buffer_keep_V_ce0;
    sc_signal< sc_logic > sig_buffer_keep_V_we0;
    sc_signal< sc_lv<10> > sig_buffer_strb_V_address0;
    sc_signal< sc_logic > sig_buffer_strb_V_ce0;
    sc_signal< sc_logic > sig_buffer_strb_V_we0;
    sc_signal< sc_lv<10> > sig_buffer_user_V_address0;
    sc_signal< sc_logic > sig_buffer_user_V_ce0;
    sc_signal< sc_logic > sig_buffer_user_V_we0;
    sc_signal< sc_lv<10> > sig_buffer_last_V_address0;
    sc_signal< sc_logic > sig_buffer_last_V_ce0;
    sc_signal< sc_logic > sig_buffer_last_V_we0;
    sc_signal< sc_lv<10> > sig_buffer_id_V_address0;
    sc_signal< sc_logic > sig_buffer_id_V_ce0;
    sc_signal< sc_logic > sig_buffer_id_V_we0;
    sc_signal< sc_lv<10> > sig_buffer_dest_V_address0;
    sc_signal< sc_logic > sig_buffer_dest_V_ce0;
    sc_signal< sc_logic > sig_buffer_dest_V_we0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_425_ap_start;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_425_ap_done;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_425_ap_idle;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_425_ap_ready;
    sc_signal< sc_lv<7> > grp_depthwise_conv2d_fix_2_fu_425_input_height;
    sc_signal< sc_lv<6> > grp_depthwise_conv2d_fix_2_fu_425_input_width;
    sc_signal< sc_lv<14> > grp_depthwise_conv2d_fix_2_fu_425_input_r_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_425_input_r_ce0;
    sc_signal< sc_lv<14> > grp_depthwise_conv2d_fix_2_fu_425_input_r_address1;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_425_input_r_ce1;
    sc_signal< sc_lv<6> > grp_depthwise_conv2d_fix_2_fu_425_output_height;
    sc_signal< sc_lv<6> > grp_depthwise_conv2d_fix_2_fu_425_output_width;
    sc_signal< sc_lv<14> > grp_depthwise_conv2d_fix_2_fu_425_output_r_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_425_output_r_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_425_output_r_we0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_2_fu_425_output_r_d0;
    sc_signal< sc_lv<4> > grp_depthwise_conv2d_fix_2_fu_425_bias_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_425_bias_ce0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_2_fu_425_bias_q0;
    sc_signal< sc_lv<8> > grp_depthwise_conv2d_fix_2_fu_425_kernel_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_425_kernel_ce0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_2_fu_425_kernel_q0;
    sc_signal< sc_lv<8> > grp_depthwise_conv2d_fix_2_fu_425_kernel_address1;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_425_kernel_ce1;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_2_fu_425_kernel_q1;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_449_ap_start;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_449_ap_done;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_449_ap_idle;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_449_ap_ready;
    sc_signal< sc_lv<6> > grp_depthwise_conv2d_fix_1_fu_449_input_height;
    sc_signal< sc_lv<6> > grp_depthwise_conv2d_fix_1_fu_449_input_width;
    sc_signal< sc_lv<14> > grp_depthwise_conv2d_fix_1_fu_449_input_r_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_449_input_r_ce0;
    sc_signal< sc_lv<14> > grp_depthwise_conv2d_fix_1_fu_449_input_r_address1;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_449_input_r_ce1;
    sc_signal< sc_lv<5> > grp_depthwise_conv2d_fix_1_fu_449_output_height;
    sc_signal< sc_lv<5> > grp_depthwise_conv2d_fix_1_fu_449_output_width;
    sc_signal< sc_lv<14> > grp_depthwise_conv2d_fix_1_fu_449_output_r_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_449_output_r_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_449_output_r_we0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_1_fu_449_output_r_d0;
    sc_signal< sc_lv<3> > grp_depthwise_conv2d_fix_1_fu_449_bias_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_449_bias_ce0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_1_fu_449_bias_q0;
    sc_signal< sc_lv<7> > grp_depthwise_conv2d_fix_1_fu_449_kernel_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_449_kernel_ce0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_1_fu_449_kernel_q0;
    sc_signal< sc_lv<7> > grp_depthwise_conv2d_fix_1_fu_449_kernel_address1;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_449_kernel_ce1;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_1_fu_449_kernel_q1;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_473_ap_start;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_473_ap_done;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_473_ap_idle;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_473_ap_ready;
    sc_signal< sc_lv<14> > grp_depthwise_conv2d_fix_fu_473_input_r_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_473_input_r_ce0;
    sc_signal< sc_lv<14> > grp_depthwise_conv2d_fix_fu_473_input_r_address1;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_473_input_r_ce1;
    sc_signal< sc_lv<14> > grp_depthwise_conv2d_fix_fu_473_output_r_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_473_output_r_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_473_output_r_we0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_fu_473_output_r_d0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_481_ap_start;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_481_ap_done;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_481_ap_idle;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_481_ap_ready;
    sc_signal< sc_lv<14> > grp_pointwise_conv2d_fix_1_fu_481_input_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_481_input_r_ce0;
    sc_signal< sc_lv<14> > grp_pointwise_conv2d_fix_1_fu_481_output_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_481_output_r_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_481_output_r_we0;
    sc_signal< sc_lv<16> > grp_pointwise_conv2d_fix_1_fu_481_output_r_d0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_487_ap_start;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_487_ap_done;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_487_ap_idle;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_487_ap_ready;
    sc_signal< sc_lv<14> > grp_pointwise_conv2d_fix_3_fu_487_input_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_487_input_r_ce0;
    sc_signal< sc_lv<14> > grp_pointwise_conv2d_fix_3_fu_487_output_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_487_output_r_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_487_output_r_we0;
    sc_signal< sc_lv<16> > grp_pointwise_conv2d_fix_3_fu_487_output_r_d0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_493_ap_start;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_493_ap_done;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_493_ap_idle;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_493_ap_ready;
    sc_signal< sc_lv<14> > grp_pointwise_conv2d_fix_2_fu_493_input_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_493_input_r_ce0;
    sc_signal< sc_lv<14> > grp_pointwise_conv2d_fix_2_fu_493_output_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_493_output_r_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_493_output_r_we0;
    sc_signal< sc_lv<16> > grp_pointwise_conv2d_fix_2_fu_493_output_r_d0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_499_ap_start;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_499_ap_idle;
    sc_signal< sc_lv<14> > grp_pointwise_conv2d_fix_4_fu_499_input_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_499_input_r_ce0;
    sc_signal< sc_lv<14> > grp_pointwise_conv2d_fix_4_fu_499_output_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_499_output_r_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_499_output_r_we0;
    sc_signal< sc_lv<16> > grp_pointwise_conv2d_fix_4_fu_499_output_r_d0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_505_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_505_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_505_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_505_ap_ready;
    sc_signal< sc_lv<7> > grp_padding2d_fix16_fu_505_input_depth;
    sc_signal< sc_lv<6> > grp_padding2d_fix16_fu_505_input_height;
    sc_signal< sc_lv<6> > grp_padding2d_fix16_fu_505_input_width;
    sc_signal< sc_lv<14> > grp_padding2d_fix16_fu_505_input_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_505_input_r_ce0;
    sc_signal< sc_lv<14> > grp_padding2d_fix16_fu_505_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_505_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_505_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_fu_505_output_r_d0;
    sc_signal< sc_lv<14> > grp_padding2d_fix16_fu_505_output_r_address1;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_505_output_r_ce1;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_505_output_r_we1;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_fu_505_output_r_d1;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_523_ap_start;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_523_ap_done;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_523_ap_idle;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_523_ap_ready;
    sc_signal< sc_lv<7> > grp_max_pooling2d_fix16_fu_523_input_height;
    sc_signal< sc_lv<6> > grp_max_pooling2d_fix16_fu_523_input_width;
    sc_signal< sc_lv<14> > grp_max_pooling2d_fix16_fu_523_input_r_address0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_523_input_r_ce0;
    sc_signal< sc_lv<14> > grp_max_pooling2d_fix16_fu_523_input_r_address1;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_523_input_r_ce1;
    sc_signal< sc_lv<6> > grp_max_pooling2d_fix16_fu_523_output_depth;
    sc_signal< sc_lv<5> > grp_max_pooling2d_fix16_fu_523_output_height;
    sc_signal< sc_lv<5> > grp_max_pooling2d_fix16_fu_523_output_width;
    sc_signal< sc_lv<14> > grp_max_pooling2d_fix16_fu_523_output_r_address0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_523_output_r_ce0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_523_output_r_we0;
    sc_signal< sc_lv<16> > grp_max_pooling2d_fix16_fu_523_output_r_d0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_544_ap_start;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_544_ap_done;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_544_ap_idle;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_544_ap_ready;
    sc_signal< sc_lv<14> > grp_pointwise_conv2d_fix_fu_544_input_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_544_input_r_ce0;
    sc_signal< sc_lv<14> > grp_pointwise_conv2d_fix_fu_544_output_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_544_output_r_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_544_output_r_we0;
    sc_signal< sc_lv<16> > grp_pointwise_conv2d_fix_fu_544_output_r_d0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_550_ap_start;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_550_ap_done;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_550_ap_idle;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_550_ap_ready;
    sc_signal< sc_lv<5> > grp_up_sampling2d_fix16_fu_550_input_height;
    sc_signal< sc_lv<5> > grp_up_sampling2d_fix16_fu_550_input_width;
    sc_signal< sc_lv<14> > grp_up_sampling2d_fix16_fu_550_input_r_address0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_550_input_r_ce0;
    sc_signal< sc_lv<6> > grp_up_sampling2d_fix16_fu_550_output_depth;
    sc_signal< sc_lv<6> > grp_up_sampling2d_fix16_fu_550_output_height;
    sc_signal< sc_lv<6> > grp_up_sampling2d_fix16_fu_550_output_width;
    sc_signal< sc_lv<14> > grp_up_sampling2d_fix16_fu_550_output_r_address0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_550_output_r_ce0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_550_output_r_we0;
    sc_signal< sc_lv<16> > grp_up_sampling2d_fix16_fu_550_output_r_d0;
    sc_signal< sc_lv<10> > i_0_reg_392;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_473_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_481_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_487_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_493_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_505_ap_start_reg;
    sc_signal< bool > ap_block_state2_ignore_call0;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_523_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_544_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_550_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<64> > zext_ln74_fu_583_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln202_fu_658_p1;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< bool > ap_block_state47;
    sc_signal< sc_lv<44> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<44> ap_ST_fsm_state1;
    static const sc_lv<44> ap_ST_fsm_state2;
    static const sc_lv<44> ap_ST_fsm_state3;
    static const sc_lv<44> ap_ST_fsm_state4;
    static const sc_lv<44> ap_ST_fsm_state5;
    static const sc_lv<44> ap_ST_fsm_state6;
    static const sc_lv<44> ap_ST_fsm_state7;
    static const sc_lv<44> ap_ST_fsm_state8;
    static const sc_lv<44> ap_ST_fsm_state9;
    static const sc_lv<44> ap_ST_fsm_state10;
    static const sc_lv<44> ap_ST_fsm_state11;
    static const sc_lv<44> ap_ST_fsm_state12;
    static const sc_lv<44> ap_ST_fsm_state13;
    static const sc_lv<44> ap_ST_fsm_state14;
    static const sc_lv<44> ap_ST_fsm_state15;
    static const sc_lv<44> ap_ST_fsm_state16;
    static const sc_lv<44> ap_ST_fsm_state17;
    static const sc_lv<44> ap_ST_fsm_state18;
    static const sc_lv<44> ap_ST_fsm_state19;
    static const sc_lv<44> ap_ST_fsm_state20;
    static const sc_lv<44> ap_ST_fsm_state21;
    static const sc_lv<44> ap_ST_fsm_state22;
    static const sc_lv<44> ap_ST_fsm_state23;
    static const sc_lv<44> ap_ST_fsm_state24;
    static const sc_lv<44> ap_ST_fsm_state25;
    static const sc_lv<44> ap_ST_fsm_state26;
    static const sc_lv<44> ap_ST_fsm_state27;
    static const sc_lv<44> ap_ST_fsm_state28;
    static const sc_lv<44> ap_ST_fsm_state29;
    static const sc_lv<44> ap_ST_fsm_state30;
    static const sc_lv<44> ap_ST_fsm_state31;
    static const sc_lv<44> ap_ST_fsm_state32;
    static const sc_lv<44> ap_ST_fsm_state33;
    static const sc_lv<44> ap_ST_fsm_state34;
    static const sc_lv<44> ap_ST_fsm_state35;
    static const sc_lv<44> ap_ST_fsm_state36;
    static const sc_lv<44> ap_ST_fsm_state37;
    static const sc_lv<44> ap_ST_fsm_state38;
    static const sc_lv<44> ap_ST_fsm_state39;
    static const sc_lv<44> ap_ST_fsm_pp0_stage0;
    static const sc_lv<44> ap_ST_fsm_state42;
    static const sc_lv<44> ap_ST_fsm_pp1_stage0;
    static const sc_lv<44> ap_ST_fsm_state46;
    static const sc_lv<44> ap_ST_fsm_state47;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_29;
    static const bool ap_const_boolean_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<7> ap_const_lv7_10;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<7> ap_const_lv7_1E;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_E;
    static const sc_lv<6> ap_const_lv6_1C;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<7> ap_const_lv7_8;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<7> ap_const_lv7_1C;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<7> ap_const_lv7_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<10> ap_const_lv10_310;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_MemBank_A_address0();
    void thread_MemBank_A_ce0();
    void thread_MemBank_A_d0();
    void thread_MemBank_A_we0();
    void thread_MemBank_B_address0();
    void thread_MemBank_B_address1();
    void thread_MemBank_B_ce0();
    void thread_MemBank_B_ce1();
    void thread_MemBank_B_d0();
    void thread_MemBank_B_we0();
    void thread_MemBank_B_we1();
    void thread_MemBank_Out_address0();
    void thread_MemBank_Out_ce0();
    void thread_MemBank_Out_we0();
    void thread_SeparableConv2D_1_b_s_ce0();
    void thread_SeparableConv2D_1_w_s_ce0();
    void thread_SeparableConv2D_1_w_s_ce1();
    void thread_SeparableConv2D_2_b_s_ce0();
    void thread_SeparableConv2D_2_w_s_ce0();
    void thread_SeparableConv2D_2_w_s_ce1();
    void thread_SeparableConv2D_3_b_s_ce0();
    void thread_SeparableConv2D_3_w_s_ce0();
    void thread_SeparableConv2D_3_w_s_ce1();
    void thread_SeparableConv2D_4_b_s_ce0();
    void thread_SeparableConv2D_4_w_s_ce0();
    void thread_SeparableConv2D_4_w_s_ce1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state2();
    void thread_ap_block_state2_ignore_call0();
    void thread_ap_block_state40_pp0_stage0_iter0();
    void thread_ap_block_state41_pp0_stage0_iter1();
    void thread_ap_block_state43_pp1_stage0_iter0();
    void thread_ap_block_state44_io();
    void thread_ap_block_state44_pp1_stage0_iter1();
    void thread_ap_block_state45_io();
    void thread_ap_block_state45_pp1_stage0_iter2();
    void thread_ap_block_state47();
    void thread_ap_condition_pp0_exit_iter0_state40();
    void thread_ap_condition_pp1_exit_iter0_state43();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_ap_rst_n_inv();
    void thread_grp_depthwise_conv2d_fix_1_fu_449_ap_start();
    void thread_grp_depthwise_conv2d_fix_1_fu_449_bias_q0();
    void thread_grp_depthwise_conv2d_fix_1_fu_449_input_height();
    void thread_grp_depthwise_conv2d_fix_1_fu_449_input_width();
    void thread_grp_depthwise_conv2d_fix_1_fu_449_kernel_q0();
    void thread_grp_depthwise_conv2d_fix_1_fu_449_kernel_q1();
    void thread_grp_depthwise_conv2d_fix_1_fu_449_output_height();
    void thread_grp_depthwise_conv2d_fix_1_fu_449_output_width();
    void thread_grp_depthwise_conv2d_fix_2_fu_425_ap_start();
    void thread_grp_depthwise_conv2d_fix_2_fu_425_bias_q0();
    void thread_grp_depthwise_conv2d_fix_2_fu_425_input_height();
    void thread_grp_depthwise_conv2d_fix_2_fu_425_input_width();
    void thread_grp_depthwise_conv2d_fix_2_fu_425_kernel_q0();
    void thread_grp_depthwise_conv2d_fix_2_fu_425_kernel_q1();
    void thread_grp_depthwise_conv2d_fix_2_fu_425_output_height();
    void thread_grp_depthwise_conv2d_fix_2_fu_425_output_width();
    void thread_grp_depthwise_conv2d_fix_fu_473_ap_start();
    void thread_grp_max_pooling2d_fix16_fu_523_ap_start();
    void thread_grp_max_pooling2d_fix16_fu_523_input_height();
    void thread_grp_max_pooling2d_fix16_fu_523_input_width();
    void thread_grp_max_pooling2d_fix16_fu_523_output_depth();
    void thread_grp_max_pooling2d_fix16_fu_523_output_height();
    void thread_grp_max_pooling2d_fix16_fu_523_output_width();
    void thread_grp_padding2d_fix16_fu_505_ap_start();
    void thread_grp_padding2d_fix16_fu_505_input_depth();
    void thread_grp_padding2d_fix16_fu_505_input_height();
    void thread_grp_padding2d_fix16_fu_505_input_width();
    void thread_grp_pointwise_conv2d_fix_1_fu_481_ap_start();
    void thread_grp_pointwise_conv2d_fix_2_fu_493_ap_start();
    void thread_grp_pointwise_conv2d_fix_3_fu_487_ap_start();
    void thread_grp_pointwise_conv2d_fix_4_fu_499_ap_start();
    void thread_grp_pointwise_conv2d_fix_fu_544_ap_start();
    void thread_grp_up_sampling2d_fix16_fu_550_ap_start();
    void thread_grp_up_sampling2d_fix16_fu_550_input_height();
    void thread_grp_up_sampling2d_fix16_fu_550_input_width();
    void thread_grp_up_sampling2d_fix16_fu_550_output_depth();
    void thread_grp_up_sampling2d_fix16_fu_550_output_height();
    void thread_grp_up_sampling2d_fix16_fu_550_output_width();
    void thread_i_3_fu_635_p2();
    void thread_i_4_fu_652_p2();
    void thread_i_fu_577_p2();
    void thread_icmp_ln195_fu_629_p2();
    void thread_icmp_ln200_fu_646_p2();
    void thread_icmp_ln73_fu_571_p2();
    void thread_input_data_TDATA_blk_n();
    void thread_input_data_TREADY();
    void thread_input_data_data_V_0_ack_in();
    void thread_input_data_data_V_0_ack_out();
    void thread_input_data_data_V_0_data_out();
    void thread_input_data_data_V_0_load_A();
    void thread_input_data_data_V_0_load_B();
    void thread_input_data_data_V_0_sel();
    void thread_input_data_data_V_0_state_cmp_full();
    void thread_input_data_data_V_0_vld_in();
    void thread_input_data_data_V_0_vld_out();
    void thread_input_data_dest_V_0_ack_in();
    void thread_input_data_dest_V_0_ack_out();
    void thread_input_data_dest_V_0_data_out();
    void thread_input_data_dest_V_0_load_A();
    void thread_input_data_dest_V_0_load_B();
    void thread_input_data_dest_V_0_sel();
    void thread_input_data_dest_V_0_state_cmp_full();
    void thread_input_data_dest_V_0_vld_in();
    void thread_input_data_dest_V_0_vld_out();
    void thread_input_data_id_V_0_ack_in();
    void thread_input_data_id_V_0_ack_out();
    void thread_input_data_id_V_0_data_out();
    void thread_input_data_id_V_0_load_A();
    void thread_input_data_id_V_0_load_B();
    void thread_input_data_id_V_0_sel();
    void thread_input_data_id_V_0_state_cmp_full();
    void thread_input_data_id_V_0_vld_in();
    void thread_input_data_id_V_0_vld_out();
    void thread_input_data_keep_V_0_ack_in();
    void thread_input_data_keep_V_0_ack_out();
    void thread_input_data_keep_V_0_data_out();
    void thread_input_data_keep_V_0_load_A();
    void thread_input_data_keep_V_0_load_B();
    void thread_input_data_keep_V_0_sel();
    void thread_input_data_keep_V_0_state_cmp_full();
    void thread_input_data_keep_V_0_vld_in();
    void thread_input_data_keep_V_0_vld_out();
    void thread_input_data_last_V_0_ack_in();
    void thread_input_data_last_V_0_ack_out();
    void thread_input_data_last_V_0_data_out();
    void thread_input_data_last_V_0_load_A();
    void thread_input_data_last_V_0_load_B();
    void thread_input_data_last_V_0_sel();
    void thread_input_data_last_V_0_state_cmp_full();
    void thread_input_data_last_V_0_vld_in();
    void thread_input_data_last_V_0_vld_out();
    void thread_input_data_strb_V_0_ack_in();
    void thread_input_data_strb_V_0_ack_out();
    void thread_input_data_strb_V_0_data_out();
    void thread_input_data_strb_V_0_load_A();
    void thread_input_data_strb_V_0_load_B();
    void thread_input_data_strb_V_0_sel();
    void thread_input_data_strb_V_0_state_cmp_full();
    void thread_input_data_strb_V_0_vld_in();
    void thread_input_data_strb_V_0_vld_out();
    void thread_input_data_user_V_0_ack_in();
    void thread_input_data_user_V_0_ack_out();
    void thread_input_data_user_V_0_data_out();
    void thread_input_data_user_V_0_load_A();
    void thread_input_data_user_V_0_load_B();
    void thread_input_data_user_V_0_sel();
    void thread_input_data_user_V_0_state_cmp_full();
    void thread_input_data_user_V_0_vld_in();
    void thread_input_data_user_V_0_vld_out();
    void thread_output_data_TDATA();
    void thread_output_data_TDATA_blk_n();
    void thread_output_data_TDEST();
    void thread_output_data_TID();
    void thread_output_data_TKEEP();
    void thread_output_data_TLAST();
    void thread_output_data_TSTRB();
    void thread_output_data_TUSER();
    void thread_output_data_TVALID();
    void thread_output_data_data_V_1_ack_in();
    void thread_output_data_data_V_1_ack_out();
    void thread_output_data_data_V_1_data_out();
    void thread_output_data_data_V_1_load_A();
    void thread_output_data_data_V_1_load_B();
    void thread_output_data_data_V_1_sel();
    void thread_output_data_data_V_1_state_cmp_full();
    void thread_output_data_data_V_1_vld_in();
    void thread_output_data_data_V_1_vld_out();
    void thread_output_data_dest_V_1_ack_in();
    void thread_output_data_dest_V_1_ack_out();
    void thread_output_data_dest_V_1_data_out();
    void thread_output_data_dest_V_1_load_A();
    void thread_output_data_dest_V_1_load_B();
    void thread_output_data_dest_V_1_sel();
    void thread_output_data_dest_V_1_state_cmp_full();
    void thread_output_data_dest_V_1_vld_in();
    void thread_output_data_dest_V_1_vld_out();
    void thread_output_data_id_V_1_ack_in();
    void thread_output_data_id_V_1_ack_out();
    void thread_output_data_id_V_1_data_out();
    void thread_output_data_id_V_1_load_A();
    void thread_output_data_id_V_1_load_B();
    void thread_output_data_id_V_1_sel();
    void thread_output_data_id_V_1_state_cmp_full();
    void thread_output_data_id_V_1_vld_in();
    void thread_output_data_id_V_1_vld_out();
    void thread_output_data_keep_V_1_ack_in();
    void thread_output_data_keep_V_1_ack_out();
    void thread_output_data_keep_V_1_data_out();
    void thread_output_data_keep_V_1_load_A();
    void thread_output_data_keep_V_1_load_B();
    void thread_output_data_keep_V_1_sel();
    void thread_output_data_keep_V_1_state_cmp_full();
    void thread_output_data_keep_V_1_vld_in();
    void thread_output_data_keep_V_1_vld_out();
    void thread_output_data_last_V_1_ack_in();
    void thread_output_data_last_V_1_ack_out();
    void thread_output_data_last_V_1_data_out();
    void thread_output_data_last_V_1_load_A();
    void thread_output_data_last_V_1_load_B();
    void thread_output_data_last_V_1_sel();
    void thread_output_data_last_V_1_state_cmp_full();
    void thread_output_data_last_V_1_vld_in();
    void thread_output_data_last_V_1_vld_out();
    void thread_output_data_strb_V_1_ack_in();
    void thread_output_data_strb_V_1_ack_out();
    void thread_output_data_strb_V_1_data_out();
    void thread_output_data_strb_V_1_load_A();
    void thread_output_data_strb_V_1_load_B();
    void thread_output_data_strb_V_1_sel();
    void thread_output_data_strb_V_1_state_cmp_full();
    void thread_output_data_strb_V_1_vld_in();
    void thread_output_data_strb_V_1_vld_out();
    void thread_output_data_user_V_1_ack_in();
    void thread_output_data_user_V_1_ack_out();
    void thread_output_data_user_V_1_data_out();
    void thread_output_data_user_V_1_load_A();
    void thread_output_data_user_V_1_load_B();
    void thread_output_data_user_V_1_sel();
    void thread_output_data_user_V_1_state_cmp_full();
    void thread_output_data_user_V_1_vld_in();
    void thread_output_data_user_V_1_vld_out();
    void thread_sig_buffer_dest_V_address0();
    void thread_sig_buffer_dest_V_ce0();
    void thread_sig_buffer_dest_V_we0();
    void thread_sig_buffer_id_V_address0();
    void thread_sig_buffer_id_V_ce0();
    void thread_sig_buffer_id_V_we0();
    void thread_sig_buffer_keep_V_address0();
    void thread_sig_buffer_keep_V_ce0();
    void thread_sig_buffer_keep_V_we0();
    void thread_sig_buffer_last_V_address0();
    void thread_sig_buffer_last_V_ce0();
    void thread_sig_buffer_last_V_we0();
    void thread_sig_buffer_strb_V_address0();
    void thread_sig_buffer_strb_V_ce0();
    void thread_sig_buffer_strb_V_we0();
    void thread_sig_buffer_user_V_address0();
    void thread_sig_buffer_user_V_ce0();
    void thread_sig_buffer_user_V_we0();
    void thread_zext_ln197_fu_641_p1();
    void thread_zext_ln202_fu_658_p1();
    void thread_zext_ln74_fu_583_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
