---
---

@inproceedings{claire2025,
  author = {Nalla, Pragnya Sudershan and Haque, Emad and Liu, Yaotian and Sapatnekar, Sachin and Zhang, Jeff and Chakrabarti, Chaitali and Cao, Yu},
  booktitle = {2025 Design Automation and Test in Europe Conference (DATE)},
  title = {CLAIRE: Composable Chiplet Libraries for AI Inference},
  year = {2025},
  selected={true}
}

@article{liu2024skip,
  title={Skip-SCAR: Hardware-Friendly High-Quality Embodied Visual Navigation},
  author={Liu, Yaotian and Cao, Yu and Zhang, Jeff},
  journal={arXiv preprint arXiv:2405.14154},
  year={2024},
  url={https://arxiv.org/abs/2405.14154}, 
  pdf={https://arxiv.org/pdf/2405.14154},
  html={projects_page/skip-scar/index.html},
  selected={true},
}
  % preview={skip-scar.jpg}
@INPROCEEDINGS{10473875,
  author={Wang, Zhenyu and Sun, Jingbo and Goksoy, Alper and Mandal, Sumit K. and Liu, Yaotian and Seo, Jae-Sun and Chakrabarti, Chaitali and Ogras, Umit Y. and Chhabria, Vidya and Zhang, Jeff and Cao, Yu},
  booktitle={2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)}, 
  title={Exploiting 2.5D/3D Heterogeneous Integration for AI Computing}, 
  year={2024},
  volume={},
  number={},
  pages={758-764},
  keywords={Analytical models;Three-dimensional displays;Computational modeling;Wires;Multichip modules;Benchmark testing;Transformers;Heterogeneous Integration;2.5D;3D;Chiplet;ML accelerators;Performance Analysis},
  doi={10.1109/ASP-DAC58780.2024.10473875},
  selected={true}
  }

@INPROCEEDINGS{FEEP,
  author={Liu, Yaotian and Zhang, Yuhang and Zhang, Qing and Chen, Rui and Li, Yongfu},
  booktitle={2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)}, 
  title={FEEP: Functional ECO Synthesis with Efficient Patch Minimization}, 
  year={2023},
  volume={},
  number={},
  pages={1-5},
  keywords={Integrated circuit synthesis;Design automation;Circuits and systems;Learning (artificial intelligence);Prediction algorithms;Minimization;Engineering change order (ECO);equivalence checking (EC);electronics design automation (EDA);machine learning (ML);circuit patch},
  doi={10.1109/AICAS57966.2023.10168557},
  pdf={https://ieeexplore.ieee.org/document/10168557},
  selected={true}
}

@article{DBLP:journals/corr/abs-2312-01022,
  publtype={informal},
  author={Kiran Thorat and Jiahui Zhao and Yaotian Liu and Hongwu Peng and Xi Xie and Bin Lei and Jeff Zhang and Caiwen Ding},
  title={Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis},
  year={2023},
  cdate={1672531200000},
  journal={CoRR},
  volume={abs/2312.01022},
  url={https://doi.org/10.48550/arXiv.2312.01022},
  selected={true}
}


@article{thorat2023advanced,
  title={Advanced language model-driven verilog development: Enhancing power, performance, and area optimization in code synthesis},
  author={Thorat, Kiran and Zhao, Jiahui and Liu, Yaotian and Peng, Hongwu and Xie, Xi and Lei, Bin and Zhang, Jeff and Ding, Caiwen},
  journal={arXiv preprint arXiv:2312.01022},
  year={2023},
  selected={true}
}