{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 11:54:46 2009 " "Info: Processing started: Mon Mar 30 11:54:46 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off id -c id --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off id -c id --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "mclk " "Info: Assuming node \"mclk\" is an undefined clock" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "mclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk " "Info: Detected ripple clock \"clk\" as buffer" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 8 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "mclk register i\[0\] register clk 325.1 MHz 3.076 ns Internal " "Info: Clock \"mclk\" has Internal fmax of 325.1 MHz between source register \"i\[0\]\" and destination register \"clk\" (period= 3.076 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.320 ns + Longest register register " "Info: + Longest register to register delay is 2.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[0\] 1 REG LCFF_X34_Y1_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y1_N7; Fanout = 3; REG Node = 'i\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[0] } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.735 ns) 1.190 ns i\[1\]~45 2 COMB LCCOMB_X34_Y1_N14 2 " "Info: 2: + IC(0.455 ns) + CELL(0.735 ns) = 1.190 ns; Loc. = LCCOMB_X34_Y1_N14; Fanout = 2; COMB Node = 'i\[1\]~45'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { i[0] i[1]~45 } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.276 ns i\[2\]~47 3 COMB LCCOMB_X34_Y1_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.276 ns; Loc. = LCCOMB_X34_Y1_N16; Fanout = 2; COMB Node = 'i\[2\]~47'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { i[1]~45 i[2]~47 } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.362 ns i\[3\]~49 4 COMB LCCOMB_X34_Y1_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.362 ns; Loc. = LCCOMB_X34_Y1_N18; Fanout = 2; COMB Node = 'i\[3\]~49'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { i[2]~47 i[3]~49 } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.448 ns i\[4\]~51 5 COMB LCCOMB_X34_Y1_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.448 ns; Loc. = LCCOMB_X34_Y1_N20; Fanout = 2; COMB Node = 'i\[4\]~51'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { i[3]~49 i[4]~51 } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.534 ns i\[5\]~53 6 COMB LCCOMB_X34_Y1_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.534 ns; Loc. = LCCOMB_X34_Y1_N22; Fanout = 2; COMB Node = 'i\[5\]~53'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { i[4]~51 i[5]~53 } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.620 ns i\[6\]~55 7 COMB LCCOMB_X34_Y1_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.620 ns; Loc. = LCCOMB_X34_Y1_N24; Fanout = 2; COMB Node = 'i\[6\]~55'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { i[5]~53 i[6]~55 } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.706 ns i\[7\]~57 8 COMB LCCOMB_X34_Y1_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.706 ns; Loc. = LCCOMB_X34_Y1_N26; Fanout = 1; COMB Node = 'i\[7\]~57'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { i[6]~55 i[7]~57 } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.212 ns clk~6 9 COMB LCCOMB_X34_Y1_N28 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 2.212 ns; Loc. = LCCOMB_X34_Y1_N28; Fanout = 1; COMB Node = 'clk~6'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { i[7]~57 clk~6 } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.320 ns clk 10 REG LCFF_X34_Y1_N29 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 2.320 ns; Loc. = LCFF_X34_Y1_N29; Fanout = 2; REG Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { clk~6 clk } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.865 ns ( 80.39 % ) " "Info: Total cell delay = 1.865 ns ( 80.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.455 ns ( 19.61 % ) " "Info: Total interconnect delay = 0.455 ns ( 19.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { i[0] i[1]~45 i[2]~47 i[3]~49 i[4]~51 i[5]~53 i[6]~55 i[7]~57 clk~6 clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { i[0] {} i[1]~45 {} i[2]~47 {} i[3]~49 {} i[4]~51 {} i[5]~53 {} i[6]~55 {} i[7]~57 {} clk~6 {} clk {} } { 0.000ns 0.455ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.492 ns - Smallest " "Info: - Smallest clock skew is -0.492 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk destination 2.667 ns + Shortest register " "Info: + Shortest clock path from clock \"mclk\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 2.667 ns clk 2 REG LCFF_X34_Y1_N29 2 " "Info: 2: + IC(0.921 ns) + CELL(0.666 ns) = 2.667 ns; Loc. = LCFF_X34_Y1_N29; Fanout = 2; REG Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { mclk clk } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 65.47 % ) " "Info: Total cell delay = 1.746 ns ( 65.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.921 ns ( 34.53 % ) " "Info: Total interconnect delay = 0.921 ns ( 34.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { mclk clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { mclk {} mclk~combout {} clk {} } { 0.000ns 0.000ns 0.921ns } { 0.000ns 1.080ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk source 3.159 ns - Longest register " "Info: - Longest clock path from clock \"mclk\" to source register is 3.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.312 ns mclk~clkctrl 2 COMB CLKCTRL_G14 8 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.312 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'mclk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { mclk mclk~clkctrl } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.666 ns) 3.159 ns i\[0\] 3 REG LCFF_X34_Y1_N7 3 " "Info: 3: + IC(1.181 ns) + CELL(0.666 ns) = 3.159 ns; Loc. = LCFF_X34_Y1_N7; Fanout = 3; REG Node = 'i\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { mclk~clkctrl i[0] } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 55.27 % ) " "Info: Total cell delay = 1.746 ns ( 55.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.413 ns ( 44.73 % ) " "Info: Total interconnect delay = 1.413 ns ( 44.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { mclk mclk~clkctrl i[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { mclk {} mclk~combout {} mclk~clkctrl {} i[0] {} } { 0.000ns 0.000ns 0.232ns 1.181ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { mclk clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { mclk {} mclk~combout {} clk {} } { 0.000ns 0.000ns 0.921ns } { 0.000ns 1.080ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { mclk mclk~clkctrl i[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { mclk {} mclk~combout {} mclk~clkctrl {} i[0] {} } { 0.000ns 0.000ns 0.232ns 1.181ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { i[0] i[1]~45 i[2]~47 i[3]~49 i[4]~51 i[5]~53 i[6]~55 i[7]~57 clk~6 clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { i[0] {} i[1]~45 {} i[2]~47 {} i[3]~49 {} i[4]~51 {} i[5]~53 {} i[6]~55 {} i[7]~57 {} clk~6 {} clk {} } { 0.000ns 0.455ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { mclk clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { mclk {} mclk~combout {} clk {} } { 0.000ns 0.000ns 0.921ns } { 0.000ns 1.080ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { mclk mclk~clkctrl i[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { mclk {} mclk~combout {} mclk~clkctrl {} i[0] {} } { 0.000ns 0.000ns 0.232ns 1.181ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "mclk led_7s\[6\] led_7s\[8\]~reg0 11.703 ns register " "Info: tco from clock \"mclk\" to destination pin \"led_7s\[6\]\" through register \"led_7s\[8\]~reg0\" is 11.703 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk source 5.835 ns + Longest register " "Info: + Longest clock path from clock \"mclk\" to source register is 5.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.970 ns) 2.971 ns clk 2 REG LCFF_X34_Y1_N29 2 " "Info: 2: + IC(0.921 ns) + CELL(0.970 ns) = 2.971 ns; Loc. = LCFF_X34_Y1_N29; Fanout = 2; REG Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { mclk clk } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.000 ns) 3.979 ns clk~clkctrl 3 COMB CLKCTRL_G15 7 " "Info: 3: + IC(1.008 ns) + CELL(0.000 ns) = 3.979 ns; Loc. = CLKCTRL_G15; Fanout = 7; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.666 ns) 5.835 ns led_7s\[8\]~reg0 4 REG LCFF_X16_Y1_N3 5 " "Info: 4: + IC(1.190 ns) + CELL(0.666 ns) = 5.835 ns; Loc. = LCFF_X16_Y1_N3; Fanout = 5; REG Node = 'led_7s\[8\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { clk~clkctrl led_7s[8]~reg0 } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 46.55 % ) " "Info: Total cell delay = 2.716 ns ( 46.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.119 ns ( 53.45 % ) " "Info: Total interconnect delay = 3.119 ns ( 53.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.835 ns" { mclk clk clk~clkctrl led_7s[8]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.835 ns" { mclk {} mclk~combout {} clk {} clk~clkctrl {} led_7s[8]~reg0 {} } { 0.000ns 0.000ns 0.921ns 1.008ns 1.190ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.564 ns + Longest register pin " "Info: + Longest register to pin delay is 5.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_7s\[8\]~reg0 1 REG LCFF_X16_Y1_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y1_N3; Fanout = 5; REG Node = 'led_7s\[8\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_7s[8]~reg0 } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.348 ns) + CELL(3.216 ns) 5.564 ns led_7s\[6\] 2 PIN PIN_AA9 0 " "Info: 2: + IC(2.348 ns) + CELL(3.216 ns) = 5.564 ns; Loc. = PIN_AA9; Fanout = 0; PIN Node = 'led_7s\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.564 ns" { led_7s[8]~reg0 led_7s[6] } "NODE_NAME" } } { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.216 ns ( 57.80 % ) " "Info: Total cell delay = 3.216 ns ( 57.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.348 ns ( 42.20 % ) " "Info: Total interconnect delay = 2.348 ns ( 42.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.564 ns" { led_7s[8]~reg0 led_7s[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.564 ns" { led_7s[8]~reg0 {} led_7s[6] {} } { 0.000ns 2.348ns } { 0.000ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.835 ns" { mclk clk clk~clkctrl led_7s[8]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.835 ns" { mclk {} mclk~combout {} clk {} clk~clkctrl {} led_7s[8]~reg0 {} } { 0.000ns 0.000ns 0.921ns 1.008ns 1.190ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.564 ns" { led_7s[8]~reg0 led_7s[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.564 ns" { led_7s[8]~reg0 {} led_7s[6] {} } { 0.000ns 2.348ns } { 0.000ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "119 " "Info: Allocated 119 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 11:54:47 2009 " "Info: Processing ended: Mon Mar 30 11:54:47 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
