<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: edma_pbuf_axi_tx_wr</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_edma_pbuf_axi_tx_wr'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_edma_pbuf_axi_tx_wr')">edma_pbuf_axi_tx_wr</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.07</td>
<td class="s7 cl rt"><a href="mod119.html#Line" > 78.30</a></td>
<td class="s4 cl rt"><a href="mod119.html#Cond" > 40.40</a></td>
<td class="s1 cl rt"><a href="mod119.html#Toggle" > 15.31</a></td>
<td class="s2 cl rt"><a href="mod119.html#FSM" > 25.00</a></td>
<td class="s6 cl rt"><a href="mod119.html#Branch" > 61.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/edma_pbuf_axi_tx_wr.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/edma_pbuf_axi_tx_wr.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod119.html#inst_tag_12972"  onclick="showContent('inst_tag_12972')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_edma_pbuf_axi_tx_wr'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod119.html" >edma_pbuf_axi_tx_wr</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>364</td><td>285</td><td>78.30</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>317</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>327</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>390</td><td>28</td><td>14</td><td>50.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>443</td><td>12</td><td>10</td><td>83.33</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>470</td><td>100</td><td>64</td><td>64.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>663</td><td>18</td><td>18</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>715</td><td>23</td><td>22</td><td>95.65</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>762</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>791</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>814</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>836</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>906</td><td>35</td><td>26</td><td>74.29</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>997</td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1032</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1106</td><td>30</td><td>24</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1196</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>1211</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1228</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1265</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1347</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1361</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ROUTINE</td><td>1400</td><td>11</td><td>8</td><td>72.73</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1593</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1593</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1593</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1593</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1593</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1593</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1593</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1593</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1593</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1593</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1593</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1593</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1593</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1593</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1593</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       always @(dma_bus_width)
317        1/1              if (dma_bus_width[1])
318        <font color = "red">0/1     ==>        tx_length_decrement =  5'b10000;  // 128 bit</font>
319        1/1              else if (dma_bus_width[0])
320        <font color = "red">0/1     ==>        tx_length_decrement =  5'b01000;  // 64 bit</font>
321                         else
322        1/1                tx_length_decrement =  5'b00100;  // 32 bit
323                     
324                       // Identify how many bytes are valid on the last stripe of the packet ..
325                       always @(*)
326                       begin
327        1/1              if (dma_bus_width[1])
328        <font color = "red">0/1     ==>        buf_stripe_mod = {cur_descr_rd[35:32] == 4'h0, cur_descr_rd[35:32]};</font>
329        1/1              else if (dma_bus_width[0])
330        <font color = "red">0/1     ==>        buf_stripe_mod = {1'b0,cur_descr_rd[34:32] == 3'h0,cur_descr_rd[34:32]};</font>
331                         else
332        1/1                buf_stripe_mod = {2'b00,cur_descr_rd[33:32] == 2'h0,cur_descr_rd[33:32]};
333                       end
334                       
335                       wire sram_wr_state_is_frm_data;
336                       wire sram_wr_state_is_idle;
337                       
338                       assign sram_wr_state_is_frm_data = (sram_wr_state == p_wr_state_frm_data);
339                       assign sram_wr_state_is_idle     = (sram_wr_state == p_wr_state_idle);
340                       
341                       edma_pbuf_tx_align #(.p_edma_asf_dap_prot(p_edma_asf_dap_prot)) i_edma_pbuf_tx_align (
342                        // system signals
343                        .hclk                 (hclk),
344                        .n_hreset             (n_hreset),
345                        .dma_bus_width        (dma_bus_width),
346                        .tx_dma_state_data    (sram_wr_state_is_frm_data),
347                        .tx_data_strobe       (buff_stripe_vld &amp;&amp; buff_stripe_rdy),
348                        .frm_val_data_phase   (1'b0),
349                        .hrdata               (buff_stripe),
350                        .hrdata_par           (buff_stripe_par),
351                        .buffer_done_decode   (buff_stripe_last),
352                        .last_buf_done_decode (stripe_is_last_of_pkt),
353                        .last_access_bytes    (buf_stripe_mod),
354                        .tx_length_decrement  (tx_length_decrement),
355                        .tx_buffer_offset     (4'h0),
356                        .dma_w_fifo_count     (4'd0),
357                        .dma_w_flush          (sram_wr_state_is_idle || ~enable_tx_hclk || complete_flush_hclk),
358                        .force_fifo_eop_err   (1'b0),
359                     
360                        .dma_w_data           (al_w_data),
361                        .dma_w_data_par       (al_w_data_par),
362                        .dma_w_wr             (al_w_wr),
363                        .dma_w_eop            (al_w_eop),
364                        .dma_w_mod            (al_w_mod)
365                        );
366                     
367                       // Upsizing ..
368                       // Determine if we need to upsize the data when writing to the SRAM
369                       // basically this only happens when the SRAM datawidth &gt; dma_bus_width
370                       wire [4:0] up_w_mod_upsize_x2;
371                       wire [4:0] up_w_mod_upsize_x4;
372                       wire [3:0] up_w_mod_upsize_x2_op1;
373                       wire [3:0] up_w_mod_upsize_x2_op2;
374                       wire [3:0] up_w_mod_upsize_x4_op1;
375                       wire [3:0] up_w_mod_upsize_x4_op2;
376                     
377                       assign upsize_x2              = dma_bus_width == 2'b01 &amp;&amp; edma_tx_pbuf_data_w_is_128;
378                       assign upsize_x4              = dma_bus_width == 2'b00 &amp;&amp; edma_tx_pbuf_data_w_is_128;
379                       
380                       assign up_w_mod_upsize_x2_op1 = {(~(|al_w_mod[2:0])),al_w_mod[2:0]};
381                       assign up_w_mod_upsize_x2_op2 = {upsize_str_cnt[0],3'b000};
382                       assign up_w_mod_upsize_x4_op1 = {1'b0,(~(|al_w_mod[1:0])),al_w_mod[1:0]};
383                       assign up_w_mod_upsize_x4_op2 = {upsize_str_cnt,2'b00};
384                       
385                       assign up_w_mod_upsize_x2     = up_w_mod_upsize_x2_op1 + up_w_mod_upsize_x2_op2;
386                       assign up_w_mod_upsize_x4     = up_w_mod_upsize_x4_op1 + up_w_mod_upsize_x4_op2;
387                       
388                       always @(*)
389                       begin
390        1/1              up_w_eop = al_w_eop;
391                         // upsize_str_cnt is a counter that will rollover. The rollover points are 2'b11 for 32bit-128bit upsizing
392                         // and 2'b01 for 64bit to 128bit upsizing.  These conditions are explicitly called out.
393                         // up_w_mod is a 5 bit adder, with two 4 bit operands. This means it can never rollover ..
394        1/1              if (upsize_x2)
395        <font color = "red">0/1     ==>        up_w_mod            = up_w_mod_upsize_x2;</font>
396        1/1              else if (upsize_x4)
397        <font color = "red">0/1     ==>        up_w_mod            = up_w_mod_upsize_x4; // 64bit in, 128bit out</font>
398                         else
399        1/1                up_w_mod            = {1'b0,al_w_mod};
400                     
401        1/1              if (upsize_x2 &amp;&amp; upsize_str_cnt[0] &amp;&amp; al_w_wr)            // 64bit in, 128bit out
402                         begin
403        <font color = "red">0/1     ==>        upsize_str_cnt_nxt  = 2'b00;</font>
404        <font color = "red">0/1     ==>        up_w_data           = {al_w_data[63:0],upsize_data_str[63:0]};</font>
405        <font color = "red">0/1     ==>        up_w_data_par       = {al_w_data_par[7:0],upsize_data_str_par[7:0]};</font>
406        <font color = "red">0/1     ==>        up_w_wr             = 1'b1;</font>
407                         end
408        1/1              else if (upsize_x4 &amp;&amp; upsize_str_cnt == 2'b11 &amp;&amp; al_w_wr) // 32bit in, 128bit out
409                         begin
410        <font color = "red">0/1     ==>        upsize_str_cnt_nxt  = 2'b00;</font>
411        <font color = "red">0/1     ==>        up_w_data           = {al_w_data[31:0],upsize_data_str[95:0]};</font>
412        <font color = "red">0/1     ==>        up_w_data_par       = {al_w_data_par[3:0],upsize_data_str_par[11:0]};</font>
413        <font color = "red">0/1     ==>        up_w_wr             = 1'b1;</font>
414                         end
415                         else // for other cases, just pass through
416                         begin
417        1/1                up_w_wr               = (!(upsize_x2 || upsize_x4) &amp;&amp; al_w_wr) || al_w_eop;
418        1/1                if (upsize_str_cnt == 2'b10)
419                           begin
420        <font color = "red">0/1     ==>          up_w_data           = {32'd0,al_w_data[31:0],upsize_data_str[63:0]};</font>
421        <font color = "red">0/1     ==>          up_w_data_par       = {4'h0,al_w_data_par[3:0],upsize_data_str_par[7:0]};</font>
422                           end
423        1/1                else if (upsize_str_cnt == 2'b01)
424                           begin
425        <font color = "red">0/1     ==>          up_w_data           = {64'd0,al_w_data[31:0],upsize_data_str[31:0]};</font>
426        <font color = "red">0/1     ==>          up_w_data_par       = {8'h00,al_w_data_par[3:0],upsize_data_str_par[3:0]};</font>
427                           end
428                           else
429                           begin
430        1/1                  up_w_data           = al_w_data[127:0];
431        1/1                  up_w_data_par       = al_w_data_par;
432                           end
433                     
434        1/1                if (al_w_eop)
435        1/1                  upsize_str_cnt_nxt  = 2'b00;
436                           else
437        1/1                  upsize_str_cnt_nxt  = (upsize_x2 || upsize_x4) &amp;&amp; al_w_wr ? upsize_str_cnt + 2'b01 : upsize_str_cnt;
438                         end
439                       end
440                     
441                       always@(posedge hclk or negedge n_hreset)
442                       begin
443        1/1              if (~n_hreset)
444                         begin
445        1/1                upsize_str_cnt    &lt;= 2'd0;
446        1/1                upsize_data_str   &lt;= 96'd0;
447                         end
448        1/1              else if (~enable_tx_hclk | complete_flush_hclk)
449                         begin
450        1/1                upsize_str_cnt    &lt;= 2'd0;
451        1/1                upsize_data_str   &lt;= 96'd0;
452                         end
453                         else
454                         begin
455        1/1                upsize_str_cnt    &lt;= upsize_str_cnt_nxt;
456        1/1                if (al_w_wr)
457        1/1                  case (upsize_str_cnt_nxt)
458        <font color = "red">0/1     ==>            2'b01   : upsize_data_str   &lt;= al_w_data[95:0];</font>
459        <font color = "red">0/1     ==>            2'b10   : upsize_data_str   &lt;= {al_w_data[63:0],upsize_data_str[31:0]};</font>
460        1/1                    default : upsize_data_str   &lt;= {al_w_data[31:0],upsize_data_str[63:0]};
                        MISSING_ELSE
461                             endcase
462                         end
463                       end
464                     
465                       // sts_upd_cnt_p1 is a 3 bit adder with two 2bit operands. It can never overflow.
466                       wire [2:0] sts_upd_cnt_p1;
467                       assign     sts_upd_cnt_p1 = sts_upd_cnt + 2'b01;
468                       always @(*)
469                       begin
470        1/1              sram_wr_state_nxt         = sram_wr_state;
471                     
472                         // defaults
473        1/1              tx_dia                    = up_w_data[127:0];
474        1/1              tx_dia_par                = up_w_data_par;
475        1/1              tx_addra                  = frm_data_add_c;
476        1/1              tx_ena                    = 1'b0;
477        1/1              load_frm_ctrl_add         = 1'b0;
478        1/1              buff_stripe_rdy           = 1'b0;
479        1/1              cur_descr_rd_rdy          = 1'b0;
480        1/1              this_is_1st_descr_nxt     = this_is_1st_descr;
481                     
482        1/1              case (sram_wr_state)
483                           p_wr_state_idle :
484                           begin
485        1/1                  sts_upd_cnt_nxt       = 2'b00;
486        1/1                  tx_addra              = frm_data_add_c;
487        1/1                  tx_dia                = {status_word_wr_3,status_word_wr_2,status_word_wr_1,err_status,28'd0};
488        1/1                  tx_dia_par            = {status_word_wr_3_par,status_word_wr_2_par,status_word_wr_1_par,^err_status,3'h0};
489                             // Ignore valid zero length (ones with last bit set) and for a detected zero length error,
490                             // wait until we see a descriptor with last bit before reporting error ..
491        1/1                  if (cur_descr_rd_valid &amp;&amp; cur_descr_zero_len &amp;&amp; (!cur_descr_last_field || this_is_1st_descr))
492                             begin
493        <font color = "red">0/1     ==>            cur_descr_rd_rdy        = 1'b1;</font>
494        <font color = "red">0/1     ==>            this_is_1st_descr_nxt   = cur_descr_last_field;</font>
495                             end
496                             // We cant have more than 256 packets in the buffer at any one time due to restrictions on the read side ...
497                             // so back pressure when that event occurs
498        1/1                  else if (cur_descr_rd_valid &amp;&amp; (num_pkts_in_buf_q[cur_descr_rd_queue] != 8'hff))
499                             begin
500        1/1                    load_frm_ctrl_add   = 1'b1;
501        1/1                    if (err_status[3])  // Error, no data associated with this frame, so just need to update the rest of the status words ...
502                               begin
503        <font color = "red">0/1     ==>              tx_ena                = 1'b1;                     // update the key control word as long as its not a valid zero length</font>
504        <font color = "red">0/1     ==>              sts_upd_cnt_nxt       = (dma_bus_width == 2'b00 &amp;&amp; bd_extended_mode_en) ? sts_upd_cnt_p1[1:0] : 2'b10;</font>
505        <font color = "red">0/1     ==>              if (edma_tx_pbuf_data_w_is_128)</font>
506        <font color = "red">0/1     ==>                sram_wr_state_nxt   = p_wr_state_tcp_csum;      // Just finish up</font>
507                                 else
508        <font color = "red">0/1     ==>                sram_wr_state_nxt   = p_wr_state_frm_ctrl_upd;  // Update the ctrl words</font>
509                               end
510                               else
511                               begin
512        1/1                      tx_ena                = 1'b1;                     // update the key control word as long as its not a valid zero length
513        1/1                      sram_wr_state_nxt     = p_wr_state_frm_data;
514                               end
515                             end
                        MISSING_ELSE
516                           end
517                     
518                           // Now go write the packet data
519                           // Note there is a minimum of 2 cycle delay on the data due to the alignment module (2/3 cycles on last data)
520                           p_wr_state_frm_data :
521                           begin
522        1/1                  sts_upd_cnt_nxt       = 2'b00;
523        1/1                  buff_stripe_rdy       = 1'b1;
524        1/1                  tx_addra              = frm_data_add_c;
525        1/1                  tx_ena                = up_w_wr;
526        1/1                  tx_dia                = up_w_data[127:0];
527        1/1                  tx_dia_par            = up_w_data_par;
528                     
529        1/1                  if (buff_stripe_vld &amp;&amp; (stripe_is_last_of_pkt || buff_stripe_last))
530        1/1                    sram_wr_state_nxt   = p_wr_state_resid_data; // write the last word of data from the alignment buffer
                        MISSING_ELSE
531                           end
532                     
533                           // Wait for the next descriptor in the frame. Note due to the delay in the alignment block above (2 cycles)
534                           // there will be residual data coming through from the last buffer
535                           p_wr_state_wait_descr :
536                           begin
537        <font color = "red">0/1     ==>          sts_upd_cnt_nxt       = 2'b00;</font>
538        <font color = "red">0/1     ==>          tx_addra              = frm_data_add_c;</font>
539        <font color = "red">0/1     ==>          tx_ena                = up_w_wr;</font>
540        <font color = "red">0/1     ==>          tx_dia                = up_w_data[127:0];</font>
541        <font color = "red">0/1     ==>          tx_dia_par            = up_w_data_par;</font>
542        <font color = "red">0/1     ==>          if (cur_descr_rd_valid &amp;&amp; cur_descr_zero_len &amp;&amp; !cur_descr_last_field &amp;&amp; !cur_descr_used_field)</font>
543        <font color = "red">0/1     ==>            cur_descr_rd_rdy    = 1'b1;</font>
544        <font color = "red">0/1     ==>          else if (cur_descr_rd_valid)</font>
545                             begin
546        <font color = "red">0/1     ==>            if (err_status[3]) // Error, no data associated with this frame, so just need to update the rest of the status words ...</font>
547        <font color = "red">0/1     ==>              sram_wr_state_nxt = p_wr_state_resid_data;  // Wait for final data from alignment buffer (3 cycles max)</font>
548                               else
549        <font color = "red">0/1     ==>              sram_wr_state_nxt = p_wr_state_frm_data;</font>
550                             end
                   <font color = "red">==>  MISSING_ELSE</font>
551                           end
552                     
553                          // Wait for the remaining data from the alignment buffer. This can be at max 3 cycles (for EOP)
554                          // Use sts_upd_cnt to count the 3 cycles
555                           p_wr_state_resid_data :
556                           begin
557        1/1                  tx_addra              = frm_data_add_c;
558        1/1                  tx_dia                = up_w_data[127:0];
559        1/1                  tx_dia_par            = up_w_data_par;
560        1/1                  tx_ena                = up_w_wr;
561        1/1                  if (sts_upd_cnt[1] || al_w_eop)
562                             begin
563        1/1                    sts_upd_cnt_nxt       = 2'b00;
564        1/1                    if (al_w_eop || err_status[3])
565        1/1                      sram_wr_state_nxt   =  p_wr_state_frm_ctrl_upd;
566                               else
567                               begin
568        <font color = "red">0/1     ==>              sram_wr_state_nxt     =  p_wr_state_wait_descr;</font>
569        <font color = "red">0/1     ==>              this_is_1st_descr_nxt = 1'b0;</font>
570        <font color = "red">0/1     ==>              cur_descr_rd_rdy      = 1'b1;</font>
571                               end
572                             end
573                             else
574        1/1                    sts_upd_cnt_nxt     = sts_upd_cnt_p1[1:0];
575                           end
576                     
577                           // Now go update the control word, or the cutthru word if rd side is empty ..
578                           // This writes the all 4 status words as described below ..
579                           p_wr_state_frm_ctrl_upd :
580                           begin
581                             // If the read side of the SRAM has started reading the frame already
582                             // i.e. in cut-thru mode, then the status should be stored in the cut-thru
583                             // status. otherwise update the ctrl word
584        1/1                  case (sts_upd_cnt)
585                               2'b00 :
586                               begin
587        1/1                      tx_ena              = 1'b1;
588        1/1                      tx_addra            = frm_ctrl_add;
589        1/1                      tx_dia              = {status_word_wr_3,status_word_wr_2,status_word_wr_1,status_word_wr_0};
590        1/1                      tx_dia_par          = {status_word_wr_3_par,status_word_wr_2_par,status_word_wr_1_par,status_word_wr_0_par};
591        1/1                      sts_upd_cnt_nxt     = (dma_bus_width == 2'b00 &amp;&amp; bd_extended_mode_en) ? sts_upd_cnt_p1[1:0] : 2'b10;
592        1/1                      if (edma_tx_pbuf_data_w_is_128)
593        <font color = "red">0/1     ==>                sram_wr_state_nxt = tx_pbuf_tcp_en ? p_wr_state_wait_csum : p_wr_state_tcp_csum;</font>
                        MISSING_ELSE
594                               end
595                               2'b01 : // Store Launch time - only valid in 32bit modes ..
596                               begin
597        <font color = "red">0/1     ==>              tx_ena              = 1'b1;</font>
598        <font color = "red">0/1     ==>              tx_addra            = frm_ctrl_add;</font>
599        <font color = "red">0/1     ==>              tx_dia              = {96'd0,status_word_wr_1};</font>
600        <font color = "red">0/1     ==>              tx_dia_par          = {12'h000,status_word_wr_1_par};</font>
601        <font color = "red">0/1     ==>              sts_upd_cnt_nxt     = sts_upd_cnt_p1[1:0];</font>
602                               end
603                               2'b10 : // Store status word 2 (&amp;3 in 64bit datapaths)
604                               begin
605        1/1                      tx_ena              = 1'b1;
606        1/1                      tx_addra            = frm_data_add_c;
607        1/1                      tx_dia              = {64'd0,status_word_wr_3,status_word_wr_2};
608        1/1                      tx_dia_par          = {8'h00,status_word_wr_3_par,status_word_wr_2_par};
609        1/1                      sts_upd_cnt_nxt     = sts_upd_cnt_p1[1:0];
610        1/1                      if (dma_bus_width == 2'b01)
611        <font color = "red">0/1     ==>                sram_wr_state_nxt = tx_pbuf_tcp_en ? p_wr_state_ip_csum : p_wr_state_tcp_csum;</font>
                        MISSING_ELSE
612                               end
613                               default : // Store status word 3 - only valid in 32bit modes ..
614                               begin
615        1/1                      tx_ena              = 1'b1;
616        1/1                      tx_addra            = frm_data_add_c;
617        1/1                      tx_dia              = {96'd0,status_word_wr_3};
618        1/1                      tx_dia_par          = {12'h000,status_word_wr_3_par};
619        1/1                      sts_upd_cnt_nxt     = 2'b00;
620        1/1                      sram_wr_state_nxt   = tx_pbuf_tcp_en ? p_wr_state_ip_csum : p_wr_state_tcp_csum;
621                               end
622                             endcase
623                           end
624                     
625                           // Wait for the TCP checksum engine to catch up. It might still be processing the checksums for 1 cycle..
626                           // this is only an issue in 128bit datapath modes since we were only in the p_wr_state_frm_ctrl_upd for 1 cycle
627                           p_wr_state_wait_csum :
628                           begin
629        <font color = "red">0/1     ==>          sts_upd_cnt_nxt       = 2'b00;</font>
630        <font color = "red">0/1     ==>          sram_wr_state_nxt     = p_wr_state_ip_csum;</font>
631                           end
632                     
633                           // Update the IP checksum
634                           p_wr_state_ip_csum :
635                           begin
636        <font color = "red">0/1     ==>          sts_upd_cnt_nxt       = 2'b00;</font>
637        <font color = "red">0/1     ==>          tx_ena                = ip_hdr_cs_we;</font>
638        <font color = "red">0/1     ==>          tx_addra              = ip_hdr_cs_addr;</font>
639        <font color = "red">0/1     ==>          tx_dia                = ip_hdr_cs_reord;</font>
640        <font color = "red">0/1     ==>          tx_dia_par            = ip_hdr_cs_par_reord;</font>
641        <font color = "red">0/1     ==>          sram_wr_state_nxt     = p_wr_state_tcp_csum;</font>
642                           end
643                     
644                           // Update the TCP checksum and/or finish up:
645                           default : // p_wr_state_tcp_csum :
646                           begin
647        1/1                  sts_upd_cnt_nxt       = 2'b00;
648        1/1                  tx_ena                = tcp_hdr_cs_we;
649        1/1                  tx_addra              = tcp_hdr_cs_addr;
650        1/1                  tx_dia                = tcp_hdr_cs_reord;
651        1/1                  tx_dia_par            = tcp_hdr_cs_par_reord;
652        1/1                  sram_wr_state_nxt     = p_wr_state_idle;
653        1/1                  cur_descr_rd_rdy      = 1'b1;
654        1/1                  this_is_1st_descr_nxt = 1'b1;
655                           end
656                     
657                         endcase
658                       end
659                     
660                       // State Variables
661                       always@(posedge hclk or negedge n_hreset)
662                       begin
663        1/1              if (~n_hreset)
664                         begin
665        1/1                sram_wr_state     &lt;= p_wr_state_idle;
666        1/1                first_descr       &lt;= 97'd0;
667        1/1                first_descr_wb_add&lt;= {p_awid_par{1'b0}};
668        1/1                this_is_1st_descr &lt;= 1'b1;
669        1/1                sts_upd_cnt       &lt;= 2'b00;
670                         end
671        1/1              else if (~enable_tx_hclk | complete_flush_hclk)
672                         begin
673        1/1                sram_wr_state     &lt;= p_wr_state_idle;
674        1/1                first_descr       &lt;= 97'd0;
675        1/1                first_descr_wb_add&lt;= {p_awid_par{1'b0}};
676        1/1                this_is_1st_descr &lt;= 1'b1;
677        1/1                sts_upd_cnt       &lt;= 2'b00;
678                         end
679                         else
680                         begin
681        1/1                sram_wr_state     &lt;= sram_wr_state_nxt;
682        1/1                sts_upd_cnt       &lt;= sts_upd_cnt_nxt;
683        1/1                this_is_1st_descr &lt;= this_is_1st_descr_nxt;
684        1/1                if (cur_descr_rd_valid &amp;&amp; this_is_1st_descr)
685                           begin
686        1/1                  first_descr         &lt;= cur_descr_rd[96:0];
687        1/1                  first_descr_wb_add  &lt;= cur_descr_rd_add_p4[p_awid_par-1:0];
688                           end
                        MISSING_ELSE
689                         end
690                       end
691                     
692                       // The writeback address is the next location after the cur_descr_rd_add, i.e.
693                       // add 4 to the address.
694                       // Instantiate following module to deal with potential parity as well.
695                       edma_arith_par #(
696                         .p_dwidth (32),
697                         .p_pwidth (4),
698                         .p_has_par(p_edma_asf_dap_prot)
699                       ) i_arith_cur_descr_rd_add_p4 (
700                         .in_val (cur_descr_rd_add),
701                         .in_par (cur_descr_rd_add_par),
702                         .op_val (32'd4),
703                         .op_add (1'b1),
704                         .out_val(cur_descr_rd_add_p4[31:0]),
705                         .out_par(cur_descr_rd_add_p4[35:32])
706                       );
707                     
708                       // Address Variables for the SRAM
709                       // The address jumps around a bit ..
710                       //   1. The addr of the status words at the start of the frame are loaded is frm_ctrl_add.
711                       //   2. Normal address used by data is in tx_addra_p1 - post increments
712                       //   3. TCP/IP checksum locations
713                       always@(posedge hclk or negedge n_hreset)
714                       begin
715        1/1              if (~n_hreset)
716                         begin
717        1/1                for (i0=0; i0&lt;p_edma_queues[31:0]; i0=i0+1)
718        1/1                  frm_data_add[i0]  &lt;= {p_edma_tx_pbuf_addr{1'b0}};
719        1/1                frm_ctrl_add        &lt;= {p_edma_tx_pbuf_addr{1'b0}};
720                         end
721        1/1              else if (~enable_tx_hclk | complete_flush_hclk)
722                         begin
723        1/1                for (i0=0; i0&lt;p_edma_queues[31:0]; i0=i0+1) begin
724        1/1                  frm_data_add[i0][p_edma_tx_pbuf_addr-1:p_edma_tx_pbuf_addr-p_edma_tx_pbuf_queue_segment_size] &lt;= TX_PBUF_SEGMENTS_LOWER_ADDR_ARRAY[i0];
725        1/1                  frm_data_add[i0][p_edma_tx_pbuf_addr-p_edma_tx_pbuf_queue_segment_size-1:0] &lt;= {p_edma_tx_pbuf_addr-p_edma_tx_pbuf_queue_segment_size{1'b0}};
726                           end
727        1/1                frm_ctrl_add        &lt;= {p_edma_tx_pbuf_addr{1'b0}};
728                         end
729                         else
730                         begin
731                           // Altrhough its called frm_data_add, we also use this for the status words at the end of the frame ..
732        1/1                for (i0=0; i0&lt;p_edma_queues; i0=i0+1)
733        1/1                  if (i0[3:0] == cur_descr_rd_queue)
734                             begin
735        1/1                    if (load_frm_ctrl_add)                                                               // jump over 2 status words(32bit) or 1 at start of frame
736        1/1                      frm_data_add[i0]  &lt;= tx_addra_p2_or_p1_c[p_edma_tx_pbuf_addr-1:0];
737        1/1                    else if (tx_ena &amp;&amp; sram_wr_state == p_wr_state_frm_ctrl_upd &amp;&amp; sts_upd_cnt[1])       // use to increment through last 2 status word writes ..
738        1/1                      frm_data_add[i0]  &lt;= tx_addra_p1_c[p_edma_tx_pbuf_addr-1:0];
739        1/1                    else if (up_w_wr)
740                               begin
741        1/1                      if (tx_addra_p1_c[p_edma_tx_pbuf_addr-1:0] == frm_ctrl_add)
742        <font color = "red">0/1     ==>                frm_data_add[i0]  &lt;= tx_addra_p3_or_p2_c[p_edma_tx_pbuf_addr-1:0];               // post increment, but jump over status words at start ..</font>
743                                 else
744        1/1                        frm_data_add[i0]  &lt;= tx_addra_p1_c[p_edma_tx_pbuf_addr-1:0];                     // post increment ..
745                               end
                        MISSING_ELSE
746                             end
                   <font color = "red">==>  MISSING_ELSE</font>
747                     
748        1/1                if ((load_frm_ctrl_add &amp;&amp; err_status[3]) | (sram_wr_state == p_wr_state_frm_ctrl_upd)) // preparing to write the launch time
749        1/1                  frm_ctrl_add  &lt;= tx_addra_p1_c[p_edma_tx_pbuf_addr-1:0];
750        1/1                else if (load_frm_ctrl_add)             // start of frame
751        1/1                  frm_ctrl_add  &lt;= tx_addra;
                        MISSING_ELSE
752                         end
753                       end
754                       assign frm_data_add_c = bind2queueRange(frm_data_add_pad[cur_descr_rd_queue],TX_PBUF_SEGMENTS_UPPER_ADDR_ARRAY[cur_descr_rd_queue],TX_PBUF_SEGMENTS_LOWER_ADDR_ARRAY[cur_descr_rd_queue],TX_PBUF_NUM_SEGMENTS_ARRAY[cur_descr_rd_queue]);
755                     
756                     
757                       // Packet Length Counters
758                       // This counter has 12 valid bits. It should never wrap around. If it does, then the incoming packet length is too high ..
759                       assign frame_len_cnt_nxt = frame_len_cnt + 12'h001;
760                       always@(posedge hclk or negedge n_hreset)
761                       begin
762        1/1              if (~n_hreset)
763        1/1                frame_len_cnt     &lt;= 12'h000;
764        1/1              else if (~enable_tx_hclk | complete_flush_hclk)
765        1/1                frame_len_cnt     &lt;= 12'h000;
766        1/1              else if (up_w_wr)
767        1/1                frame_len_cnt     &lt;= frame_len_cnt_nxt[11:0];
768        1/1              else if (sram_wr_state == p_wr_state_idle)
769        1/1                frame_len_cnt     &lt;= 12'h000;
                        MISSING_ELSE
770                       end
771                     
772                       assign frame_written_to_sram = (sram_wr_state == p_wr_state_tcp_csum) ;
773                       assign part_pkt_xfer_req = ({5'd0,frame_len_cnt} ==
774                                                   {{(17-p_edma_tx_pbuf_addr){1'b0}},tx_cutthru_threshold} &amp;&amp;
775                                                   tx_cutthru &amp;&amp; full_duplex &amp;&amp; up_w_wr);
776                     
777                       assign cutthru_status_word_push = sram_wr_state == p_wr_state_frm_ctrl_upd &amp;&amp; sts_upd_cnt == 2'b00 &amp;&amp; tx_cutthru;
778                       generate if (p_edma_pbuf_cutthru == 1) begin : gen_priq_set_cuthru_status
779                         assign cutthru_status_word = {frm_ctrl_add,status_word_wr_3,status_word_wr_2,status_word_wr_1,status_word_wr_0};
780                         assign cutthru_status_word_par  = {frm_ctrl_add_par,status_word_wr_3_par,status_word_wr_2_par,status_word_wr_1_par,status_word_wr_0_par};
781                       end else begin : gen_npriq_set_cuthru_status
782                         assign cutthru_status_word = {p_edma_tx_pbuf_addr+128{1'b0}};
783                         assign cutthru_status_word_par  = {p_ct_par_w{1'b0}};
784                       end
785                       endgenerate
786                     
787                       // Packet Mod
788                       reg [3:0] pkt_mod;
789                       always@(posedge hclk or negedge n_hreset)
790                       begin
791        1/1              if (~n_hreset)
792        1/1                pkt_mod     &lt;= 4'h0;
793        1/1              else if (~enable_tx_hclk | complete_flush_hclk)
794        1/1                pkt_mod     &lt;= 4'h0;
795        1/1              else if (up_w_wr &amp;&amp; up_w_eop)
796        1/1                pkt_mod     &lt;= up_w_mod[3:0];
                        MISSING_ELSE
797                       end
798                     
799                     
800                     // Status Words ...
801                     // status_word0 (and 1 in extended buffer descriptors) always precedes the packet data.
802                     
803                     // In 32bit mode, the structure of the full frame is
804                     // status_word0 -&gt; status_word1 (extended bd mode only) -&gt; packet data -&gt; status_word2 -&gt; status_word3
805                     
806                     // In 64bit mode, the structure of the full frame is
807                     // status_word01 -&gt; packet data -&gt; status_word23
808                     
809                     // In 128bit mode, the structure of the full frame is
810                     // status_word0123 -&gt; packet data -&gt; status_word0123 (repeated)
811                     
812                       reg  [2:0] num_sram_ctrl_wr;
813                       always @(*)
814        1/1              if (edma_tx_pbuf_data_w_is_128)
815        <font color = "red">0/1     ==>        num_sram_ctrl_wr  = 3'd1;</font>
816        1/1              else if (dma_bus_width[0])
817        <font color = "red">0/1     ==>        num_sram_ctrl_wr  = 3'd2;</font>
818                         else
819        1/1                num_sram_ctrl_wr  = 3'd4;
820                     
821                     // The read side of the SRAM needs a way to recover the end address asap
822                     // It cant wait until it has read the frame. In order to calculate the end address
823                     // usually you would simply add the frame length (bits 11:0 of statusword0) to the start address
824                     // However in cut-thru modes, that wont work because it is quite possible the write side of the SRAM
825                     // had to skip over the status words as it wrote the frame and wrapped at the top of the SRAM multiple times
826                     // in single frame.  Whenever we skip, keep track of the num sram locations we have skipped.
827                     // we will allow a max of 256 skips,  brought down to an effective 128 in 32 bit modes due to the need to skip over 2 status words
828                     // for a 7bit SRAM ( 512bytes in a 32bit SRAM), 128 skips would cater for a 64KB frame to be stored
829                     // This counter must never overrun.
830                       wire [8:0] pkt_end_addr_mod_p1;
831                       reg  [7:0] pkt_end_addr_mod;
832                       assign pkt_end_addr_mod_p1 = edma_tx_pbuf_data_w_is_128 | dma_bus_width[0] ? pkt_end_addr_mod + 8'd1
833                                                                                                  : pkt_end_addr_mod + 8'd2;
834                       always@(posedge hclk or negedge n_hreset)
835                       begin
836        1/1              if (~n_hreset)
837        1/1                pkt_end_addr_mod     &lt;= 8'h00;
838        1/1              else if (~enable_tx_hclk | complete_flush_hclk)
839        1/1                pkt_end_addr_mod     &lt;= 8'h00;
840        1/1              else if (sram_wr_state == p_wr_state_idle)
841        1/1                pkt_end_addr_mod &lt;= 8'h00;
842        1/1              else if (up_w_wr &amp;&amp; tx_addra_p1_c[p_edma_tx_pbuf_addr-1:0] == frm_ctrl_add)
843        <font color = "red">0/1     ==>        pkt_end_addr_mod &lt;= pkt_end_addr_mod_p1[7:0];</font>
                        MISSING_ELSE
844                       end
845                     
846                     // Status word 0. key critical information the RD side of the SRAM needs before it
847                     // starts fetching anything else
848                     // Bits 11:0        = pkt length in SRAM words ...
849                     // Bits 15:12       = number of bytes valid in the last word ...
850                     // Bits 23:16       = Add this to status_word_wr_0[11:0]+start_add to get the end address
851                     // Bits 26:25       = reserved
852                     // Bits 24          = launch time enable
853                     // Bits 27          = pass through of bit 16 of the descriptor for this frame
854                     // Bits 31:28       = The error status bits - if bit 31 is set, this frame contains no data
855                     assign status_word_wr_0   = {
856                                                   err_status,           // 31:28  (Error Status Bits)
857                                                   first_descr[48],      // 27     (pass through of bit 16 of the descriptor for this frame - this is the CRC gen bit)
858                                                   2'd0,                 // 26:25  (reserved)
859                                                   first_descr[96],      // 24     (launch_time enable)
860                                                   pkt_end_addr_mod,     // 23:16  (reserved)
861                                                   pkt_mod,              // 15:12  (number of bytes valid in the last word)
862                                                   frame_len_cnt         // 11:0   (number of words in the packet)
863                                                 };
864                     
865                     // Status word 1. Launch Time. Only required when extended buffer descriptors are enabled
866                     assign status_word_wr_1   = bd_extended_mode_en ? first_descr[95:64] : 32'd0;
867                     // Status word 2. Contains the BD memory address, needed when we do a BD write later, writeback is always to word 1 only ..
868                     assign status_word_wr_2   = first_descr_wb_add[31:0];
869                     // Status word 3. Mainly contains parts of the first BD that was read in the packet. This is so the BD can be written back as RMW later ..
870                     assign status_word_wr_3   = { 2'b00,
871                                                   cur_descr_rd_queue[3:0],
872                                                   first_descr[57:56],
873                                                   first_descr[51:49],
874                                                   first_descr[46],
875                                                   first_descr[62],
876                                                   tcp_status[2:0],
877                                                   first_descr[48:47],
878                                                   first_descr[45:32]
879                                                 };
880                     
881                       assign stripe_is_last_of_pkt  = buff_stripe_vld &amp;&amp; buff_stripe_last &amp;&amp; cur_descr_last_field;
882                     
883                     
884                       // Interface with read side of SRAM
885                       // Whenever a frame is written to the SRAM, pass this indication over
886                       // since tx_clk might be running much slower than the AXI clock, we must
887                       // have a local count while we wait for the slow side to finish
888                       // If the local count gets to maximum (8 frames), we back pressure ...
889                       genvar g0;
890                       generate for (g0=0; g0&lt;p_edma_queues[31:0]; g0=g0+1) begin : gen_pkt_xfers
891                         reg [3:0] num_pkts_xfer_local;      // Count num of packets that are ready
892                                                             // to be read by the RD side of PBUF
893                                                             // but which cannot be taken right now
894                         reg        num_parts_xfer_local;
895                         wire [4:0] num_pkts_xfer_local_p1;
896                         reg        waiting_for_pkt_capt;
897                         wire       pkt_captured_sync;
898                         wire       pkt_captured_edge;
899                         assign     num_pkts_xfer_local_p1 = num_pkts_xfer_local + 4'h1;
900                     
901                         cdnsdru_datasync_v1 i_cdnsdru_datasync_v1 (.clk(hclk),.reset_n(n_hreset),.din(pkt_captured[g0]),.dout(pkt_captured_sync));
902                         edma_toggle_detect  i_edma_toggle_detect  (.clk(hclk),.reset_n(n_hreset),.din(pkt_captured_sync),.rise_edge(),.fall_edge(),.any_edge(pkt_captured_edge));
903                     
904                         always@(posedge hclk or negedge n_hreset)
905                         begin
906        1/1                if (~n_hreset)
907                           begin
908        1/1                  end_of_packet_tog[g0]             &lt;= 1'b0;
909        1/1                  part_of_packet_tog[g0]            &lt;= 1'b0;
910        1/1                  num_pkts_xfer[((g0+1)*4)-1:g0*4]  &lt;= 4'h0;
911        1/1                  num_pkts_xfer_local               &lt;= 4'h0;
912        1/1                  num_parts_xfer_local              &lt;= 1'h0;
913        1/1                  waiting_for_pkt_capt              &lt;= 1'b0;
914                           end
915        1/1                else if (~enable_tx_hclk | complete_flush_hclk)
916                           begin
917        1/1                  num_pkts_xfer_local               &lt;= 4'h0;
918        1/1                  num_parts_xfer_local              &lt;= 1'h0;
919        1/1                  waiting_for_pkt_capt              &lt;= 1'b0;
920                           end
921                           else
922                           begin
923                             // Enough of a packet has been received by AHB and written into DPRAM
924                             // Inform read side of PBUF that it can now start reading the packet ...
925        1/1                  if (g0 == {{28{1'b0}},cur_descr_rd_queue} &amp;&amp; frame_written_to_sram)
926                             begin
927        1/1                    waiting_for_pkt_capt              &lt;= 1'b1;
928        1/1                    if (pkt_captured_edge || !waiting_for_pkt_capt)
929                               begin
930        1/1                      num_pkts_xfer[((g0+1)*4)-1:g0*4]&lt;= num_pkts_xfer_local_p1[3:0];
931        1/1                      num_pkts_xfer_local             &lt;= 4'h0;
932        1/1                      num_parts_xfer_local            &lt;= 1'h0;
933        1/1                      end_of_packet_tog[g0]           &lt;= !end_of_packet_tog[g0];
934                               end
935                               else //if (waiting_for_pkt_capt)
936        <font color = "red">0/1     ==>              num_pkts_xfer_local             &lt;= num_pkts_xfer_local_p1[3:0];</font>
937                             end
938        1/1                  else if (g0 == {{28{1'b0}},cur_descr_rd_queue} &amp;&amp; part_pkt_xfer_req)
939                             begin
940        <font color = "red">0/1     ==>            waiting_for_pkt_capt              &lt;= 1'b1;</font>
941        <font color = "red">0/1     ==>            if (pkt_captured_edge || !waiting_for_pkt_capt)</font>
942                               begin
943        <font color = "red">0/1     ==>              num_pkts_xfer_local             &lt;= 4'h0;</font>
944        <font color = "red">0/1     ==>              num_parts_xfer_local            &lt;= 1'h0;</font>
945        <font color = "red">0/1     ==>              part_of_packet_tog[g0]          &lt;= !part_of_packet_tog[g0];</font>
946                               end
947                               else //if (waiting_for_pkt_capt)
948        <font color = "red">0/1     ==>              num_parts_xfer_local            &lt;= 1'h1;</font>
949                             end
950        1/1                  else if (pkt_captured_edge)
951                             begin
952        1/1                    num_pkts_xfer_local               &lt;= 4'h0;
953        1/1                    num_parts_xfer_local              &lt;= 1'h0;
954        1/1                    num_pkts_xfer[((g0+1)*4)-1:g0*4]  &lt;= num_pkts_xfer_local;
955        1/1                    if (|num_pkts_xfer_local)
956        <font color = "red">0/1     ==>              end_of_packet_tog[g0]           &lt;= !end_of_packet_tog[g0];</font>
957        1/1                    else if (num_parts_xfer_local)
958        <font color = "red">0/1     ==>              part_of_packet_tog[g0]          &lt;= !part_of_packet_tog[g0];</font>
959                               else
960        1/1                      waiting_for_pkt_capt            &lt;= 1'b0;
961                             end
                        MISSING_ELSE
962                           end
963                         end
964                       end
965                       endgenerate
966                     
967                     
968                       // Descriptor Writebacks ..
969                       // The Read side of the SRAM will identify when a descriptor writeback can occur ..
970                       // DMA writebacks are triggered when the MAC side of the packet buffer
971                       // is done with a packet.  it will toggle 'full_pkt_read' to indicate this
972                       // It will also send the status information associated with the writeback
973                       // directly via 'xfer_status_bus'
974                       // We need to capture this information as quickly as possible to allow the
975                       // MAC side to 'move on' and avoid being locked up.  However, we need to
976                       // latch this information until we ourselves have completed the writeback.
977                       // The time for this to happen is governed by the time it takes to move
978                       // into the DMA writeback state and the time taken to perform the AXI write
979                       // (which in itself is governed by the number of wait states foir the descriptor
980                       // write access).
981                       // there is a descriptor write buffer which will locally buffer the writes
982                       // The user can choose the depth of these buffers. If they keep it at minimum
983                       // there will be just 1 buffer. We will keep another buffer locally here
984                       // so that at minimum 2 banks of status info will be allowed before the MAC side
985                       // is completely back pressured. Note that at worst descritpor writeback requests
986                       // should occur every 70 odd tx_mac_clk cycles.
987                       edma_sync_toggle_detect i_edma_sync_full_pkt_read (.clk(hclk),.reset_n(n_hreset),.din(full_pkt_read),.rise_edge(),.fall_edge(),.any_edge(full_pkt_read_edge));
988                       edma_sync_toggle_detect i_edma_sync_part_pkt_read (.clk(hclk),.reset_n(n_hreset),.din(part_pkt_read),.rise_edge(),.fall_edge(),.any_edge(part_pkt_read_edge));
989                     
990                       wire [81:0]  xfer_status_bus_gated;
991                       wire [42:0]  xfer_status_bus_ts_gated;
992                       assign xfer_status_bus_gated      = xfer_status_bus    &amp; {82{full_pkt_read_edge}};
993                       assign xfer_status_bus_ts_gated   = xfer_status_bus_ts &amp; {43{full_pkt_read_edge}}; // Top 6 bits are parity here ..
994                     
995                       always@(posedge hclk or negedge n_hreset)
996                       begin
997        1/1              if (~n_hreset)
998                         begin
999        1/1                xfer_status_captured    &lt;= 1'b0;
1000       1/1                tx_descr_wr_vld         &lt;= 1'b0;
1001       1/1                tx_descr_wr_data        &lt;= 64'd0;
1002       1/1                tx_descr_wr_sts         &lt;= 10'd0;
1003                        end
1004                        else
1005                        begin
1006       1/1                if (~enable_tx_hclk | complete_flush_hclk)
1007                          begin
1008       1/1                  tx_descr_wr_vld         &lt;= 1'b0;
1009       1/1                  tx_descr_wr_data        &lt;= 64'd0;
1010       1/1                  tx_descr_wr_sts         &lt;= 10'd0;
1011                          end
1012                          else
1013                          begin
1014       1/1                  tx_descr_wr_vld          &lt;= full_pkt_read_edge || (tx_descr_wr_vld &amp;&amp; !tx_descr_wr_rdy);
1015       1/1                  if (full_pkt_read_edge)
1016                            begin
1017       1/1                    tx_descr_wr_data       &lt;= {descriptor_wb_word1,status_word_rd_2}; // ie bd word1, bd word0[31:0]
1018       1/1                    tx_descr_wr_sts        &lt;= {dma_late_col_int, dma_toomanyretry_int,dma_hresp_notok_int,dma_buff_ex_mid_int,dma_buff_ex_int,dma_queue_int,dma_tx_ok_int};
1019                            end
                        MISSING_ELSE
1020                    
1021       1/1                  if (tx_descr_wr_vld &amp;&amp; tx_descr_wr_rdy)
1022       1/1                    xfer_status_captured   &lt;= ~xfer_status_captured;
                        MISSING_ELSE
1023                          end
1024                        end
1025                      end
1026                    
1027                      // Only store the timestamp if supported
1028                      generate if (p_edma_tsu == 1) begin : gen_ts_store
1029                        reg [41:0]  tx_descr_wr_ts_r;
1030                        always@(posedge hclk or negedge n_hreset)
1031                        begin
1032       1/1                if (~n_hreset)
1033       1/1                  tx_descr_wr_ts_r  &lt;= 42'd0;
1034       1/1                else if (~enable_tx_hclk | complete_flush_hclk)
1035       1/1                  tx_descr_wr_ts_r  &lt;= 42'd0;
1036       1/1                else if (full_pkt_read_edge)
1037       1/1                  tx_descr_wr_ts_r  &lt;= xfer_status_bus_ts_gated[41:0];
                        MISSING_ELSE
1038                        end
1039                        assign tx_descr_wr_ts = tx_descr_wr_ts_r;
1040                      end else begin : gen_no_ts_store
1041                        assign tx_descr_wr_ts = {42{1'b0}};
1042                      end
1043                      endgenerate
1044                    
1045                      assign status_word_rd_0  = xfer_status_bus_gated[17:0];
1046                      assign status_word_rd_2  = xfer_status_bus_gated[49:18];
1047                      assign status_word_rd_3  = xfer_status_bus_gated[81:50];
1048                      assign ts_to_be_written  = xfer_status_bus_ts_gated[42] &amp; bd_extended_mode_en;
1049                      assign descriptor_wb_word1  =
1050                                      {1'b1,                          // Used bit
1051                                       status_word_rd_3[19],          // Wrap bit
1052                                       (status_word_rd_0[0] &amp;
1053                                        ~(|status_word_rd_0[16:14])), // Too many retries
1054                                       status_word_rd_0[15],          // Frame Corruption
1055                                       status_word_rd_0[16],          // Exhausted buffers mid frame
1056                                       (status_word_rd_0[1] &amp;
1057                                        ~(|status_word_rd_0[16:14])), // Late Collision
1058                                       status_word_rd_3[25:24],       // TCP stream ID
1059                                       ts_to_be_written,
1060                                       status_word_rd_3[18:16],       // TCP status
1061                                       status_word_rd_3[23],          // sequence number sel
1062                                       status_word_rd_3[22],          // TSO enable
1063                                       status_word_rd_3[21],          // UFO enable
1064                                       status_word_rd_3[15],          // no CRC
1065                                       status_word_rd_3[14],          // EOF
1066                                       status_word_rd_3[20],          // Last header flag
1067                                       status_word_rd_3[13:0]};
1068                    
1069                      // Some status that will be sent with descriptor writes ..
1070                      assign dma_late_col_int     = (status_word_rd_0[1] &amp; ~(|status_word_rd_0[16:14]));
1071                      assign dma_toomanyretry_int = (status_word_rd_0[0] &amp; ~(|status_word_rd_0[16:14]));
1072                      assign dma_hresp_notok_int  = (status_word_rd_0[15]);
1073                      assign dma_buff_ex_mid_int  = (|status_word_rd_0[16:15]);
1074                      assign dma_buff_ex_int      = (status_word_rd_0[16] | status_word_rd_0[14]);
1075                      assign dma_tx_ok_int        = (~(|status_word_rd_0[16:14]) &amp; ~(|status_word_rd_0[1:0]));
1076                      generate if (p_edma_queues &gt; 32'd1) begin : gen_priq_int_gen_logic
1077                        assign dma_queue_int      = status_word_rd_3[29:26];
1078                      end else begin : gen_npriq_int_gen_logic
1079                        assign dma_queue_int      = 4'h0;
1080                      end
1081                      endgenerate
1082                    
1083                    
1084                      // Interrupt Generation
1085                      // Status should be reflected back to this module from the AXI TX block
1086                      // and is in reflected_tx_sts
1087                      //
1088                      // Typically, we will generate an interrupt when the DMA writeback is
1089                      // complete.  The DMA signals that are used to generate specific
1090                      // interrupts are sampled by the APB space using a handshake protocol
1091                      // To ensure this handshake is clean, tx_dma_stable_tog can only toggle
1092                      // when the tx_status2apb signals are stable.  tx_stat_capt_pulse will be
1093                      // driven to indicate when the register space has sampled the signals
1094                      // safely. int_issued_wait_for_capt is high while we are waiting for tx_stat_capt_pulse
1095                      //
1096                      // Status transfers can be initiated based on the reflected status or due to underflows/hresp errors
1097                    
1098                      // Underflow Monitoring - This will be used to trigger an underflow event ...
1099                      wire  underflow_tog_edge;
1100                      edma_sync_toggle_detect i_edma_sync_toggle_detect_underflow_tog (.clk(hclk),.reset_n(n_hreset),.din(underflow_tog),.rise_edge(),.fall_edge(),.any_edge(underflow_tog_edge));
1101                    
1102                      assign gen_int        = reflected_tx_sts_vld || underflow_tog_edge;
1103                    
1104                      always@(posedge hclk or negedge n_hreset)
1105                      begin
1106       1/1              if (~n_hreset)
1107                        begin
1108       1/1                str_int_vector            &lt;= 7'h00;
1109       1/1                str_int_queue             &lt;= 4'h0;
1110       1/1                str_int_queue_done        &lt;= 1'b0;
1111       1/1                int_issued_wait_for_capt  &lt;= 1'b0;
1112       1/1                tx_status2apb             &lt;= 11'd0;
1113       1/1                tx_dma_stable_tog         &lt;= 1'b0;
1114       1/1                tx_wr_seen_uflow          &lt;= 1'b0;
1115                        end
1116                        // we dont soft reset this code as it is a key clock boundary so resetting tx_dma_stable_tog and/or tx_status2apb must absolutely not happen.
1117                        // Also we want to report all existing events that are being locally stored when the reset occurs to APB, so resetting str_int* is also not done.
1118                        else
1119                        begin
1120                          // If we are not waiting for the capture of a previous status xfer, then proceed with first request ..
1121       1/1                if (!int_issued_wait_for_capt &amp;&amp; gen_int)
1122                          begin
1123       1/1                  int_issued_wait_for_capt  &lt;= 1'b1;
1124       1/1                  tx_status2apb[9:0]        &lt;= reflected_tx_sts;
1125       1/1                  tx_status2apb[10]         &lt;= underflow_tog_edge;
1126       1/1                  tx_dma_stable_tog         &lt;= ~tx_dma_stable_tog;
1127                          end
1128       1/1                else if (int_issued_wait_for_capt)  // If already waiting for previous request to be accepted
1129                          begin
1130                            // If the register block has captured the status, we can pass on what is locally buffered
1131                            // or just go idle ..
1132       1/1                  if (tx_stat_capt_pulse)
1133                            begin
1134       1/1                    str_int_vector            &lt;= 7'h00;
1135       1/1                    str_int_queue_done        &lt;= 1'h0;
1136       1/1                    str_int_queue             &lt;= 4'h0;
1137       1/1                    if (|str_int_vector || reflected_tx_sts_vld)
1138                              begin
1139       <font color = "red">0/1     ==>              int_issued_wait_for_capt  &lt;= 1'b1;</font>
1140       <font color = "red">0/1     ==>              tx_status2apb[10:5]       &lt;= str_int_vector[6:1] | {1'b0,reflected_tx_sts[9:5]};</font>
1141       <font color = "red">0/1     ==>              tx_status2apb[4:1]        &lt;= |str_int_vector ? str_int_queue : reflected_tx_sts[4:1];</font>
1142       <font color = "red">0/1     ==>              tx_status2apb[0]          &lt;= |str_int_vector ? str_int_vector[0] : reflected_tx_sts[0];</font>
1143       <font color = "red">0/1     ==>              tx_dma_stable_tog         &lt;= ~tx_dma_stable_tog;</font>
1144                              end
1145                              else
1146       1/1                      int_issued_wait_for_capt  &lt;= 1'b0;
1147                            end
1148                            else
1149                            begin
1150                              // Locally buffer status if we get a new int while we are waiting, and keep adding to it until we get 'tx_stat_capt_pulse'
1151       1/1                    str_int_vector          &lt;= ({underflow_tog_edge,reflected_tx_sts[9:5], reflected_tx_sts[0]} &amp; {7{gen_int}}) | (str_int_vector &amp; ~{7{tx_stat_capt_pulse}});
1152                              // Assume all interrupts that occur while we are waiting are to the same queue ..
1153       1/1                    str_int_queue_done      &lt;= gen_int || str_int_queue_done;
1154       1/1                    str_int_queue           &lt;= str_int_queue_done ? str_int_queue : reflected_tx_sts[4:1];
1155                            end
1156                          end
                        MISSING_ELSE
1157                    
1158       1/1                if (tx_status2apb[10] &amp;&amp; tx_stat_capt_pulse)
1159       <font color = "red">0/1     ==>          tx_wr_seen_uflow          &lt;= ~tx_wr_seen_uflow;</font>
                        MISSING_ELSE
1160                    
1161                        end
1162                      end
1163                    
1164                      // SRAM Fill Level Management
1165                      // Starts from all ones {(p_edma_queues*p_edma_tx_pbuf_addr){1'b1}}
1166                      // decrements whenever there is a write to the SRAM
1167                      // Space is recovered using the information passed back from the RD side of the SRAM
1168                      // there are 3 possible ways to recover space
1169                      //  1. Free up resources due to packet completion on RD side - i.e. the full packet has been pushed to the MAC
1170                      wire  [15:0] fill_lvl_up_1_16;
1171                      wire  [p_edma_tx_pbuf_addr-1:0] fill_lvl_up_1;
1172                      assign fill_lvl_up_1_16 = {16{full_pkt_read_edge}} &amp; {4'h0,status_word_rd_0[13:2]};
1173                      assign fill_lvl_up_1    = fill_lvl_up_1_16[p_edma_tx_pbuf_addr-1:0];
1174                      //  2. Free up resources due to local flush condition
1175                      wire  [p_edma_tx_pbuf_addr-1:0] fill_lvl_up_2;
1176                      assign fill_lvl_up_2 = {p_edma_tx_pbuf_addr{1'b0}};
1177                      //  3. Free up resources due to part of packet completion - some of the data has been pushed to the MAC
1178                      wire [15:0] partpkt_threshold;
1179                      generate if (p_edma_tx_pbuf_data == 32'd128) begin : gen_partpkt_threhold_8
1180                         assign partpkt_threshold = 16'd8;
1181                      end
1182                      else begin : gen_partpkt_threhold_16
1183                         assign partpkt_threshold = 16'd16;
1184                      end
1185                      endgenerate
1186                      wire  [p_edma_tx_pbuf_addr-1:0] fill_lvl_up_3_16;
1187                      wire  [p_edma_tx_pbuf_addr-1:0] fill_lvl_up_3;
1188                      assign fill_lvl_up_3_16 = {p_edma_tx_pbuf_addr{part_pkt_read_edge}} &amp; partpkt_threshold[p_edma_tx_pbuf_addr-1:0];
1189                      assign fill_lvl_up_3    = fill_lvl_up_3_16[p_edma_tx_pbuf_addr-1:0];
1190                    
1191                      // For normal good packets, there are 4 status words for 32 bit datapaths, 3 for 64bit/128
1192                      // for 64 bit. This is documented in a comment further above ...
1193                      reg   [p_edma_tx_pbuf_addr-1:0] fill_lvl_down_1;
1194                      always @(*)
1195                      begin
1196       1/1              if (up_w_wr)
1197       1/1                fill_lvl_down_1 = {{(p_edma_tx_pbuf_addr-1){1'b0}},1'b1};
1198       1/1              else if (sram_wr_state == p_wr_state_idle &amp;&amp; tx_ena)
1199       1/1                fill_lvl_down_1 = {{(p_edma_tx_pbuf_addr-3){1'b0}},num_sram_ctrl_wr};
1200                        else
1201       1/1                fill_lvl_down_1 = {p_edma_tx_pbuf_addr{1'b0}};
1202                      end
1203                    
1204                      wire [(p_edma_tx_pbuf_addr)-1:0] TX_PBUF_MAX_FILL_LVL_ARRAY [p_edma_queues-1:0]; // Handy array to de-serialise the incoming signal
1205                      genvar g1;
1206                      generate for (g1=0; g1&lt;p_edma_queues[31:0]; g1=g1+1) begin : gen_fill_lvl
1207                        assign TX_PBUF_MAX_FILL_LVL_ARRAY[g1] = TX_PBUF_MAX_FILL_LVL[((g1+1)*p_edma_tx_pbuf_addr)-1:g1*p_edma_tx_pbuf_addr];
1208                        assign q_empty_lvl[g1]                = TX_PBUF_MAX_FILL_LVL_ARRAY[g1];
1209                    
1210                        always@(posedge hclk or negedge n_hreset)
1211       1/1                if (~n_hreset)
1212       1/1                  dpram_almost_empty[g1] &lt;= 1'b1;
1213       1/1                else if (~enable_tx_hclk | complete_flush_hclk)
1214       1/1                  dpram_almost_empty[g1] &lt;= 1'b1;
1215                          else
1216                            // dpram_almost_empty is used by the MAC side to understand when an
1217                            // underflow is near - it is only relevant for cut-thru modes.
1218                            // If we have a 128b wide FIFO then reduce the comparison to 8 as each
1219                            // location contains at least 2 MAC words.
1220       1/1                  if (edma_tx_pbuf_data_w_is_128)
1221       <font color = "red">0/1     ==>            dpram_almost_empty[g1] &lt;= dpram_fill_lvl_array[g1][p_edma_tx_pbuf_addr-1:3] == q_empty_lvl[g1][p_edma_tx_pbuf_addr-1:3];</font>
1222                            else
1223       1/1                    dpram_almost_empty[g1] &lt;= dpram_fill_lvl_array[g1][p_edma_tx_pbuf_addr-1:4] == q_empty_lvl[g1][p_edma_tx_pbuf_addr-1:4];
1224                    
1225                    
1226                        always@(posedge hclk or negedge n_hreset)
1227                        begin
1228       1/1                if (~n_hreset)
1229       1/1                  dpram_fill_lvl_array[g1]  &lt;= {(p_edma_tx_pbuf_addr){1'b1}};
1230       1/1                else if (~enable_tx_hclk | complete_flush_hclk)
1231       1/1                  dpram_fill_lvl_array[g1] &lt;= TX_PBUF_MAX_FILL_LVL_ARRAY[g1];
1232                          else
1233       1/1                  dpram_fill_lvl_array[g1] &lt;= dpram_fill_lvl_array[g1] + fill_lvl_inc[g1] - fill_lvl_dec[g1];
1234                        end
1235                        wire  [p_edma_tx_pbuf_addr+1:0] fill_lvl_inc_c; // Amount to increment
1236                        assign fill_lvl_inc_c     = (fill_lvl_up_1   &amp; ({(p_edma_tx_pbuf_addr){(status_word_rd_3[29:26] == g1[3:0])}}))
1237                                                  + (fill_lvl_up_2   &amp; ({(p_edma_tx_pbuf_addr){(cur_descr_rd_queue == g1[3:0])}}))
1238                                                  + (fill_lvl_up_3   &amp; ({(p_edma_tx_pbuf_addr){(part_pkt_queue  == g1[3:0])}}));
1239                        assign fill_lvl_inc[g1]   = fill_lvl_inc_c[p_edma_tx_pbuf_addr-1:0];
1240                        assign fill_lvl_dec[g1]   = (fill_lvl_down_1 &amp; {(p_edma_tx_pbuf_addr){(cur_descr_rd_queue == g1[3:0])}});
1241                        assign dpram_fill_lvl[((g1+1)*p_edma_tx_pbuf_addr[31:0])-1:g1*p_edma_tx_pbuf_addr[31:0]] = dpram_fill_lvl_array[g1] | ~TX_PBUF_MAX_FILL_LVL_ARRAY[g1];
1242                        assign TX_PBUF_SEGMENTS_LOWER_ADDR_ARRAY[g1] = TX_PBUF_SEGMENTS_LOWER_ADDR[((g1+1)*p_edma_tx_pbuf_queue_segment_size[31:0])-1:g1*p_edma_tx_pbuf_queue_segment_size[31:0]];
1243                        assign TX_PBUF_SEGMENTS_UPPER_ADDR_ARRAY[g1] = TX_PBUF_SEGMENTS_UPPER_ADDR[((g1+1)*p_edma_tx_pbuf_queue_segment_size[31:0])-1:g1*p_edma_tx_pbuf_queue_segment_size[31:0]];
1244                        assign TX_PBUF_NUM_SEGMENTS_ARRAY[g1]        = TX_PBUF_NUM_SEGMENTS[((g1+1)*5)-1:g1*5];
1245                        assign num_pkts_in_buf[g1*8+7:g1*8]          = num_pkts_in_buf_q[g1];
1246                      end
1247                      endgenerate
1248                    
1249                      // TCP / IP Checksum Offloading
1250                      // This module will automatically calculate IP/TCP/UDP checksums and insert them into the frame
1251                      wire  [127:0] tcp_din_mask;
1252                      wire  [15:0]  tcp_din_par_mask;
1253                    
1254                      assign tcp_din_mask[127:64] = edma_tx_pbuf_data_w_is_128  ? {64{1'b1}}  : {64{1'b0}};
1255                      assign tcp_din_mask[63:32]  = edma_tx_pbuf_data_w_is_128  ? {32{1'b1}}  : dma_bus_width[0]  ? {32{1'b1}}  : {32{1'b0}};
1256                      assign tcp_din_mask[31:0]   = {32{1'b1}};
1257                    
1258                      assign tcp_din_par_mask[15:8] = edma_tx_pbuf_data_w_is_128  ? {8{1'b1}} : {8{1'b0}};
1259                      assign tcp_din_par_mask[7:4]  = edma_tx_pbuf_data_w_is_128  ? {4{1'b1}} : dma_bus_width[0]  ? {4{1'b1}} : {4{1'b0}};
1260                      assign tcp_din_par_mask[3:0]  = {4{1'b1}};
1261                    
1262                      reg [127:0] tx_dia_d1;
1263                      always@(posedge hclk or negedge n_hreset)
1264                      begin
1265       1/1              if (~n_hreset)
1266       1/1                tx_dia_d1 &lt;= 128'd0;
1267                        else
1268       1/1                tx_dia_d1 &lt;= tx_dia &amp; tcp_din_mask;
1269                      end
1270                    
1271                      edma_pbuf_tx_tcp #(
1272                                        .p_edma_tx_pbuf_addr(p_edma_tx_pbuf_addr),
1273                                        .p_edma_spram       (p_edma_spram),
1274                                        .p_edma_asf_dap_prot(p_edma_asf_dap_prot),
1275                                        .p_edma_axi         (p_edma_axi)
1276                                      ) i_edma_pbuf_tx_tcp (
1277                        .hclk            (hclk),
1278                        .n_hreset        (n_hreset),
1279                        .soft_reset      (~enable_tx_hclk),
1280                    
1281                        .dpram_we        (up_w_wr),
1282                        .dpram_din       (up_w_data &amp; tcp_din_mask),
1283                        .dpram_din_par   (up_w_data_par &amp; tcp_din_par_mask),
1284                        .dpram_addr      (tx_addra),
1285                        .dpram_eop       (al_w_eop),
1286                        .dpram_din_d1    (tx_dia_d1 &amp; tcp_din_mask),
1287                        .man_rd_new_pkt  (sram_wr_state_is_idle),
1288                        .tx_pbuf_tcp_en  (tx_pbuf_tcp_en &amp; ~first_descr[48]), // TCP enabled and adding CRC to pkt
1289                        .dma_bus_width   ({edma_tx_pbuf_data_w_is_128,dma_bus_width[0]}),
1290                    
1291                        .ip_hdr_cs_we    (ip_hdr_cs_we),
1292                        .ip_hdr_cs       (ip_hdr_cs),
1293                        .ip_hdr_cs_par   (ip_hdr_cs_par),
1294                        .ip_hdr_cs_addr  (ip_hdr_cs_addr),
1295                        .tcp_hdr_cs_we   (tcp_hdr_cs_we),
1296                        .tcp_hdr_cs      (tcp_hdr_cs),
1297                        .tcp_hdr_cs_par  (tcp_hdr_cs_par),
1298                        .tcp_hdr_cs_addr (tcp_hdr_cs_addr),
1299                        .tcp_status      (tcp_status),
1300                        .tx_ena_abort    ()
1301                      );
1302                      
1303                      assign ip_hdr_cs_reord      = { ip_hdr_cs[119:112],  ip_hdr_cs[127:120],
1304                                                      ip_hdr_cs[103:96],   ip_hdr_cs[111:104],
1305                                                      ip_hdr_cs[87:80],    ip_hdr_cs[95:88],
1306                                                      ip_hdr_cs[71:64],    ip_hdr_cs[79:72],
1307                                                      ip_hdr_cs[55:48],    ip_hdr_cs[63:56],
1308                                                      ip_hdr_cs[39:32],    ip_hdr_cs[47:40],
1309                                                      ip_hdr_cs[23:16],    ip_hdr_cs[31:24],
1310                                                      ip_hdr_cs[7:0],      ip_hdr_cs[15:8]};
1311                    
1312                      assign ip_hdr_cs_par_reord  = { ip_hdr_cs_par[14],  ip_hdr_cs_par[15],
1313                                                      ip_hdr_cs_par[12],  ip_hdr_cs_par[13],
1314                                                      ip_hdr_cs_par[10],  ip_hdr_cs_par[11],
1315                                                      ip_hdr_cs_par[8],   ip_hdr_cs_par[9],
1316                                                      ip_hdr_cs_par[6],   ip_hdr_cs_par[7],
1317                                                      ip_hdr_cs_par[4],   ip_hdr_cs_par[5],
1318                                                      ip_hdr_cs_par[2],   ip_hdr_cs_par[3],
1319                                                      ip_hdr_cs_par[0],   ip_hdr_cs_par[1]};
1320                    
1321                      assign tcp_hdr_cs_reord     = { tcp_hdr_cs[119:112],tcp_hdr_cs[127:120],
1322                                                      tcp_hdr_cs[103:96], tcp_hdr_cs[111:104],
1323                                                      tcp_hdr_cs[87:80],  tcp_hdr_cs[95:88],
1324                                                      tcp_hdr_cs[71:64],  tcp_hdr_cs[79:72],
1325                                                      tcp_hdr_cs[55:48],  tcp_hdr_cs[63:56],
1326                                                      tcp_hdr_cs[39:32],  tcp_hdr_cs[47:40],
1327                                                      tcp_hdr_cs[23:16],  tcp_hdr_cs[31:24],
1328                                                      tcp_hdr_cs[7:0],    tcp_hdr_cs[15:8]};
1329                    
1330                      assign tcp_hdr_cs_par_reord = { tcp_hdr_cs_par[14], tcp_hdr_cs_par[15],
1331                                                      tcp_hdr_cs_par[12], tcp_hdr_cs_par[13],
1332                                                      tcp_hdr_cs_par[10], tcp_hdr_cs_par[11],
1333                                                      tcp_hdr_cs_par[8],  tcp_hdr_cs_par[9],
1334                                                      tcp_hdr_cs_par[6],  tcp_hdr_cs_par[7],
1335                                                      tcp_hdr_cs_par[4],  tcp_hdr_cs_par[5],
1336                                                      tcp_hdr_cs_par[2],  tcp_hdr_cs_par[3],
1337                                                      tcp_hdr_cs_par[0],  tcp_hdr_cs_par[1]};
1338                    
1339                    
1340                      // Indicate to the AXI TX block that we have seen an error and have acted upon it.
1341                      // The AXI TX sometimes waits for this signal following errors like this
1342                      assign dma_has_seen_err     = sram_wr_state == p_wr_state_tcp_csum &amp;&amp; err_status[3];
1343                    
1344                      // identify when this module is busy ..
1345                      always@(posedge hclk or negedge n_hreset)
1346                      begin
1347       1/1              if (~n_hreset)
1348       1/1                tx_dma_go &lt;= 1'b0;
1349       1/1              else if (~enable_tx_hclk | complete_flush_hclk)
1350       1/1                tx_dma_go &lt;= 1'b0;
1351                        else
1352       1/1                tx_dma_go &lt;= dpram_fill_lvl != {(p_edma_queues*p_edma_tx_pbuf_addr){1'b1}} || tx_descr_wr_vld;
1353                      end
1354                    
1355                      // this needs to be implemented better. The Read side of the SRAM has limits of 256 frames per queue.  At the moment,
1356                      // we have a single counter in the TX side to limit the AXI from sending more than 256 frames at a time. This
1357                      // causes scheduler problems when there are 16 queues, as the 256 frames are distributed between them ..
1358                      generate for (g0=0; g0&lt;p_edma_queues[31:0]; g0=g0+1) begin : gen_num_pkts_in_buf_q
1359                      always@(posedge hclk or negedge n_hreset)
1360                      begin
1361       1/1              if (~n_hreset)
1362       1/1                num_pkts_in_buf_q[g0]   &lt;= 8'h00;
1363       1/1              else if (~enable_tx_hclk | complete_flush_hclk)
1364       1/1                num_pkts_in_buf_q[g0]   &lt;= 8'h00;
1365       1/1              else if (full_pkt_read_edge &amp;&amp; g0 == {{28{1'b0}},dma_queue_int})
1366                        begin
1367       1/1                if (!(frame_written_to_sram &amp;&amp; g0 == {{28{1'b0}},cur_descr_rd_queue}))
1368       1/1                  num_pkts_in_buf_q[g0] &lt;= num_pkts_in_buf_q[g0] - 8'h01;
                   <font color = "red">==>  MISSING_ELSE</font>
1369                        end
1370       1/1              else if (frame_written_to_sram &amp;&amp; g0 == {{28{1'b0}},cur_descr_rd_queue})
1371       1/1                num_pkts_in_buf_q[g0] &lt;= num_pkts_in_buf_q[g0] + 8'h01;
                        MISSING_ELSE
1372                      end
1373                      end
1374                      endgenerate
1375                    
1376                      assign buffer_full_q        = {p_edma_queues{1'b0}};
1377                    
1378                      assign complete_flush_hclk  =  tx_status2apb[10] &amp;&amp; tx_stat_capt_pulse;
1379                    
1380                      assign pkt_end_flush        = 1'b0;
1381                      assign pkt_end_new          = {p_edma_queues{1'b1}};
1382                    
1383                      function              [p_edma_tx_pbuf_addr-1:0] bind2queueRange (
1384                        input               [p_edma_tx_pbuf_addr-1:0] addr,
1385                        input [p_edma_tx_pbuf_queue_segment_size-1:0] q_upper_bound, // Upper bound for segment
1386                        input [p_edma_tx_pbuf_queue_segment_size-1:0] q_lower_bound, // Lower bound for segment
1387                        input                                   [4:0] q_num_segments // Number of segments for the queue
1388                        );                            
1389                             
1390                        reg [p_edma_tx_pbuf_queue_segment_size+p_edma_tx_pbuf_addr-1:0] segment_addr_bits_pad;
1391                        reg                     [p_edma_tx_pbuf_queue_segment_size-1:0] segment_addr_bits;
1392                        reg                     [p_edma_tx_pbuf_queue_segment_size-1:0] q_segment_mask;
1393                        reg                     [p_edma_tx_pbuf_queue_segment_size-1:0] segment_addr_bits_m_q_lower_bound;
1394                        reg                       [p_edma_tx_pbuf_queue_segment_size:0] bind2queueRange_int2;
1395                        reg                                   [p_edma_tx_pbuf_addr-1:0] bind2queueRange_int;
1396                                                        
1397                        begin
1398                          // A queue's segment range is always a power of 2 number so calculate the mask to keep
1399                          // within the power of 2 range.
1400       1/1                q_segment_mask = q_num_segments-5'd1;
1401                          
1402                          // Get the segment address bits for the address coming in.
1403       1/1                segment_addr_bits_pad = addr &gt;&gt; (p_edma_tx_pbuf_addr - p_edma_tx_pbuf_queue_segment_size);
1404       1/1                segment_addr_bits     = segment_addr_bits_pad[p_edma_tx_pbuf_queue_segment_size-1:0];
1405                    
1406                          // We don't touch the lower address bits so default the output and then later on
1407                          // we will change the upper address bits.
1408       1/1                bind2queueRange_int = addr;
1409                          
1410       1/1                segment_addr_bits_m_q_lower_bound = (segment_addr_bits - q_lower_bound);
1411       1/1                bind2queueRange_int2 = (segment_addr_bits_m_q_lower_bound &amp; q_segment_mask) + q_lower_bound;
1412                          
1413                          //$display (&quot;addr = %0x, q_upper_bound = %0x, q_lower_bound = %0x, q_num_segments = %0x, total_segments = %0x&quot;,addr,q_upper_bound,q_lower_bound,q_num_segments,p_edma_tx_pbuf_queue_segment_size);
1414                          // If the queue is not within its bounds then bind the queue back to its bounds.
1415       1/1                if (addr[p_edma_tx_pbuf_addr-1:p_edma_tx_pbuf_addr-p_edma_tx_pbuf_queue_segment_size] &gt; q_upper_bound ||
1416                              addr[p_edma_tx_pbuf_addr-1:p_edma_tx_pbuf_addr-p_edma_tx_pbuf_queue_segment_size] &lt; q_lower_bound)
1417                            // If the queue only has one segment then default to the lower address
1418                          begin
1419                            //$display (&quot;p_edma_tx_pbuf_addr = %0d, segment address bits = %0x, mask = %0x&quot;,p_edma_tx_pbuf_addr,segment_addr_bits,q_segment_mask);
1420                            //$display (&quot;segment_addr_bits - q_lower_bound = %0x&quot;,(segment_addr_bits - q_lower_bound));
1421       <font color = "red">0/1     ==>          if (q_num_segments == 5'd1)</font>
1422       <font color = "red">0/1     ==>            bind2queueRange_int[p_edma_tx_pbuf_addr-1:p_edma_tx_pbuf_addr-p_edma_tx_pbuf_queue_segment_size] = q_lower_bound;</font>
1423                            // Bind the queue to the correct position within its address bounds
1424                            else
1425       <font color = "red">0/1     ==>            bind2queueRange_int [p_edma_tx_pbuf_addr-1:p_edma_tx_pbuf_addr-p_edma_tx_pbuf_queue_segment_size] = </font>
1426                              bind2queueRange_int2[p_edma_tx_pbuf_queue_segment_size-1:0];
1427                          end
                        MISSING_ELSE
1428                    
1429       1/1                bind2queueRange = bind2queueRange_int;
1430                    
1431                        end
1432                      endfunction
1433                    
1434                      // Handle parity related assignments and storage
1435                      generate if (p_edma_asf_dap_prot == 1) begin : gen_dap
1436                        wire        status_word_rd_0_3_par_err;
1437                        wire        first_descr_par_err;
1438                        wire        ct_sw_par_err_c;
1439                        reg         ct_sw_par_err_r;
1440                        wire [10:0] xfer_status_bus_par_gated;
1441                        wire [5:0]  xfer_status_bus_ts_par_gated;
1442                        reg  [7:0]  tx_descr_wr_data_par_r;
1443                        reg  [11:0] upsize_data_str_par_r;
1444                        reg  [12:0] first_descr_par;
1445                        wire [2:0]  status_word_rd_0_par;
1446                        wire [3:0]  status_word_rd_2_par;
1447                        wire [3:0]  status_word_rd_3_par;
1448                        wire [3:0]  descriptor_wb_word1_par;
1449                    
1450                        assign xfer_status_bus_par_gated    = xfer_status_bus_par &amp; {11{full_pkt_read_edge}};
1451                        assign xfer_status_bus_ts_par_gated = xfer_status_bus_ts_par &amp; {6{full_pkt_read_edge}};
1452                    
1453                        assign status_word_rd_0_par = xfer_status_bus_par_gated[2:0];
1454                        assign status_word_rd_2_par = xfer_status_bus_par_gated[6:3];
1455                        assign status_word_rd_3_par = xfer_status_bus_par_gated[10:7];
1456                    
1457                        // Check and regenerate parity for descriptor_wb_word1
1458                        // This uses status_word_rd_0 and status_word_rd_3.
1459                        gem_par_chk_regen #(.p_chk_dwid (50),.p_new_dwid(32)) i_regen_par_wb_word1 (
1460                          .odd_par  (1'b0),
1461                          .chk_dat  ({status_word_rd_0,status_word_rd_3}),
1462                          .chk_par  ({status_word_rd_0_par,status_word_rd_3_par}),
1463                          .new_dat  (descriptor_wb_word1),
1464                          .dat_out  (),
1465                          .par_out  (descriptor_wb_word1_par),
1466                          .chk_err  (status_word_rd_0_3_par_err)
1467                        );
1468                    
1469                        // The timestamp is optional
1470                        if (p_edma_tsu == 1) begin : gen_ts_par_store
1471                          reg  [5:0]  tx_descr_wr_ts_par_r;
1472                          always@(posedge hclk or negedge n_hreset)
1473                          begin
1474                            if (~n_hreset)
1475                              tx_descr_wr_ts_par_r  &lt;= 6'h00;
1476                            else if (~enable_tx_hclk | complete_flush_hclk)
1477                              tx_descr_wr_ts_par_r    &lt;= 6'h00;
1478                            else if (full_pkt_read_edge)
1479                              tx_descr_wr_ts_par_r  &lt;= xfer_status_bus_ts_par_gated;
1480                          end
1481                          assign tx_descr_wr_ts_par = tx_descr_wr_ts_par_r;
1482                        end else begin : gen_no_ts_par_store
1483                          assign tx_descr_wr_ts_par = 6'h00;
1484                        end
1485                    
1486                        always@(posedge hclk or negedge n_hreset)
1487                        begin
1488                          if (~n_hreset)
1489                            tx_descr_wr_data_par_r  &lt;= 8'h00;
1490                          else if (~enable_tx_hclk | complete_flush_hclk)
1491                            tx_descr_wr_data_par_r  &lt;= 8'h00;
1492                          else if (full_pkt_read_edge)
1493                            tx_descr_wr_data_par_r  &lt;= {descriptor_wb_word1_par,
1494                                                        status_word_rd_2_par};
1495                        end
1496                    
1497                        always@(posedge hclk or negedge n_hreset)
1498                        begin
1499                          if (~n_hreset)
1500                            first_descr_par &lt;= 13'd0;
1501                          else if (~enable_tx_hclk | complete_flush_hclk)
1502                            first_descr_par &lt;= 13'd0;
1503                          else if (cur_descr_rd_valid &amp;&amp; this_is_1st_descr)
1504                            first_descr_par &lt;= cur_descr_rd_par;
1505                        end
1506                    
1507                        // Check and regenerate parity for status_word_wr_0/3 as this is based on various parts of first_descr.
1508                        gem_par_chk_regen #(.p_chk_dwid (97),.p_new_dwid(64)) i_regen_tx_descr_wr_data_par (
1509                          .odd_par  (1'b0),
1510                          .chk_dat  (first_descr),
1511                          .chk_par  (first_descr_par),
1512                          .new_dat  ({status_word_wr_3,status_word_wr_0}),
1513                          .dat_out  (),
1514                          .par_out  ({status_word_wr_3_par,status_word_wr_0_par}),
1515                          .chk_err  (first_descr_par_err)
1516                        );
1517                    
1518                        // Parity generator for frm_ctrl_add
1519                        cdnsdru_asf_parity_gen_v1 #(
1520                          .p_data_width (p_edma_tx_pbuf_addr)
1521                        ) i_par_frm_ctrl_add (
1522                          .odd_par    (1'b0),
1523                          .data_in    (frm_ctrl_add),
1524                          .data_out   (),
1525                          .parity_out (frm_ctrl_add_par)
1526                        );
1527                    
1528                        always@(posedge hclk or negedge n_hreset)
1529                        begin
1530                          if (~n_hreset)
1531                            upsize_data_str_par_r &lt;= 12'h000;
1532                          else if (~enable_tx_hclk | complete_flush_hclk)
1533                            upsize_data_str_par_r &lt;= 12'h000;
1534                          else if (al_w_wr)
1535                            case (upsize_str_cnt_nxt)
1536                              2'b01   : upsize_data_str_par_r &lt;= al_w_data_par[11:0];
1537                              2'b10   : upsize_data_str_par_r &lt;= {al_w_data_par[7:0],upsize_data_str_par_r[3:0]};
1538                              default : upsize_data_str_par_r &lt;= {al_w_data_par[3:0],upsize_data_str_par_r[7:0]};
1539                            endcase
1540                        end
1541                    
1542                        // Parity checker for cutthru_status_word
1543                        cdnsdru_asf_parity_check_v1 #(.p_data_width(p_ct_width)) i_par_chk_ct_sw (
1544                          .odd_par(1'b0),
1545                          .data_in(cutthru_status_word),
1546                          .parity_in(cutthru_status_word_par),
1547                          .parity_err(ct_sw_par_err_c)
1548                        );
1549                    
1550                        // Register the parity error when actually pushing to the FIFO.
1551                        always@(posedge hclk or negedge n_hreset)
1552                        begin
1553                          if (~n_hreset)
1554                            ct_sw_par_err_r &lt;= 1'b0;
1555                          else if (~enable_tx_hclk | complete_flush_hclk)
1556                            ct_sw_par_err_r &lt;= 1'b0;
1557                          else if (cutthru_status_word_push)
1558                            ct_sw_par_err_r &lt;= ct_sw_par_err_c;
1559                        end
1560                    
1561                        // Combine ASF error signals
1562                        assign asf_dap_tx_wr_err    = first_descr_par_err | status_word_rd_0_3_par_err | ct_sw_par_err_r;
1563                    
1564                        assign tx_descr_wr_data_par = tx_descr_wr_data_par_r;
1565                        assign status_word_wr_1_par = bd_extended_mode_en ? first_descr_par[11:8] : 4'h0;
1566                        assign status_word_wr_2_par = first_descr_wb_add[35:32];
1567                        assign upsize_data_str_par  = upsize_data_str_par_r;
1568                      end else begin : gen_no_dap
1569                        assign tx_descr_wr_ts_par   = 6'h00;
1570                        assign tx_descr_wr_data_par = 8'h00;
1571                        assign status_word_wr_0_par = 4'h0;
1572                        assign status_word_wr_1_par = 4'h0;
1573                        assign status_word_wr_2_par = 4'h0;
1574                        assign status_word_wr_3_par = 4'h0;
1575                        assign frm_ctrl_add_par     = {((p_edma_tx_pbuf_addr+7)/8){1'b0}};
1576                        assign upsize_data_str_par  = 12'd0;
1577                        assign asf_dap_tx_wr_err    = 1'b0;
1578                      end
1579                      endgenerate
1580                    
1581                      // The following is just for lint
1582                      genvar q_cnt_1;
1583                      generate for (q_cnt_1=0; q_cnt_1&lt;p_edma_queues[31:0]; q_cnt_1 = q_cnt_1+1) begin : gen_pad_sigs
1584                        assign frm_data_add_pad[q_cnt_1] = frm_data_add[q_cnt_1];
1585                      end
1586                      endgenerate
1587                      genvar unused_q_cnt;
1588                      generate for (unused_q_cnt=p_edma_queues; unused_q_cnt&lt;16; unused_q_cnt = unused_q_cnt+1)
1589                      begin : set_unused_sigs
1590                        wire zero = 1'b0;
1591                        always@(*)
1592                        begin
1593       15/15              num_pkts_in_buf_q[unused_q_cnt] = {8{zero}};
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod119.html" >edma_pbuf_axi_tx_wr</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>198</td><td>80</td><td>40.40</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>198</td><td>80</td><td>40.40</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       288
 EXPRESSION 
 Number  Term
      1  ((edma_tx_pbuf_data_w_is_128 | dma_bus_width[0])) ? ((tx_addra + {{(p_edma_tx_pbuf_addr - 2) {1'b0}}, 2'b1})) : ((tx_addra + {{(p_edma_tx_pbuf_addr - 2) {1'b0}}, 2'b10})))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       290
 EXPRESSION 
 Number  Term
      1  ((edma_tx_pbuf_data_w_is_128 | dma_bus_width[0])) ? ((tx_addra + {{(p_edma_tx_pbuf_addr - 2) {1'b0}}, 2'b10})) : ((tx_addra + {{(p_edma_tx_pbuf_addr - 2) {1'b0}}, 2'b11})))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       301
 EXPRESSION ((cur_descr_len_field == 14'b0) &amp;&amp; ((!cur_descr_used_field)))
             ---------------1--------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       304
 EXPRESSION ((cur_descr_zero_len &amp;&amp; ((!this_is_1st_descr))) || (cur_descr_used_field &amp;&amp; ((!this_is_1st_descr))))
             -----------------------1----------------------    ------------------------2-----------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       304
 SUB-EXPRESSION (cur_descr_zero_len &amp;&amp; ((!this_is_1st_descr)))
                 ---------1--------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       304
 SUB-EXPRESSION (cur_descr_used_field &amp;&amp; ((!this_is_1st_descr)))
                 ----------1---------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       307
 EXPRESSION (cur_descr_used_field &amp;&amp; this_is_1st_descr)
             ----------1---------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 EXPRESSION ((dma_bus_width == 2'b1) &amp;&amp; edma_tx_pbuf_data_w_is_128)
             -----------1-----------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 EXPRESSION ((dma_bus_width == 2'b0) &amp;&amp; edma_tx_pbuf_data_w_is_128)
             -----------1-----------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       401
 EXPRESSION (upsize_x2 &amp;&amp; upsize_str_cnt[0] &amp;&amp; al_w_wr)
             ----1----    --------2--------    ---3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       408
 EXPRESSION (upsize_x4 &amp;&amp; (upsize_str_cnt == 2'b11) &amp;&amp; al_w_wr)
             ----1----    ------------2------------    ---3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       417
 EXPRESSION ((( ! (upsize_x2 || upsize_x4) ) &amp;&amp; al_w_wr) || al_w_eop)
             ---------------------1---------------------    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       417
 SUB-EXPRESSION (( ! (upsize_x2 || upsize_x4) ) &amp;&amp; al_w_wr)
                 ---------------1--------------    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       417
 SUB-EXPRESSION ( ! (upsize_x2 || upsize_x4) )
                    ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       417
 SUB-EXPRESSION (upsize_x2 || upsize_x4)
                 ----1----    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       437
 EXPRESSION (((upsize_x2 || upsize_x4) &amp;&amp; al_w_wr) ? ((upsize_str_cnt + 2'b1)) : upsize_str_cnt)
             ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       437
 SUB-EXPRESSION ((upsize_x2 || upsize_x4) &amp;&amp; al_w_wr)
                 ------------1-----------    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       437
 SUB-EXPRESSION (upsize_x2 || upsize_x4)
                 ----1----    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       491
 EXPRESSION (cur_descr_rd_valid &amp;&amp; cur_descr_zero_len &amp;&amp; (((!cur_descr_last_field)) || this_is_1st_descr))
             ---------1--------    ---------2--------    ------------------------3-----------------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       491
 SUB-EXPRESSION (((!cur_descr_last_field)) || this_is_1st_descr)
                 ------------1------------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       498
 EXPRESSION (cur_descr_rd_valid &amp;&amp; (num_pkts_in_buf_q[cur_descr_rd_queue] != 8'hff))
             ---------1--------    ------------------------2-----------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       504
 EXPRESSION (((dma_bus_width == 2'b0) &amp;&amp; bd_extended_mode_en) ? sts_upd_cnt_p1[1:0] : 2'b10)
             ------------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       504
 SUB-EXPRESSION ((dma_bus_width == 2'b0) &amp;&amp; bd_extended_mode_en)
                 -----------1-----------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       529
 EXPRESSION (buff_stripe_vld &amp;&amp; (stripe_is_last_of_pkt || buff_stripe_last))
             -------1-------    ---------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       529
 SUB-EXPRESSION (stripe_is_last_of_pkt || buff_stripe_last)
                 ----------1----------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       542
 EXPRESSION (cur_descr_rd_valid &amp;&amp; cur_descr_zero_len &amp;&amp; ((!cur_descr_last_field)) &amp;&amp; ((!cur_descr_used_field)))
             ---------1--------    ---------2--------    ------------3------------    ------------4------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       561
 EXPRESSION (sts_upd_cnt[1] || al_w_eop)
             -------1------    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       564
 EXPRESSION (al_w_eop || err_status[3])
             ----1---    ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       591
 EXPRESSION (((dma_bus_width == 2'b0) &amp;&amp; bd_extended_mode_en) ? sts_upd_cnt_p1[1:0] : 2'b10)
             ------------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       591
 SUB-EXPRESSION ((dma_bus_width == 2'b0) &amp;&amp; bd_extended_mode_en)
                 -----------1-----------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       593
 EXPRESSION (tx_pbuf_tcp_en ? p_wr_state_wait_csum : p_wr_state_tcp_csum)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       611
 EXPRESSION (tx_pbuf_tcp_en ? p_wr_state_ip_csum : p_wr_state_tcp_csum)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       620
 EXPRESSION (tx_pbuf_tcp_en ? p_wr_state_ip_csum : p_wr_state_tcp_csum)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       684
 EXPRESSION (cur_descr_rd_valid &amp;&amp; this_is_1st_descr)
             ---------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       773
 EXPRESSION (({5'b0, frame_len_cnt} == {{(17 - p_edma_tx_pbuf_addr) {1'b0}}, tx_cutthru_threshold}) &amp;&amp; tx_cutthru &amp;&amp; full_duplex &amp;&amp; up_w_wr)
             -------------------------------------------1------------------------------------------    -----2----    -----3-----    ---4---
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       777
 EXPRESSION ((sram_wr_state == p_wr_state_frm_ctrl_upd) &amp;&amp; (sts_upd_cnt == 2'b0) &amp;&amp; tx_cutthru)
             ---------------------1--------------------    ----------2----------    -----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       795
 EXPRESSION (up_w_wr &amp;&amp; up_w_eop)
             ---1---    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       832
 EXPRESSION (((edma_tx_pbuf_data_w_is_128 | dma_bus_width[0])) ? ((pkt_end_addr_mod + 8'b1)) : ((pkt_end_addr_mod + 8'd2)))
             ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       842
 EXPRESSION (up_w_wr &amp;&amp; (tx_addra_p1_c[(p_edma_tx_pbuf_addr - 1):0] == frm_ctrl_add))
             ---1---    ------------------------------2-----------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       866
 EXPRESSION (bd_extended_mode_en ? first_descr[95:64] : 32'b0)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       881
 EXPRESSION (buff_stripe_vld &amp;&amp; buff_stripe_last &amp;&amp; cur_descr_last_field)
             -------1-------    --------2-------    ----------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       925
 EXPRESSION ((0 == {{28 {1'b0}}, cur_descr_rd_queue}) &amp;&amp; frame_written_to_sram)
             --------------------1-------------------    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       928
 EXPRESSION (gen_pkt_xfers[0].pkt_captured_edge || ((!gen_pkt_xfers[0].waiting_for_pkt_capt)))
             -----------------1----------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       938
 EXPRESSION ((0 == {{28 {1'b0}}, cur_descr_rd_queue}) &amp;&amp; part_pkt_xfer_req)
             --------------------1-------------------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       941
 EXPRESSION (gen_pkt_xfers[0].pkt_captured_edge || ((!gen_pkt_xfers[0].waiting_for_pkt_capt)))
             -----------------1----------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1014
 EXPRESSION (full_pkt_read_edge || (tx_descr_wr_vld &amp;&amp; ((!tx_descr_wr_rdy))))
             ---------1--------    --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1014
 SUB-EXPRESSION (tx_descr_wr_vld &amp;&amp; ((!tx_descr_wr_rdy)))
                 -------1-------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1021
 EXPRESSION (tx_descr_wr_vld &amp;&amp; tx_descr_wr_rdy)
             -------1-------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1102
 EXPRESSION (reflected_tx_sts_vld || underflow_tog_edge)
             ----------1---------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1121
 EXPRESSION (((!int_issued_wait_for_capt)) &amp;&amp; gen_int)
             --------------1--------------    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1137
 EXPRESSION (((|str_int_vector)) || reflected_tx_sts_vld)
             ---------1---------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1141
 EXPRESSION (((|str_int_vector)) ? str_int_queue : reflected_tx_sts[4:1])
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1142
 EXPRESSION (((|str_int_vector)) ? str_int_vector[0] : reflected_tx_sts[0])
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1153
 EXPRESSION (gen_int || str_int_queue_done)
             ---1---    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1154
 EXPRESSION (str_int_queue_done ? str_int_queue : reflected_tx_sts[4:1])
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1158
 EXPRESSION (tx_status2apb[10] &amp;&amp; tx_stat_capt_pulse)
             --------1--------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1198
 EXPRESSION ((sram_wr_state == p_wr_state_idle) &amp;&amp; tx_ena)
             -----------------1----------------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1254
 EXPRESSION (edma_tx_pbuf_data_w_is_128 ? ({64 {1'b1}}) : ({64 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1255
 EXPRESSION (edma_tx_pbuf_data_w_is_128 ? ({32 {1'b1}}) : (dma_bus_width[0] ? ({32 {1'b1}}) : ({32 {1'b0}})))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1255
 SUB-EXPRESSION (dma_bus_width[0] ? ({32 {1'b1}}) : ({32 {1'b0}}))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1258
 EXPRESSION (edma_tx_pbuf_data_w_is_128 ? ({8 {1'b1}}) : ({8 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1259
 EXPRESSION (edma_tx_pbuf_data_w_is_128 ? ({4 {1'b1}}) : (dma_bus_width[0] ? ({4 {1'b1}}) : ({4 {1'b0}})))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1259
 SUB-EXPRESSION (dma_bus_width[0] ? ({4 {1'b1}}) : ({4 {1'b0}}))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1342
 EXPRESSION ((sram_wr_state == p_wr_state_tcp_csum) &amp;&amp; err_status[3])
             -------------------1------------------    ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1352
 EXPRESSION ((dpram_fill_lvl != {(p_edma_queues * p_edma_tx_pbuf_addr) {1'b1}}) || tx_descr_wr_vld)
             ---------------------------------1--------------------------------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1365
 EXPRESSION (full_pkt_read_edge &amp;&amp; (0 == {{28 {1'b0}}, dma_queue_int}))
             ---------1--------    -----------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1367
 EXPRESSION ( ! (frame_written_to_sram &amp;&amp; (0 == {{28 {1'b0}}, cur_descr_rd_queue})) )
                ---------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1367
 SUB-EXPRESSION (frame_written_to_sram &amp;&amp; (0 == {{28 {1'b0}}, cur_descr_rd_queue}))
                 ----------1----------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1370
 EXPRESSION (frame_written_to_sram &amp;&amp; (0 == {{28 {1'b0}}, cur_descr_rd_queue}))
             ----------1----------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1378
 EXPRESSION (tx_status2apb[10] &amp;&amp; tx_stat_capt_pulse)
             --------1--------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod119.html" >edma_pbuf_axi_tx_wr</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">69</td>
<td class="rt">11</td>
<td class="rt">15.94 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">2116</td>
<td class="rt">324</td>
<td class="rt">15.31 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1058</td>
<td class="rt">181</td>
<td class="rt">17.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1058</td>
<td class="rt">143</td>
<td class="rt">13.52 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">69</td>
<td class="rt">11</td>
<td class="rt">15.94 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">2116</td>
<td class="rt">324</td>
<td class="rt">15.31 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1058</td>
<td class="rt">181</td>
<td class="rt">17.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1058</td>
<td class="rt">143</td>
<td class="rt">13.52 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>TX_PBUF_SEGMENTS_LOWER_ADDR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TX_PBUF_SEGMENTS_UPPER_ADDR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TX_PBUF_NUM_SEGMENTS[79:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TX_PBUF_MAX_FILL_LVL[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TX_PBUF_MAX_FILL_LVL[8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_hreset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enable_tx_hclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_bus_width[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_pbuf_tcp_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bd_extended_mode_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>full_duplex</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_cutthru_threshold[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_cutthru</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_descr_rd_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_descr_rd_rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cur_descr_rd[25:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_descr_rd[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_descr_rd[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_descr_rd[38:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_descr_rd[46:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_descr_rd[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_descr_rd[96:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_descr_rd_par[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_descr_rd_add[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_descr_rd_add[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_descr_rd_add[30:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_descr_rd_add[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_descr_rd_add_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_descr_rd_queue[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>buff_stripe_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>buff_stripe_rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>buff_stripe_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>buff_stripe[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>buff_stripe[127:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>buff_stripe_par[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_wea</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_addra[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_addra[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dia[38:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dia[45:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dia[46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dia[65:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dia[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dia[94:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dia[102:95]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dia[109:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dia[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dia[127:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dia_par[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>end_of_packet_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>part_of_packet_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>num_pkts_xfer[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>num_pkts_xfer[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pkt_captured</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pkt_end_new</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pkt_end_flush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dpram_almost_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_wr_seen_uflow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full_pkt_read</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>part_pkt_read</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>part_pkt_queue[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xfer_status_bus[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xfer_status_bus[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>xfer_status_bus[19:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xfer_status_bus[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>xfer_status_bus[48:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xfer_status_bus[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>xfer_status_bus[63:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xfer_status_bus[64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>xfer_status_bus[81:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xfer_status_bus_par[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xfer_status_bus_ts[42:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xfer_status_bus_ts_par[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>xfer_status_captured</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>underflow_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_descr_wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_descr_wr_rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_descr_wr_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_descr_wr_data[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_descr_wr_data[30:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_descr_wr_data[38:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_descr_wr_data[46:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_descr_wr_data[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_descr_wr_data[62:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_descr_wr_data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_descr_wr_data_par[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_descr_wr_ts[41:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_descr_wr_ts_par[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_descr_wr_sts[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_descr_wr_sts[9:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>reflected_tx_sts[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reflected_tx_sts[9:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reflected_tx_sts_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_status2apb[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_status2apb[10:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dma_stable_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_stat_capt_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_go</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cutthru_status_word[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cutthru_status_word[11:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cutthru_status_word[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cutthru_status_word[65:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cutthru_status_word[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cutthru_status_word[94:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cutthru_status_word[102:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cutthru_status_word[109:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cutthru_status_word[110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cutthru_status_word[127:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cutthru_status_word[131:128]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cutthru_status_word[133:132]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cutthru_status_word[136:134]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cutthru_status_word_par[17:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cutthru_status_word_push</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_has_seen_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>complete_flush_hclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>num_pkts_in_buf[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>num_pkts_in_buf[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>buffer_full_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dpram_fill_lvl[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dpram_fill_lvl[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_dap_tx_wr_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod119.html" >edma_pbuf_axi_tx_wr</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: sram_wr_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
<td>(Not included in score)</td>
</tr><tr class="s2">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">5</td>
<td class="rt">25.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: sram_wr_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>p_wr_state_frm_ctrl_upd</td>
<td class="rt">508</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>p_wr_state_frm_data</td>
<td class="rt">513</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>p_wr_state_idle</td>
<td class="rt">665</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_ip_csum</td>
<td class="rt">611</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>p_wr_state_resid_data</td>
<td class="rt">530</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>p_wr_state_tcp_csum</td>
<td class="rt">506</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_wait_csum</td>
<td class="rt">593</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_wait_descr</td>
<td class="rt">568</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>p_wr_state_frm_ctrl_upd->p_wr_state_idle</td>
<td class="rt">665</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_frm_ctrl_upd->p_wr_state_ip_csum</td>
<td class="rt">611</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>p_wr_state_frm_ctrl_upd->p_wr_state_tcp_csum</td>
<td class="rt">593</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_frm_ctrl_upd->p_wr_state_wait_csum</td>
<td class="rt">593</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_frm_data->p_wr_state_idle</td>
<td class="rt">665</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>p_wr_state_frm_data->p_wr_state_resid_data</td>
<td class="rt">530</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_idle->p_wr_state_frm_ctrl_upd</td>
<td class="rt">508</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>p_wr_state_idle->p_wr_state_frm_data</td>
<td class="rt">513</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_idle->p_wr_state_tcp_csum</td>
<td class="rt">506</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_ip_csum->p_wr_state_idle</td>
<td class="rt">665</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_ip_csum->p_wr_state_tcp_csum</td>
<td class="rt">641</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>p_wr_state_resid_data->p_wr_state_frm_ctrl_upd</td>
<td class="rt">565</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_resid_data->p_wr_state_idle</td>
<td class="rt">665</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_resid_data->p_wr_state_wait_descr</td>
<td class="rt">568</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>p_wr_state_tcp_csum->p_wr_state_idle</td>
<td class="rt">665</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_wait_csum->p_wr_state_idle</td>
<td class="rt">665</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_wait_csum->p_wr_state_ip_csum</td>
<td class="rt">630</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_wait_descr->p_wr_state_frm_data</td>
<td class="rt">549</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_wait_descr->p_wr_state_idle</td>
<td class="rt">665</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_wr_state_wait_descr->p_wr_state_resid_data</td>
<td class="rt">547</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod119.html" >edma_pbuf_axi_tx_wr</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">150</td>
<td class="rt">92</td>
<td class="rt">61.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">288</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">290</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">832</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">866</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1254</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1255</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1258</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1259</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">317</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">327</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">394</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">401</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">443</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">482</td>
<td class="rt">30</td>
<td class="rt">11</td>
<td class="rt">36.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">663</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">715</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">762</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">791</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">814</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">836</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">997</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1106</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1196</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1265</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1347</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">906</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1032</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">1211</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1228</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">1361</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
288          assign tx_addra_p2_or_p1  = edma_tx_pbuf_data_w_is_128 | dma_bus_width[0] ? tx_addra + {{p_edma_tx_pbuf_addr-2{1'b0}},2'b01}
                                                                                       <font color = "red">-1-</font>  
                                                                                       <font color = "red">==></font>  
                                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
290          assign tx_addra_p3_or_p2  = edma_tx_pbuf_data_w_is_128 | dma_bus_width[0] ? tx_addra + {{p_edma_tx_pbuf_addr-2{1'b0}},2'b10}
                                                                                       <font color = "red">-1-</font>  
                                                                                       <font color = "red">==></font>  
                                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
832          assign pkt_end_addr_mod_p1 = edma_tx_pbuf_data_w_is_128 | dma_bus_width[0] ? pkt_end_addr_mod + 8'd1
                                                                                        <font color = "red">-1-</font>  
                                                                                        <font color = "red">==></font>  
                                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
866        assign status_word_wr_1   = bd_extended_mode_en ? first_descr[95:64] : 32'd0;
                                                           <font color = "red">-1-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1254         assign tcp_din_mask[127:64] = edma_tx_pbuf_data_w_is_128  ? {64{1'b1}}  : {64{1'b0}};
                                                                       <font color = "red">-1-</font>  
                                                                       <font color = "red">==></font>  
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1255         assign tcp_din_mask[63:32]  = edma_tx_pbuf_data_w_is_128  ? {32{1'b1}}  : dma_bus_width[0]  ? {32{1'b1}}  : {32{1'b0}};
                                                                       <font color = "red">-1-</font>                               <font color = "red">-2-</font>   
                                                                       <font color = "red">==></font>                               <font color = "red">==></font>   
                                                                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1258         assign tcp_din_par_mask[15:8] = edma_tx_pbuf_data_w_is_128  ? {8{1'b1}} : {8{1'b0}};
                                                                         <font color = "red">-1-</font>  
                                                                         <font color = "red">==></font>  
                                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1259         assign tcp_din_par_mask[7:4]  = edma_tx_pbuf_data_w_is_128  ? {4{1'b1}} : dma_bus_width[0]  ? {4{1'b1}} : {4{1'b0}};
                                                                         <font color = "red">-1-</font>                             <font color = "red">-2-</font>   
                                                                         <font color = "red">==></font>                             <font color = "red">==></font>   
                                                                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
317            if (dma_bus_width[1])
               <font color = "red">-1-</font>  
318              tx_length_decrement =  5'b10000;  // 128 bit
           <font color = "red">      ==></font>
319            else if (dma_bus_width[0])
                    <font color = "red">-2-</font>  
320              tx_length_decrement =  5'b01000;  // 64 bit
           <font color = "red">      ==></font>
321            else
322              tx_length_decrement =  5'b00100;  // 32 bit
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
327            if (dma_bus_width[1])
               <font color = "red">-1-</font>  
328              buf_stripe_mod = {cur_descr_rd[35:32] == 4'h0, cur_descr_rd[35:32]};
           <font color = "red">      ==></font>
329            else if (dma_bus_width[0])
                    <font color = "red">-2-</font>  
330              buf_stripe_mod = {1'b0,cur_descr_rd[34:32] == 3'h0,cur_descr_rd[34:32]};
           <font color = "red">      ==></font>
331            else
332              buf_stripe_mod = {2'b00,cur_descr_rd[33:32] == 2'h0,cur_descr_rd[33:32]};
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
394            if (upsize_x2)
               <font color = "red">-1-</font>  
395              up_w_mod            = up_w_mod_upsize_x2;
           <font color = "red">      ==></font>
396            else if (upsize_x4)
                    <font color = "red">-2-</font>  
397              up_w_mod            = up_w_mod_upsize_x4; // 64bit in, 128bit out
           <font color = "red">      ==></font>
398            else
399              up_w_mod            = {1'b0,al_w_mod};
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
401            if (upsize_x2 && upsize_str_cnt[0] && al_w_wr)            // 64bit in, 128bit out
               <font color = "red">-1-</font>  
402            begin
403              upsize_str_cnt_nxt  = 2'b00;
           <font color = "red">      ==></font>
404              up_w_data           = {al_w_data[63:0],upsize_data_str[63:0]};
405              up_w_data_par       = {al_w_data_par[7:0],upsize_data_str_par[7:0]};
406              up_w_wr             = 1'b1;
407            end
408            else if (upsize_x4 && upsize_str_cnt == 2'b11 && al_w_wr) // 32bit in, 128bit out
                    <font color = "red">-2-</font>  
409            begin
410              upsize_str_cnt_nxt  = 2'b00;
           <font color = "red">      ==></font>
411              up_w_data           = {al_w_data[31:0],upsize_data_str[95:0]};
412              up_w_data_par       = {al_w_data_par[3:0],upsize_data_str_par[11:0]};
413              up_w_wr             = 1'b1;
414            end
415            else // for other cases, just pass through
416            begin
417              up_w_wr               = (!(upsize_x2 || upsize_x4) && al_w_wr) || al_w_eop;
418              if (upsize_str_cnt == 2'b10)
                 <font color = "red">-3-</font>  
419              begin
420                up_w_data           = {32'd0,al_w_data[31:0],upsize_data_str[63:0]};
           <font color = "red">        ==></font>
421                up_w_data_par       = {4'h0,al_w_data_par[3:0],upsize_data_str_par[7:0]};
422              end
423              else if (upsize_str_cnt == 2'b01)
                      <font color = "red">-4-</font>  
424              begin
425                up_w_data           = {64'd0,al_w_data[31:0],upsize_data_str[31:0]};
           <font color = "red">        ==></font>
426                up_w_data_par       = {8'h00,al_w_data_par[3:0],upsize_data_str_par[3:0]};
427              end
428              else
429              begin
430                up_w_data           = al_w_data[127:0];
           <font color = "green">        ==></font>
431                up_w_data_par       = al_w_data_par;
432              end
433        
434              if (al_w_eop)
                 <font color = "green">-5-</font>  
435                upsize_str_cnt_nxt  = 2'b00;
           <font color = "green">        ==></font>
436              else
437                upsize_str_cnt_nxt  = (upsize_x2 || upsize_x4) && al_w_wr ? upsize_str_cnt + 2'b01 : upsize_str_cnt;
                                                                             <font color = "red">-6-</font>  
                                                                             <font color = "red">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
443            if (~n_hreset)
               <font color = "green">-1-</font>  
444            begin
445              upsize_str_cnt    <= 2'd0;
           <font color = "green">      ==></font>
446              upsize_data_str   <= 96'd0;
447            end
448            else if (~enable_tx_hclk | complete_flush_hclk)
                    <font color = "green">-2-</font>  
449            begin
450              upsize_str_cnt    <= 2'd0;
           <font color = "green">      ==></font>
451              upsize_data_str   <= 96'd0;
452            end
453            else
454            begin
455              upsize_str_cnt    <= upsize_str_cnt_nxt;
456              if (al_w_wr)
                 <font color = "green">-3-</font>  
457                case (upsize_str_cnt_nxt)
                   <font color = "red">-4-</font>  
                   MISSING_ELSE
           <font color = "green">        ==></font>
458                  2'b01   : upsize_data_str   <= al_w_data[95:0];
           <font color = "red">          ==></font>
459                  2'b10   : upsize_data_str   <= {al_w_data[63:0],upsize_data_str[31:0]};
           <font color = "red">          ==></font>
460                  default : upsize_data_str   <= {al_w_data[31:0],upsize_data_str[63:0]};
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
482            case (sram_wr_state)
               <font color = "red">-1-</font>  
483              p_wr_state_idle :
484              begin
485                sts_upd_cnt_nxt       = 2'b00;
486                tx_addra              = frm_data_add_c;
487                tx_dia                = {status_word_wr_3,status_word_wr_2,status_word_wr_1,err_status,28'd0};
488                tx_dia_par            = {status_word_wr_3_par,status_word_wr_2_par,status_word_wr_1_par,^err_status,3'h0};
489                // Ignore valid zero length (ones with last bit set) and for a detected zero length error,
490                // wait until we see a descriptor with last bit before reporting error ..
491                if (cur_descr_rd_valid && cur_descr_zero_len && (!cur_descr_last_field || this_is_1st_descr))
                   <font color = "red">-2-</font>  
492                begin
493                  cur_descr_rd_rdy        = 1'b1;
           <font color = "red">          ==></font>
494                  this_is_1st_descr_nxt   = cur_descr_last_field;
495                end
496                // We cant have more than 256 packets in the buffer at any one time due to restrictions on the read side ...
497                // so back pressure when that event occurs
498                else if (cur_descr_rd_valid && (num_pkts_in_buf_q[cur_descr_rd_queue] != 8'hff))
                        <font color = "green">-3-</font>  
499                begin
500                  load_frm_ctrl_add   = 1'b1;
501                  if (err_status[3])  // Error, no data associated with this frame, so just need to update the rest of the status words ...
                     <font color = "red">-4-</font>  
502                  begin
503                    tx_ena                = 1'b1;                     // update the key control word as long as its not a valid zero length
504                    sts_upd_cnt_nxt       = (dma_bus_width == 2'b00 && bd_extended_mode_en) ? sts_upd_cnt_p1[1:0] : 2'b10;
                                                                                               <font color = "red">-5-</font>  
                                                                                               <font color = "red">==></font>  
                                                                                               <font color = "red">==></font>  
505                    if (edma_tx_pbuf_data_w_is_128)
                       <font color = "red">-6-</font>  
506                      sram_wr_state_nxt   = p_wr_state_tcp_csum;      // Just finish up
           <font color = "red">              ==></font>
507                    else
508                      sram_wr_state_nxt   = p_wr_state_frm_ctrl_upd;  // Update the ctrl words
           <font color = "red">              ==></font>
509                  end
510                  else
511                  begin
512                    tx_ena                = 1'b1;                     // update the key control word as long as its not a valid zero length
           <font color = "green">            ==></font>
513                    sram_wr_state_nxt     = p_wr_state_frm_data;
514                  end
515                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
516              end
517        
518              // Now go write the packet data
519              // Note there is a minimum of 2 cycle delay on the data due to the alignment module (2/3 cycles on last data)
520              p_wr_state_frm_data :
521              begin
522                sts_upd_cnt_nxt       = 2'b00;
523                buff_stripe_rdy       = 1'b1;
524                tx_addra              = frm_data_add_c;
525                tx_ena                = up_w_wr;
526                tx_dia                = up_w_data[127:0];
527                tx_dia_par            = up_w_data_par;
528        
529                if (buff_stripe_vld && (stripe_is_last_of_pkt || buff_stripe_last))
                   <font color = "green">-7-</font>  
530                  sram_wr_state_nxt   = p_wr_state_resid_data; // write the last word of data from the alignment buffer
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
531              end
532        
533              // Wait for the next descriptor in the frame. Note due to the delay in the alignment block above (2 cycles)
534              // there will be residual data coming through from the last buffer
535              p_wr_state_wait_descr :
536              begin
537                sts_upd_cnt_nxt       = 2'b00;
538                tx_addra              = frm_data_add_c;
539                tx_ena                = up_w_wr;
540                tx_dia                = up_w_data[127:0];
541                tx_dia_par            = up_w_data_par;
542                if (cur_descr_rd_valid && cur_descr_zero_len && !cur_descr_last_field && !cur_descr_used_field)
                   <font color = "red">-8-</font>  
543                  cur_descr_rd_rdy    = 1'b1;
           <font color = "red">          ==></font>
544                else if (cur_descr_rd_valid)
                        <font color = "red">-9-</font>  
545                begin
546                  if (err_status[3]) // Error, no data associated with this frame, so just need to update the rest of the status words ...
                     <font color = "red">-10-</font>  
547                    sram_wr_state_nxt = p_wr_state_resid_data;  // Wait for final data from alignment buffer (3 cycles max)
           <font color = "red">            ==></font>
548                  else
549                    sram_wr_state_nxt = p_wr_state_frm_data;
           <font color = "red">            ==></font>
550                end
                   MISSING_ELSE
           <font color = "red">        ==></font>
551              end
552        
553             // Wait for the remaining data from the alignment buffer. This can be at max 3 cycles (for EOP)
554             // Use sts_upd_cnt to count the 3 cycles
555              p_wr_state_resid_data :
556              begin
557                tx_addra              = frm_data_add_c;
558                tx_dia                = up_w_data[127:0];
559                tx_dia_par            = up_w_data_par;
560                tx_ena                = up_w_wr;
561                if (sts_upd_cnt[1] || al_w_eop)
                   <font color = "green">-11-</font>  
562                begin
563                  sts_upd_cnt_nxt       = 2'b00;
564                  if (al_w_eop || err_status[3])
                     <font color = "red">-12-</font>  
565                    sram_wr_state_nxt   =  p_wr_state_frm_ctrl_upd;
           <font color = "green">            ==></font>
566                  else
567                  begin
568                    sram_wr_state_nxt     =  p_wr_state_wait_descr;
           <font color = "red">            ==></font>
569                    this_is_1st_descr_nxt = 1'b0;
570                    cur_descr_rd_rdy      = 1'b1;
571                  end
572                end
573                else
574                  sts_upd_cnt_nxt     = sts_upd_cnt_p1[1:0];
           <font color = "green">          ==></font>
575              end
576        
577              // Now go update the control word, or the cutthru word if rd side is empty ..
578              // This writes the all 4 status words as described below ..
579              p_wr_state_frm_ctrl_upd :
580              begin
581                // If the read side of the SRAM has started reading the frame already
582                // i.e. in cut-thru mode, then the status should be stored in the cut-thru
583                // status. otherwise update the ctrl word
584                case (sts_upd_cnt)
                   <font color = "red">-13-</font>  
585                  2'b00 :
586                  begin
587                    tx_ena              = 1'b1;
588                    tx_addra            = frm_ctrl_add;
589                    tx_dia              = {status_word_wr_3,status_word_wr_2,status_word_wr_1,status_word_wr_0};
590                    tx_dia_par          = {status_word_wr_3_par,status_word_wr_2_par,status_word_wr_1_par,status_word_wr_0_par};
591                    sts_upd_cnt_nxt     = (dma_bus_width == 2'b00 && bd_extended_mode_en) ? sts_upd_cnt_p1[1:0] : 2'b10;
                                                                                             <font color = "red">-14-</font>  
                                                                                             <font color = "red">==></font>  
                                                                                             <font color = "green">==></font>  
592                    if (edma_tx_pbuf_data_w_is_128)
                       <font color = "red">-15-</font>  
593                      sram_wr_state_nxt = tx_pbuf_tcp_en ? p_wr_state_wait_csum : p_wr_state_tcp_csum;
                                                            <font color = "red">-16-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "red">==></font>  
                         MISSING_ELSE
           <font color = "green">              ==></font>
594                  end
595                  2'b01 : // Store Launch time - only valid in 32bit modes ..
596                  begin
597                    tx_ena              = 1'b1;
           <font color = "red">            ==></font>
598                    tx_addra            = frm_ctrl_add;
599                    tx_dia              = {96'd0,status_word_wr_1};
600                    tx_dia_par          = {12'h000,status_word_wr_1_par};
601                    sts_upd_cnt_nxt     = sts_upd_cnt_p1[1:0];
602                  end
603                  2'b10 : // Store status word 2 (&3 in 64bit datapaths)
604                  begin
605                    tx_ena              = 1'b1;
606                    tx_addra            = frm_data_add_c;
607                    tx_dia              = {64'd0,status_word_wr_3,status_word_wr_2};
608                    tx_dia_par          = {8'h00,status_word_wr_3_par,status_word_wr_2_par};
609                    sts_upd_cnt_nxt     = sts_upd_cnt_p1[1:0];
610                    if (dma_bus_width == 2'b01)
                       <font color = "red">-17-</font>  
611                      sram_wr_state_nxt = tx_pbuf_tcp_en ? p_wr_state_ip_csum : p_wr_state_tcp_csum;
                                                            <font color = "red">-18-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "red">==></font>  
                         MISSING_ELSE
           <font color = "green">              ==></font>
612                  end
613                  default : // Store status word 3 - only valid in 32bit modes ..
614                  begin
615                    tx_ena              = 1'b1;
616                    tx_addra            = frm_data_add_c;
617                    tx_dia              = {96'd0,status_word_wr_3};
618                    tx_dia_par          = {12'h000,status_word_wr_3_par};
619                    sts_upd_cnt_nxt     = 2'b00;
620                    sram_wr_state_nxt   = tx_pbuf_tcp_en ? p_wr_state_ip_csum : p_wr_state_tcp_csum;
                                                            <font color = "red">-19-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
621                  end
622                endcase
623              end
624        
625              // Wait for the TCP checksum engine to catch up. It might still be processing the checksums for 1 cycle..
626              // this is only an issue in 128bit datapath modes since we were only in the p_wr_state_frm_ctrl_upd for 1 cycle
627              p_wr_state_wait_csum :
628              begin
629                sts_upd_cnt_nxt       = 2'b00;
           <font color = "red">        ==></font>
630                sram_wr_state_nxt     = p_wr_state_ip_csum;
631              end
632        
633              // Update the IP checksum
634              p_wr_state_ip_csum :
635              begin
636                sts_upd_cnt_nxt       = 2'b00;
           <font color = "red">        ==></font>
637                tx_ena                = ip_hdr_cs_we;
638                tx_addra              = ip_hdr_cs_addr;
639                tx_dia                = ip_hdr_cs_reord;
640                tx_dia_par            = ip_hdr_cs_par_reord;
641                sram_wr_state_nxt     = p_wr_state_tcp_csum;
642              end
643        
644              // Update the TCP checksum and/or finish up:
645              default : // p_wr_state_tcp_csum :
646              begin
647                sts_upd_cnt_nxt       = 2'b00;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>p_wr_state_idle </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_idle </td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_idle </td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_idle </td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_idle </td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>p_wr_state_idle </td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>p_wr_state_idle </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>p_wr_state_frm_data </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>p_wr_state_frm_data </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_wait_descr </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_wait_descr </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_wait_descr </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_wait_descr </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>p_wr_state_resid_data </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_resid_data </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>p_wr_state_resid_data </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_frm_ctrl_upd </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>2'b00 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>p_wr_state_frm_ctrl_upd </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>2'b00 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_frm_ctrl_upd </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>2'b00 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_frm_ctrl_upd </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>2'b00 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>p_wr_state_frm_ctrl_upd </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>2'b00 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_frm_ctrl_upd </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_frm_ctrl_upd </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_frm_ctrl_upd </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>p_wr_state_frm_ctrl_upd </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_frm_ctrl_upd </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>p_wr_state_frm_ctrl_upd </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_wait_csum </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_wr_state_ip_csum </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
663            if (~n_hreset)
               <font color = "green">-1-</font>  
664            begin
665              sram_wr_state     <= p_wr_state_idle;
           <font color = "green">      ==></font>
666              first_descr       <= 97'd0;
667              first_descr_wb_add<= {p_awid_par{1'b0}};
668              this_is_1st_descr <= 1'b1;
669              sts_upd_cnt       <= 2'b00;
670            end
671            else if (~enable_tx_hclk | complete_flush_hclk)
                    <font color = "green">-2-</font>  
672            begin
673              sram_wr_state     <= p_wr_state_idle;
           <font color = "green">      ==></font>
674              first_descr       <= 97'd0;
675              first_descr_wb_add<= {p_awid_par{1'b0}};
676              this_is_1st_descr <= 1'b1;
677              sts_upd_cnt       <= 2'b00;
678            end
679            else
680            begin
681              sram_wr_state     <= sram_wr_state_nxt;
682              sts_upd_cnt       <= sts_upd_cnt_nxt;
683              this_is_1st_descr <= this_is_1st_descr_nxt;
684              if (cur_descr_rd_valid && this_is_1st_descr)
                 <font color = "green">-3-</font>  
685              begin
686                first_descr         <= cur_descr_rd[96:0];
           <font color = "green">        ==></font>
687                first_descr_wb_add  <= cur_descr_rd_add_p4[p_awid_par-1:0];
688              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
715            if (~n_hreset)
               <font color = "green">-1-</font>  
716            begin
717              for (i0=0; i0<p_edma_queues[31:0]; i0=i0+1)
           <font color = "green">      ==></font>
718                frm_data_add[i0]  <= {p_edma_tx_pbuf_addr{1'b0}};
719              frm_ctrl_add        <= {p_edma_tx_pbuf_addr{1'b0}};
720            end
721            else if (~enable_tx_hclk | complete_flush_hclk)
                    <font color = "green">-2-</font>  
722            begin
723              for (i0=0; i0<p_edma_queues[31:0]; i0=i0+1) begin
           <font color = "green">      ==></font>
724                frm_data_add[i0][p_edma_tx_pbuf_addr-1:p_edma_tx_pbuf_addr-p_edma_tx_pbuf_queue_segment_size] <= TX_PBUF_SEGMENTS_LOWER_ADDR_ARRAY[i0];
725                frm_data_add[i0][p_edma_tx_pbuf_addr-p_edma_tx_pbuf_queue_segment_size-1:0] <= {p_edma_tx_pbuf_addr-p_edma_tx_pbuf_queue_segment_size{1'b0}};
726              end
727              frm_ctrl_add        <= {p_edma_tx_pbuf_addr{1'b0}};
728            end
729            else
730            begin
731              // Altrhough its called frm_data_add, we also use this for the status words at the end of the frame ..
732              for (i0=0; i0<p_edma_queues; i0=i0+1)
733                if (i0[3:0] == cur_descr_rd_queue)
734                begin
735                  if (load_frm_ctrl_add)                                                               // jump over 2 status words(32bit) or 1 at start of frame
736                    frm_data_add[i0]  <= tx_addra_p2_or_p1_c[p_edma_tx_pbuf_addr-1:0];
737                  else if (tx_ena && sram_wr_state == p_wr_state_frm_ctrl_upd && sts_upd_cnt[1])       // use to increment through last 2 status word writes ..
738                    frm_data_add[i0]  <= tx_addra_p1_c[p_edma_tx_pbuf_addr-1:0];
739                  else if (up_w_wr)
740                  begin
741                    if (tx_addra_p1_c[p_edma_tx_pbuf_addr-1:0] == frm_ctrl_add)
742                      frm_data_add[i0]  <= tx_addra_p3_or_p2_c[p_edma_tx_pbuf_addr-1:0];               // post increment, but jump over status words at start ..
743                    else
744                      frm_data_add[i0]  <= tx_addra_p1_c[p_edma_tx_pbuf_addr-1:0];                     // post increment ..
745                  end
746                end
747        
748              if ((load_frm_ctrl_add && err_status[3]) | (sram_wr_state == p_wr_state_frm_ctrl_upd)) // preparing to write the launch time
                 <font color = "green">-3-</font>  
749                frm_ctrl_add  <= tx_addra_p1_c[p_edma_tx_pbuf_addr-1:0];
           <font color = "green">        ==></font>
750              else if (load_frm_ctrl_add)             // start of frame
                      <font color = "green">-4-</font>  
751                frm_ctrl_add  <= tx_addra;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
762            if (~n_hreset)
               <font color = "green">-1-</font>  
763              frame_len_cnt     <= 12'h000;
           <font color = "green">      ==></font>
764            else if (~enable_tx_hclk | complete_flush_hclk)
                    <font color = "green">-2-</font>  
765              frame_len_cnt     <= 12'h000;
           <font color = "green">      ==></font>
766            else if (up_w_wr)
                    <font color = "green">-3-</font>  
767              frame_len_cnt     <= frame_len_cnt_nxt[11:0];
           <font color = "green">      ==></font>
768            else if (sram_wr_state == p_wr_state_idle)
                    <font color = "green">-4-</font>  
769              frame_len_cnt     <= 12'h000;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
791            if (~n_hreset)
               <font color = "green">-1-</font>  
792              pkt_mod     <= 4'h0;
           <font color = "green">      ==></font>
793            else if (~enable_tx_hclk | complete_flush_hclk)
                    <font color = "green">-2-</font>  
794              pkt_mod     <= 4'h0;
           <font color = "green">      ==></font>
795            else if (up_w_wr && up_w_eop)
                    <font color = "green">-3-</font>  
796              pkt_mod     <= up_w_mod[3:0];
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
814            if (edma_tx_pbuf_data_w_is_128)
               <font color = "red">-1-</font>  
815              num_sram_ctrl_wr  = 3'd1;
           <font color = "red">      ==></font>
816            else if (dma_bus_width[0])
                    <font color = "red">-2-</font>  
817              num_sram_ctrl_wr  = 3'd2;
           <font color = "red">      ==></font>
818            else
819              num_sram_ctrl_wr  = 3'd4;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
836            if (~n_hreset)
               <font color = "green">-1-</font>  
837              pkt_end_addr_mod     <= 8'h00;
           <font color = "green">      ==></font>
838            else if (~enable_tx_hclk | complete_flush_hclk)
                    <font color = "green">-2-</font>  
839              pkt_end_addr_mod     <= 8'h00;
           <font color = "green">      ==></font>
840            else if (sram_wr_state == p_wr_state_idle)
                    <font color = "green">-3-</font>  
841              pkt_end_addr_mod <= 8'h00;
           <font color = "green">      ==></font>
842            else if (up_w_wr && tx_addra_p1_c[p_edma_tx_pbuf_addr-1:0] == frm_ctrl_add)
                    <font color = "red">-4-</font>  
843              pkt_end_addr_mod <= pkt_end_addr_mod_p1[7:0];
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
997            if (~n_hreset)
               <font color = "green">-1-</font>  
998            begin
999              xfer_status_captured    <= 1'b0;
           <font color = "green">      ==></font>
1000             tx_descr_wr_vld         <= 1'b0;
1001             tx_descr_wr_data        <= 64'd0;
1002             tx_descr_wr_sts         <= 10'd0;
1003           end
1004           else
1005           begin
1006             if (~enable_tx_hclk | complete_flush_hclk)
                 <font color = "green">-2-</font>  
1007             begin
1008               tx_descr_wr_vld         <= 1'b0;
           <font color = "green">        ==></font>
1009               tx_descr_wr_data        <= 64'd0;
1010               tx_descr_wr_sts         <= 10'd0;
1011             end
1012             else
1013             begin
1014               tx_descr_wr_vld          <= full_pkt_read_edge || (tx_descr_wr_vld && !tx_descr_wr_rdy);
1015               if (full_pkt_read_edge)
                   <font color = "green">-3-</font>  
1016               begin
1017                 tx_descr_wr_data       <= {descriptor_wb_word1,status_word_rd_2}; // ie bd word1, bd word0[31:0]
           <font color = "green">          ==></font>
1018                 tx_descr_wr_sts        <= {dma_late_col_int, dma_toomanyretry_int,dma_hresp_notok_int,dma_buff_ex_mid_int,dma_buff_ex_int,dma_queue_int,dma_tx_ok_int};
1019               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
1020       
1021               if (tx_descr_wr_vld && tx_descr_wr_rdy)
                   <font color = "green">-4-</font>  
1022                 xfer_status_captured   <= ~xfer_status_captured;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1106           if (~n_hreset)
               <font color = "green">-1-</font>  
1107           begin
1108             str_int_vector            <= 7'h00;
           <font color = "green">      ==></font>
1109             str_int_queue             <= 4'h0;
1110             str_int_queue_done        <= 1'b0;
1111             int_issued_wait_for_capt  <= 1'b0;
1112             tx_status2apb             <= 11'd0;
1113             tx_dma_stable_tog         <= 1'b0;
1114             tx_wr_seen_uflow          <= 1'b0;
1115           end
1116           // we dont soft reset this code as it is a key clock boundary so resetting tx_dma_stable_tog and/or tx_status2apb must absolutely not happen.
1117           // Also we want to report all existing events that are being locally stored when the reset occurs to APB, so resetting str_int* is also not done.
1118           else
1119           begin
1120             // If we are not waiting for the capture of a previous status xfer, then proceed with first request ..
1121             if (!int_issued_wait_for_capt && gen_int)
                 <font color = "green">-2-</font>  
1122             begin
1123               int_issued_wait_for_capt  <= 1'b1;
           <font color = "green">        ==></font>
1124               tx_status2apb[9:0]        <= reflected_tx_sts;
1125               tx_status2apb[10]         <= underflow_tog_edge;
1126               tx_dma_stable_tog         <= ~tx_dma_stable_tog;
1127             end
1128             else if (int_issued_wait_for_capt)  // If already waiting for previous request to be accepted
                      <font color = "green">-3-</font>  
1129             begin
1130               // If the register block has captured the status, we can pass on what is locally buffered
1131               // or just go idle ..
1132               if (tx_stat_capt_pulse)
                   <font color = "green">-4-</font>  
1133               begin
1134                 str_int_vector            <= 7'h00;
1135                 str_int_queue_done        <= 1'h0;
1136                 str_int_queue             <= 4'h0;
1137                 if (|str_int_vector || reflected_tx_sts_vld)
                     <font color = "red">-5-</font>  
1138                 begin
1139                   int_issued_wait_for_capt  <= 1'b1;
1140                   tx_status2apb[10:5]       <= str_int_vector[6:1] | {1'b0,reflected_tx_sts[9:5]};
1141                   tx_status2apb[4:1]        <= |str_int_vector ? str_int_queue : reflected_tx_sts[4:1];
                                                                    <font color = "red">-6-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
1142                   tx_status2apb[0]          <= |str_int_vector ? str_int_vector[0] : reflected_tx_sts[0];
                                                                    <font color = "red">-7-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
1143                   tx_dma_stable_tog         <= ~tx_dma_stable_tog;
1144                 end
1145                 else
1146                   int_issued_wait_for_capt  <= 1'b0;
           <font color = "green">            ==></font>
1147               end
1148               else
1149               begin
1150                 // Locally buffer status if we get a new int while we are waiting, and keep adding to it until we get 'tx_stat_capt_pulse'
1151                 str_int_vector          <= ({underflow_tog_edge,reflected_tx_sts[9:5], reflected_tx_sts[0]} & {7{gen_int}}) | (str_int_vector & ~{7{tx_stat_capt_pulse}});
1152                 // Assume all interrupts that occur while we are waiting are to the same queue ..
1153                 str_int_queue_done      <= gen_int || str_int_queue_done;
1154                 str_int_queue           <= str_int_queue_done ? str_int_queue : reflected_tx_sts[4:1];
                                                                   <font color = "red">-8-</font>  
                                                                   <font color = "red">==></font>  
                                                                   <font color = "green">==></font>  
1155               end
1156             end
                 MISSING_ELSE
           <font color = "green">      ==></font>
1157       
1158             if (tx_status2apb[10] && tx_stat_capt_pulse)
                 <font color = "red">-9-</font>  
1159               tx_wr_seen_uflow          <= ~tx_wr_seen_uflow;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1196           if (up_w_wr)
               <font color = "green">-1-</font>  
1197             fill_lvl_down_1 = {{(p_edma_tx_pbuf_addr-1){1'b0}},1'b1};
           <font color = "green">      ==></font>
1198           else if (sram_wr_state == p_wr_state_idle && tx_ena)
                    <font color = "green">-2-</font>  
1199             fill_lvl_down_1 = {{(p_edma_tx_pbuf_addr-3){1'b0}},num_sram_ctrl_wr};
           <font color = "green">      ==></font>
1200           else
1201             fill_lvl_down_1 = {p_edma_tx_pbuf_addr{1'b0}};
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1265           if (~n_hreset)
               <font color = "green">-1-</font>  
1266             tx_dia_d1 <= 128'd0;
           <font color = "green">      ==></font>
1267           else
1268             tx_dia_d1 <= tx_dia & tcp_din_mask;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1347           if (~n_hreset)
               <font color = "green">-1-</font>  
1348             tx_dma_go <= 1'b0;
           <font color = "green">      ==></font>
1349           else if (~enable_tx_hclk | complete_flush_hclk)
                    <font color = "green">-2-</font>  
1350             tx_dma_go <= 1'b0;
           <font color = "green">      ==></font>
1351           else
1352             tx_dma_go <= dpram_fill_lvl != {(p_edma_queues*p_edma_tx_pbuf_addr){1'b1}} || tx_descr_wr_vld;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
906              if (~n_hreset)
                 <font color = "green">-1-</font>  
907              begin
908                end_of_packet_tog[g0]             <= 1'b0;
           <font color = "green">        ==></font>
909                part_of_packet_tog[g0]            <= 1'b0;
910                num_pkts_xfer[((g0+1)*4)-1:g0*4]  <= 4'h0;
911                num_pkts_xfer_local               <= 4'h0;
912                num_parts_xfer_local              <= 1'h0;
913                waiting_for_pkt_capt              <= 1'b0;
914              end
915              else if (~enable_tx_hclk | complete_flush_hclk)
                      <font color = "green">-2-</font>  
916              begin
917                num_pkts_xfer_local               <= 4'h0;
           <font color = "green">        ==></font>
918                num_parts_xfer_local              <= 1'h0;
919                waiting_for_pkt_capt              <= 1'b0;
920              end
921              else
922              begin
923                // Enough of a packet has been received by AHB and written into DPRAM
924                // Inform read side of PBUF that it can now start reading the packet ...
925                if (g0 == {{28{1'b0}},cur_descr_rd_queue} && frame_written_to_sram)
                   <font color = "green">-3-</font>  
926                begin
927                  waiting_for_pkt_capt              <= 1'b1;
928                  if (pkt_captured_edge || !waiting_for_pkt_capt)
                     <font color = "red">-4-</font>  
929                  begin
930                    num_pkts_xfer[((g0+1)*4)-1:g0*4]<= num_pkts_xfer_local_p1[3:0];
           <font color = "green">            ==></font>
931                    num_pkts_xfer_local             <= 4'h0;
932                    num_parts_xfer_local            <= 1'h0;
933                    end_of_packet_tog[g0]           <= !end_of_packet_tog[g0];
934                  end
935                  else //if (waiting_for_pkt_capt)
936                    num_pkts_xfer_local             <= num_pkts_xfer_local_p1[3:0];
           <font color = "red">            ==></font>
937                end
938                else if (g0 == {{28{1'b0}},cur_descr_rd_queue} && part_pkt_xfer_req)
                        <font color = "red">-5-</font>  
939                begin
940                  waiting_for_pkt_capt              <= 1'b1;
941                  if (pkt_captured_edge || !waiting_for_pkt_capt)
                     <font color = "red">-6-</font>  
942                  begin
943                    num_pkts_xfer_local             <= 4'h0;
           <font color = "red">            ==></font>
944                    num_parts_xfer_local            <= 1'h0;
945                    part_of_packet_tog[g0]          <= !part_of_packet_tog[g0];
946                  end
947                  else //if (waiting_for_pkt_capt)
948                    num_parts_xfer_local            <= 1'h1;
           <font color = "red">            ==></font>
949                end
950                else if (pkt_captured_edge)
                        <font color = "green">-7-</font>  
951                begin
952                  num_pkts_xfer_local               <= 4'h0;
953                  num_parts_xfer_local              <= 1'h0;
954                  num_pkts_xfer[((g0+1)*4)-1:g0*4]  <= num_pkts_xfer_local;
955                  if (|num_pkts_xfer_local)
                     <font color = "red">-8-</font>  
956                    end_of_packet_tog[g0]           <= !end_of_packet_tog[g0];
           <font color = "red">            ==></font>
957                  else if (num_parts_xfer_local)
                          <font color = "red">-9-</font>  
958                    part_of_packet_tog[g0]          <= !part_of_packet_tog[g0];
           <font color = "red">            ==></font>
959                  else
960                    waiting_for_pkt_capt            <= 1'b0;
           <font color = "green">            ==></font>
961                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1032             if (~n_hreset)
                 <font color = "green">-1-</font>  
1033               tx_descr_wr_ts_r  <= 42'd0;
           <font color = "green">        ==></font>
1034             else if (~enable_tx_hclk | complete_flush_hclk)
                      <font color = "green">-2-</font>  
1035               tx_descr_wr_ts_r  <= 42'd0;
           <font color = "green">        ==></font>
1036             else if (full_pkt_read_edge)
                      <font color = "green">-3-</font>  
1037               tx_descr_wr_ts_r  <= xfer_status_bus_ts_gated[41:0];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1211             if (~n_hreset)
                 <font color = "green">-1-</font>  
1212               dpram_almost_empty[g1] <= 1'b1;
           <font color = "green">        ==></font>
1213             else if (~enable_tx_hclk | complete_flush_hclk)
                      <font color = "green">-2-</font>  
1214               dpram_almost_empty[g1] <= 1'b1;
           <font color = "green">        ==></font>
1215             else
1216               // dpram_almost_empty is used by the MAC side to understand when an
1217               // underflow is near - it is only relevant for cut-thru modes.
1218               // If we have a 128b wide FIFO then reduce the comparison to 8 as each
1219               // location contains at least 2 MAC words.
1220               if (edma_tx_pbuf_data_w_is_128)
                   <font color = "red">-3-</font>  
1221                 dpram_almost_empty[g1] <= dpram_fill_lvl_array[g1][p_edma_tx_pbuf_addr-1:3] == q_empty_lvl[g1][p_edma_tx_pbuf_addr-1:3];
           <font color = "red">          ==></font>
1222               else
1223                 dpram_almost_empty[g1] <= dpram_fill_lvl_array[g1][p_edma_tx_pbuf_addr-1:4] == q_empty_lvl[g1][p_edma_tx_pbuf_addr-1:4];
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1228             if (~n_hreset)
                 <font color = "green">-1-</font>  
1229               dpram_fill_lvl_array[g1]  <= {(p_edma_tx_pbuf_addr){1'b1}};
           <font color = "green">        ==></font>
1230             else if (~enable_tx_hclk | complete_flush_hclk)
                      <font color = "green">-2-</font>  
1231               dpram_fill_lvl_array[g1] <= TX_PBUF_MAX_FILL_LVL_ARRAY[g1];
           <font color = "green">        ==></font>
1232             else
1233               dpram_fill_lvl_array[g1] <= dpram_fill_lvl_array[g1] + fill_lvl_inc[g1] - fill_lvl_dec[g1];
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1361           if (~n_hreset)
               <font color = "green">-1-</font>  
1362             num_pkts_in_buf_q[g0]   <= 8'h00;
           <font color = "green">      ==></font>
1363           else if (~enable_tx_hclk | complete_flush_hclk)
                    <font color = "green">-2-</font>  
1364             num_pkts_in_buf_q[g0]   <= 8'h00;
           <font color = "green">      ==></font>
1365           else if (full_pkt_read_edge && g0 == {{28{1'b0}},dma_queue_int})
                    <font color = "green">-3-</font>  
1366           begin
1367             if (!(frame_written_to_sram && g0 == {{28{1'b0}},cur_descr_rd_queue}))
                 <font color = "red">-4-</font>  
1368               num_pkts_in_buf_q[g0] <= num_pkts_in_buf_q[g0] - 8'h01;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
1369           end
1370           else if (frame_written_to_sram && g0 == {{28{1'b0}},cur_descr_rd_queue})
                    <font color = "green">-5-</font>  
1371             num_pkts_in_buf_q[g0] <= num_pkts_in_buf_q[g0] + 8'h01;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_edma_pbuf_axi_tx_wr">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
