
frequency Counter using Capture Mode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002eb0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08002fbc  08002fbc  00012fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003030  08003030  0002009c  2**0
                  CONTENTS
  4 .ARM          00000000  08003030  08003030  0002009c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003030  08003030  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003030  08003030  00013030  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003034  08003034  00013034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  08003038  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d8  200000a0  080030d4  000200a0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000178  080030d4  00020178  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a90b  00000000  00000000  000200c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019ac  00000000  00000000  0002a9d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b70  00000000  00000000  0002c380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ad8  00000000  00000000  0002cef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d5c  00000000  00000000  0002d9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b310  00000000  00000000  00044724  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008849a  00000000  00000000  0004fa34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d7ece  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033c4  00000000  00000000  000d7f24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a0 	.word	0x200000a0
 8000128:	00000000 	.word	0x00000000
 800012c:	08002fa4 	.word	0x08002fa4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a4 	.word	0x200000a4
 8000148:	08002fa4 	.word	0x08002fa4

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f923 	bl	80003a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	200f      	movs	r0, #15
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f002 f95a 	bl	8002420 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f93b 	bl	8000412 <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f903 	bl	80003be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000034 	.word	0x20000034
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	200000d8 	.word	0x200000d8

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	200000d8 	.word	0x200000d8

08000210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000210:	b480      	push	{r7}
 8000212:	b085      	sub	sp, #20
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	f003 0307 	and.w	r3, r3, #7
 800021e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000220:	4b0c      	ldr	r3, [pc, #48]	; (8000254 <__NVIC_SetPriorityGrouping+0x44>)
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000226:	68ba      	ldr	r2, [r7, #8]
 8000228:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800022c:	4013      	ands	r3, r2
 800022e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000234:	68bb      	ldr	r3, [r7, #8]
 8000236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000238:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800023c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000242:	4a04      	ldr	r2, [pc, #16]	; (8000254 <__NVIC_SetPriorityGrouping+0x44>)
 8000244:	68bb      	ldr	r3, [r7, #8]
 8000246:	60d3      	str	r3, [r2, #12]
}
 8000248:	bf00      	nop
 800024a:	3714      	adds	r7, #20
 800024c:	46bd      	mov	sp, r7
 800024e:	bc80      	pop	{r7}
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop
 8000254:	e000ed00 	.word	0xe000ed00

08000258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800025c:	4b04      	ldr	r3, [pc, #16]	; (8000270 <__NVIC_GetPriorityGrouping+0x18>)
 800025e:	68db      	ldr	r3, [r3, #12]
 8000260:	0a1b      	lsrs	r3, r3, #8
 8000262:	f003 0307 	and.w	r3, r3, #7
}
 8000266:	4618      	mov	r0, r3
 8000268:	46bd      	mov	sp, r7
 800026a:	bc80      	pop	{r7}
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	e000ed00 	.word	0xe000ed00

08000274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000274:	b480      	push	{r7}
 8000276:	b083      	sub	sp, #12
 8000278:	af00      	add	r7, sp, #0
 800027a:	4603      	mov	r3, r0
 800027c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800027e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000282:	2b00      	cmp	r3, #0
 8000284:	db0b      	blt.n	800029e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000286:	79fb      	ldrb	r3, [r7, #7]
 8000288:	f003 021f 	and.w	r2, r3, #31
 800028c:	4906      	ldr	r1, [pc, #24]	; (80002a8 <__NVIC_EnableIRQ+0x34>)
 800028e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000292:	095b      	lsrs	r3, r3, #5
 8000294:	2001      	movs	r0, #1
 8000296:	fa00 f202 	lsl.w	r2, r0, r2
 800029a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800029e:	bf00      	nop
 80002a0:	370c      	adds	r7, #12
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bc80      	pop	{r7}
 80002a6:	4770      	bx	lr
 80002a8:	e000e100 	.word	0xe000e100

080002ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b083      	sub	sp, #12
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	4603      	mov	r3, r0
 80002b4:	6039      	str	r1, [r7, #0]
 80002b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	db0a      	blt.n	80002d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002c0:	683b      	ldr	r3, [r7, #0]
 80002c2:	b2da      	uxtb	r2, r3
 80002c4:	490c      	ldr	r1, [pc, #48]	; (80002f8 <__NVIC_SetPriority+0x4c>)
 80002c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ca:	0112      	lsls	r2, r2, #4
 80002cc:	b2d2      	uxtb	r2, r2
 80002ce:	440b      	add	r3, r1
 80002d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002d4:	e00a      	b.n	80002ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d6:	683b      	ldr	r3, [r7, #0]
 80002d8:	b2da      	uxtb	r2, r3
 80002da:	4908      	ldr	r1, [pc, #32]	; (80002fc <__NVIC_SetPriority+0x50>)
 80002dc:	79fb      	ldrb	r3, [r7, #7]
 80002de:	f003 030f 	and.w	r3, r3, #15
 80002e2:	3b04      	subs	r3, #4
 80002e4:	0112      	lsls	r2, r2, #4
 80002e6:	b2d2      	uxtb	r2, r2
 80002e8:	440b      	add	r3, r1
 80002ea:	761a      	strb	r2, [r3, #24]
}
 80002ec:	bf00      	nop
 80002ee:	370c      	adds	r7, #12
 80002f0:	46bd      	mov	sp, r7
 80002f2:	bc80      	pop	{r7}
 80002f4:	4770      	bx	lr
 80002f6:	bf00      	nop
 80002f8:	e000e100 	.word	0xe000e100
 80002fc:	e000ed00 	.word	0xe000ed00

08000300 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000300:	b480      	push	{r7}
 8000302:	b089      	sub	sp, #36	; 0x24
 8000304:	af00      	add	r7, sp, #0
 8000306:	60f8      	str	r0, [r7, #12]
 8000308:	60b9      	str	r1, [r7, #8]
 800030a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800030c:	68fb      	ldr	r3, [r7, #12]
 800030e:	f003 0307 	and.w	r3, r3, #7
 8000312:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000314:	69fb      	ldr	r3, [r7, #28]
 8000316:	f1c3 0307 	rsb	r3, r3, #7
 800031a:	2b04      	cmp	r3, #4
 800031c:	bf28      	it	cs
 800031e:	2304      	movcs	r3, #4
 8000320:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000322:	69fb      	ldr	r3, [r7, #28]
 8000324:	3304      	adds	r3, #4
 8000326:	2b06      	cmp	r3, #6
 8000328:	d902      	bls.n	8000330 <NVIC_EncodePriority+0x30>
 800032a:	69fb      	ldr	r3, [r7, #28]
 800032c:	3b03      	subs	r3, #3
 800032e:	e000      	b.n	8000332 <NVIC_EncodePriority+0x32>
 8000330:	2300      	movs	r3, #0
 8000332:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000334:	f04f 32ff 	mov.w	r2, #4294967295
 8000338:	69bb      	ldr	r3, [r7, #24]
 800033a:	fa02 f303 	lsl.w	r3, r2, r3
 800033e:	43da      	mvns	r2, r3
 8000340:	68bb      	ldr	r3, [r7, #8]
 8000342:	401a      	ands	r2, r3
 8000344:	697b      	ldr	r3, [r7, #20]
 8000346:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000348:	f04f 31ff 	mov.w	r1, #4294967295
 800034c:	697b      	ldr	r3, [r7, #20]
 800034e:	fa01 f303 	lsl.w	r3, r1, r3
 8000352:	43d9      	mvns	r1, r3
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000358:	4313      	orrs	r3, r2
         );
}
 800035a:	4618      	mov	r0, r3
 800035c:	3724      	adds	r7, #36	; 0x24
 800035e:	46bd      	mov	sp, r7
 8000360:	bc80      	pop	{r7}
 8000362:	4770      	bx	lr

08000364 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	3b01      	subs	r3, #1
 8000370:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000374:	d301      	bcc.n	800037a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000376:	2301      	movs	r3, #1
 8000378:	e00f      	b.n	800039a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800037a:	4a0a      	ldr	r2, [pc, #40]	; (80003a4 <SysTick_Config+0x40>)
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	3b01      	subs	r3, #1
 8000380:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000382:	210f      	movs	r1, #15
 8000384:	f04f 30ff 	mov.w	r0, #4294967295
 8000388:	f7ff ff90 	bl	80002ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800038c:	4b05      	ldr	r3, [pc, #20]	; (80003a4 <SysTick_Config+0x40>)
 800038e:	2200      	movs	r2, #0
 8000390:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000392:	4b04      	ldr	r3, [pc, #16]	; (80003a4 <SysTick_Config+0x40>)
 8000394:	2207      	movs	r2, #7
 8000396:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000398:	2300      	movs	r3, #0
}
 800039a:	4618      	mov	r0, r3
 800039c:	3708      	adds	r7, #8
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	e000e010 	.word	0xe000e010

080003a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003b0:	6878      	ldr	r0, [r7, #4]
 80003b2:	f7ff ff2d 	bl	8000210 <__NVIC_SetPriorityGrouping>
}
 80003b6:	bf00      	nop
 80003b8:	3708      	adds	r7, #8
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}

080003be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003be:	b580      	push	{r7, lr}
 80003c0:	b086      	sub	sp, #24
 80003c2:	af00      	add	r7, sp, #0
 80003c4:	4603      	mov	r3, r0
 80003c6:	60b9      	str	r1, [r7, #8]
 80003c8:	607a      	str	r2, [r7, #4]
 80003ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80003cc:	2300      	movs	r3, #0
 80003ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003d0:	f7ff ff42 	bl	8000258 <__NVIC_GetPriorityGrouping>
 80003d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003d6:	687a      	ldr	r2, [r7, #4]
 80003d8:	68b9      	ldr	r1, [r7, #8]
 80003da:	6978      	ldr	r0, [r7, #20]
 80003dc:	f7ff ff90 	bl	8000300 <NVIC_EncodePriority>
 80003e0:	4602      	mov	r2, r0
 80003e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003e6:	4611      	mov	r1, r2
 80003e8:	4618      	mov	r0, r3
 80003ea:	f7ff ff5f 	bl	80002ac <__NVIC_SetPriority>
}
 80003ee:	bf00      	nop
 80003f0:	3718      	adds	r7, #24
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}

080003f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003f6:	b580      	push	{r7, lr}
 80003f8:	b082      	sub	sp, #8
 80003fa:	af00      	add	r7, sp, #0
 80003fc:	4603      	mov	r3, r0
 80003fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000404:	4618      	mov	r0, r3
 8000406:	f7ff ff35 	bl	8000274 <__NVIC_EnableIRQ>
}
 800040a:	bf00      	nop
 800040c:	3708      	adds	r7, #8
 800040e:	46bd      	mov	sp, r7
 8000410:	bd80      	pop	{r7, pc}

08000412 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000412:	b580      	push	{r7, lr}
 8000414:	b082      	sub	sp, #8
 8000416:	af00      	add	r7, sp, #0
 8000418:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800041a:	6878      	ldr	r0, [r7, #4]
 800041c:	f7ff ffa2 	bl	8000364 <SysTick_Config>
 8000420:	4603      	mov	r3, r0
}
 8000422:	4618      	mov	r0, r3
 8000424:	3708      	adds	r7, #8
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
	...

0800042c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800042c:	b480      	push	{r7}
 800042e:	b08b      	sub	sp, #44	; 0x2c
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
 8000434:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000436:	2300      	movs	r3, #0
 8000438:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800043a:	2300      	movs	r3, #0
 800043c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800043e:	e169      	b.n	8000714 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000440:	2201      	movs	r2, #1
 8000442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000444:	fa02 f303 	lsl.w	r3, r2, r3
 8000448:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800044a:	683b      	ldr	r3, [r7, #0]
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	69fa      	ldr	r2, [r7, #28]
 8000450:	4013      	ands	r3, r2
 8000452:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000454:	69ba      	ldr	r2, [r7, #24]
 8000456:	69fb      	ldr	r3, [r7, #28]
 8000458:	429a      	cmp	r2, r3
 800045a:	f040 8158 	bne.w	800070e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	685b      	ldr	r3, [r3, #4]
 8000462:	4a9a      	ldr	r2, [pc, #616]	; (80006cc <HAL_GPIO_Init+0x2a0>)
 8000464:	4293      	cmp	r3, r2
 8000466:	d05e      	beq.n	8000526 <HAL_GPIO_Init+0xfa>
 8000468:	4a98      	ldr	r2, [pc, #608]	; (80006cc <HAL_GPIO_Init+0x2a0>)
 800046a:	4293      	cmp	r3, r2
 800046c:	d875      	bhi.n	800055a <HAL_GPIO_Init+0x12e>
 800046e:	4a98      	ldr	r2, [pc, #608]	; (80006d0 <HAL_GPIO_Init+0x2a4>)
 8000470:	4293      	cmp	r3, r2
 8000472:	d058      	beq.n	8000526 <HAL_GPIO_Init+0xfa>
 8000474:	4a96      	ldr	r2, [pc, #600]	; (80006d0 <HAL_GPIO_Init+0x2a4>)
 8000476:	4293      	cmp	r3, r2
 8000478:	d86f      	bhi.n	800055a <HAL_GPIO_Init+0x12e>
 800047a:	4a96      	ldr	r2, [pc, #600]	; (80006d4 <HAL_GPIO_Init+0x2a8>)
 800047c:	4293      	cmp	r3, r2
 800047e:	d052      	beq.n	8000526 <HAL_GPIO_Init+0xfa>
 8000480:	4a94      	ldr	r2, [pc, #592]	; (80006d4 <HAL_GPIO_Init+0x2a8>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d869      	bhi.n	800055a <HAL_GPIO_Init+0x12e>
 8000486:	4a94      	ldr	r2, [pc, #592]	; (80006d8 <HAL_GPIO_Init+0x2ac>)
 8000488:	4293      	cmp	r3, r2
 800048a:	d04c      	beq.n	8000526 <HAL_GPIO_Init+0xfa>
 800048c:	4a92      	ldr	r2, [pc, #584]	; (80006d8 <HAL_GPIO_Init+0x2ac>)
 800048e:	4293      	cmp	r3, r2
 8000490:	d863      	bhi.n	800055a <HAL_GPIO_Init+0x12e>
 8000492:	4a92      	ldr	r2, [pc, #584]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 8000494:	4293      	cmp	r3, r2
 8000496:	d046      	beq.n	8000526 <HAL_GPIO_Init+0xfa>
 8000498:	4a90      	ldr	r2, [pc, #576]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 800049a:	4293      	cmp	r3, r2
 800049c:	d85d      	bhi.n	800055a <HAL_GPIO_Init+0x12e>
 800049e:	2b12      	cmp	r3, #18
 80004a0:	d82a      	bhi.n	80004f8 <HAL_GPIO_Init+0xcc>
 80004a2:	2b12      	cmp	r3, #18
 80004a4:	d859      	bhi.n	800055a <HAL_GPIO_Init+0x12e>
 80004a6:	a201      	add	r2, pc, #4	; (adr r2, 80004ac <HAL_GPIO_Init+0x80>)
 80004a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004ac:	08000527 	.word	0x08000527
 80004b0:	08000501 	.word	0x08000501
 80004b4:	08000513 	.word	0x08000513
 80004b8:	08000555 	.word	0x08000555
 80004bc:	0800055b 	.word	0x0800055b
 80004c0:	0800055b 	.word	0x0800055b
 80004c4:	0800055b 	.word	0x0800055b
 80004c8:	0800055b 	.word	0x0800055b
 80004cc:	0800055b 	.word	0x0800055b
 80004d0:	0800055b 	.word	0x0800055b
 80004d4:	0800055b 	.word	0x0800055b
 80004d8:	0800055b 	.word	0x0800055b
 80004dc:	0800055b 	.word	0x0800055b
 80004e0:	0800055b 	.word	0x0800055b
 80004e4:	0800055b 	.word	0x0800055b
 80004e8:	0800055b 	.word	0x0800055b
 80004ec:	0800055b 	.word	0x0800055b
 80004f0:	08000509 	.word	0x08000509
 80004f4:	0800051d 	.word	0x0800051d
 80004f8:	4a79      	ldr	r2, [pc, #484]	; (80006e0 <HAL_GPIO_Init+0x2b4>)
 80004fa:	4293      	cmp	r3, r2
 80004fc:	d013      	beq.n	8000526 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80004fe:	e02c      	b.n	800055a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	68db      	ldr	r3, [r3, #12]
 8000504:	623b      	str	r3, [r7, #32]
          break;
 8000506:	e029      	b.n	800055c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000508:	683b      	ldr	r3, [r7, #0]
 800050a:	68db      	ldr	r3, [r3, #12]
 800050c:	3304      	adds	r3, #4
 800050e:	623b      	str	r3, [r7, #32]
          break;
 8000510:	e024      	b.n	800055c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000512:	683b      	ldr	r3, [r7, #0]
 8000514:	68db      	ldr	r3, [r3, #12]
 8000516:	3308      	adds	r3, #8
 8000518:	623b      	str	r3, [r7, #32]
          break;
 800051a:	e01f      	b.n	800055c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800051c:	683b      	ldr	r3, [r7, #0]
 800051e:	68db      	ldr	r3, [r3, #12]
 8000520:	330c      	adds	r3, #12
 8000522:	623b      	str	r3, [r7, #32]
          break;
 8000524:	e01a      	b.n	800055c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000526:	683b      	ldr	r3, [r7, #0]
 8000528:	689b      	ldr	r3, [r3, #8]
 800052a:	2b00      	cmp	r3, #0
 800052c:	d102      	bne.n	8000534 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800052e:	2304      	movs	r3, #4
 8000530:	623b      	str	r3, [r7, #32]
          break;
 8000532:	e013      	b.n	800055c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000534:	683b      	ldr	r3, [r7, #0]
 8000536:	689b      	ldr	r3, [r3, #8]
 8000538:	2b01      	cmp	r3, #1
 800053a:	d105      	bne.n	8000548 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800053c:	2308      	movs	r3, #8
 800053e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	69fa      	ldr	r2, [r7, #28]
 8000544:	611a      	str	r2, [r3, #16]
          break;
 8000546:	e009      	b.n	800055c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000548:	2308      	movs	r3, #8
 800054a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	69fa      	ldr	r2, [r7, #28]
 8000550:	615a      	str	r2, [r3, #20]
          break;
 8000552:	e003      	b.n	800055c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000554:	2300      	movs	r3, #0
 8000556:	623b      	str	r3, [r7, #32]
          break;
 8000558:	e000      	b.n	800055c <HAL_GPIO_Init+0x130>
          break;
 800055a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800055c:	69bb      	ldr	r3, [r7, #24]
 800055e:	2bff      	cmp	r3, #255	; 0xff
 8000560:	d801      	bhi.n	8000566 <HAL_GPIO_Init+0x13a>
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	e001      	b.n	800056a <HAL_GPIO_Init+0x13e>
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	3304      	adds	r3, #4
 800056a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800056c:	69bb      	ldr	r3, [r7, #24]
 800056e:	2bff      	cmp	r3, #255	; 0xff
 8000570:	d802      	bhi.n	8000578 <HAL_GPIO_Init+0x14c>
 8000572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000574:	009b      	lsls	r3, r3, #2
 8000576:	e002      	b.n	800057e <HAL_GPIO_Init+0x152>
 8000578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800057a:	3b08      	subs	r3, #8
 800057c:	009b      	lsls	r3, r3, #2
 800057e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000580:	697b      	ldr	r3, [r7, #20]
 8000582:	681a      	ldr	r2, [r3, #0]
 8000584:	210f      	movs	r1, #15
 8000586:	693b      	ldr	r3, [r7, #16]
 8000588:	fa01 f303 	lsl.w	r3, r1, r3
 800058c:	43db      	mvns	r3, r3
 800058e:	401a      	ands	r2, r3
 8000590:	6a39      	ldr	r1, [r7, #32]
 8000592:	693b      	ldr	r3, [r7, #16]
 8000594:	fa01 f303 	lsl.w	r3, r1, r3
 8000598:	431a      	orrs	r2, r3
 800059a:	697b      	ldr	r3, [r7, #20]
 800059c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800059e:	683b      	ldr	r3, [r7, #0]
 80005a0:	685b      	ldr	r3, [r3, #4]
 80005a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	f000 80b1 	beq.w	800070e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80005ac:	4b4d      	ldr	r3, [pc, #308]	; (80006e4 <HAL_GPIO_Init+0x2b8>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	4a4c      	ldr	r2, [pc, #304]	; (80006e4 <HAL_GPIO_Init+0x2b8>)
 80005b2:	f043 0301 	orr.w	r3, r3, #1
 80005b6:	6193      	str	r3, [r2, #24]
 80005b8:	4b4a      	ldr	r3, [pc, #296]	; (80006e4 <HAL_GPIO_Init+0x2b8>)
 80005ba:	699b      	ldr	r3, [r3, #24]
 80005bc:	f003 0301 	and.w	r3, r3, #1
 80005c0:	60bb      	str	r3, [r7, #8]
 80005c2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80005c4:	4a48      	ldr	r2, [pc, #288]	; (80006e8 <HAL_GPIO_Init+0x2bc>)
 80005c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005c8:	089b      	lsrs	r3, r3, #2
 80005ca:	3302      	adds	r3, #2
 80005cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005d0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80005d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005d4:	f003 0303 	and.w	r3, r3, #3
 80005d8:	009b      	lsls	r3, r3, #2
 80005da:	220f      	movs	r2, #15
 80005dc:	fa02 f303 	lsl.w	r3, r2, r3
 80005e0:	43db      	mvns	r3, r3
 80005e2:	68fa      	ldr	r2, [r7, #12]
 80005e4:	4013      	ands	r3, r2
 80005e6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	4a40      	ldr	r2, [pc, #256]	; (80006ec <HAL_GPIO_Init+0x2c0>)
 80005ec:	4293      	cmp	r3, r2
 80005ee:	d013      	beq.n	8000618 <HAL_GPIO_Init+0x1ec>
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	4a3f      	ldr	r2, [pc, #252]	; (80006f0 <HAL_GPIO_Init+0x2c4>)
 80005f4:	4293      	cmp	r3, r2
 80005f6:	d00d      	beq.n	8000614 <HAL_GPIO_Init+0x1e8>
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	4a3e      	ldr	r2, [pc, #248]	; (80006f4 <HAL_GPIO_Init+0x2c8>)
 80005fc:	4293      	cmp	r3, r2
 80005fe:	d007      	beq.n	8000610 <HAL_GPIO_Init+0x1e4>
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	4a3d      	ldr	r2, [pc, #244]	; (80006f8 <HAL_GPIO_Init+0x2cc>)
 8000604:	4293      	cmp	r3, r2
 8000606:	d101      	bne.n	800060c <HAL_GPIO_Init+0x1e0>
 8000608:	2303      	movs	r3, #3
 800060a:	e006      	b.n	800061a <HAL_GPIO_Init+0x1ee>
 800060c:	2304      	movs	r3, #4
 800060e:	e004      	b.n	800061a <HAL_GPIO_Init+0x1ee>
 8000610:	2302      	movs	r3, #2
 8000612:	e002      	b.n	800061a <HAL_GPIO_Init+0x1ee>
 8000614:	2301      	movs	r3, #1
 8000616:	e000      	b.n	800061a <HAL_GPIO_Init+0x1ee>
 8000618:	2300      	movs	r3, #0
 800061a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800061c:	f002 0203 	and.w	r2, r2, #3
 8000620:	0092      	lsls	r2, r2, #2
 8000622:	4093      	lsls	r3, r2
 8000624:	68fa      	ldr	r2, [r7, #12]
 8000626:	4313      	orrs	r3, r2
 8000628:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800062a:	492f      	ldr	r1, [pc, #188]	; (80006e8 <HAL_GPIO_Init+0x2bc>)
 800062c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800062e:	089b      	lsrs	r3, r3, #2
 8000630:	3302      	adds	r3, #2
 8000632:	68fa      	ldr	r2, [r7, #12]
 8000634:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000638:	683b      	ldr	r3, [r7, #0]
 800063a:	685b      	ldr	r3, [r3, #4]
 800063c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000640:	2b00      	cmp	r3, #0
 8000642:	d006      	beq.n	8000652 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000644:	4b2d      	ldr	r3, [pc, #180]	; (80006fc <HAL_GPIO_Init+0x2d0>)
 8000646:	681a      	ldr	r2, [r3, #0]
 8000648:	492c      	ldr	r1, [pc, #176]	; (80006fc <HAL_GPIO_Init+0x2d0>)
 800064a:	69bb      	ldr	r3, [r7, #24]
 800064c:	4313      	orrs	r3, r2
 800064e:	600b      	str	r3, [r1, #0]
 8000650:	e006      	b.n	8000660 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000652:	4b2a      	ldr	r3, [pc, #168]	; (80006fc <HAL_GPIO_Init+0x2d0>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	69bb      	ldr	r3, [r7, #24]
 8000658:	43db      	mvns	r3, r3
 800065a:	4928      	ldr	r1, [pc, #160]	; (80006fc <HAL_GPIO_Init+0x2d0>)
 800065c:	4013      	ands	r3, r2
 800065e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	685b      	ldr	r3, [r3, #4]
 8000664:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000668:	2b00      	cmp	r3, #0
 800066a:	d006      	beq.n	800067a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800066c:	4b23      	ldr	r3, [pc, #140]	; (80006fc <HAL_GPIO_Init+0x2d0>)
 800066e:	685a      	ldr	r2, [r3, #4]
 8000670:	4922      	ldr	r1, [pc, #136]	; (80006fc <HAL_GPIO_Init+0x2d0>)
 8000672:	69bb      	ldr	r3, [r7, #24]
 8000674:	4313      	orrs	r3, r2
 8000676:	604b      	str	r3, [r1, #4]
 8000678:	e006      	b.n	8000688 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800067a:	4b20      	ldr	r3, [pc, #128]	; (80006fc <HAL_GPIO_Init+0x2d0>)
 800067c:	685a      	ldr	r2, [r3, #4]
 800067e:	69bb      	ldr	r3, [r7, #24]
 8000680:	43db      	mvns	r3, r3
 8000682:	491e      	ldr	r1, [pc, #120]	; (80006fc <HAL_GPIO_Init+0x2d0>)
 8000684:	4013      	ands	r3, r2
 8000686:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000688:	683b      	ldr	r3, [r7, #0]
 800068a:	685b      	ldr	r3, [r3, #4]
 800068c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000690:	2b00      	cmp	r3, #0
 8000692:	d006      	beq.n	80006a2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000694:	4b19      	ldr	r3, [pc, #100]	; (80006fc <HAL_GPIO_Init+0x2d0>)
 8000696:	689a      	ldr	r2, [r3, #8]
 8000698:	4918      	ldr	r1, [pc, #96]	; (80006fc <HAL_GPIO_Init+0x2d0>)
 800069a:	69bb      	ldr	r3, [r7, #24]
 800069c:	4313      	orrs	r3, r2
 800069e:	608b      	str	r3, [r1, #8]
 80006a0:	e006      	b.n	80006b0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80006a2:	4b16      	ldr	r3, [pc, #88]	; (80006fc <HAL_GPIO_Init+0x2d0>)
 80006a4:	689a      	ldr	r2, [r3, #8]
 80006a6:	69bb      	ldr	r3, [r7, #24]
 80006a8:	43db      	mvns	r3, r3
 80006aa:	4914      	ldr	r1, [pc, #80]	; (80006fc <HAL_GPIO_Init+0x2d0>)
 80006ac:	4013      	ands	r3, r2
 80006ae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006b0:	683b      	ldr	r3, [r7, #0]
 80006b2:	685b      	ldr	r3, [r3, #4]
 80006b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d021      	beq.n	8000700 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80006bc:	4b0f      	ldr	r3, [pc, #60]	; (80006fc <HAL_GPIO_Init+0x2d0>)
 80006be:	68da      	ldr	r2, [r3, #12]
 80006c0:	490e      	ldr	r1, [pc, #56]	; (80006fc <HAL_GPIO_Init+0x2d0>)
 80006c2:	69bb      	ldr	r3, [r7, #24]
 80006c4:	4313      	orrs	r3, r2
 80006c6:	60cb      	str	r3, [r1, #12]
 80006c8:	e021      	b.n	800070e <HAL_GPIO_Init+0x2e2>
 80006ca:	bf00      	nop
 80006cc:	10320000 	.word	0x10320000
 80006d0:	10310000 	.word	0x10310000
 80006d4:	10220000 	.word	0x10220000
 80006d8:	10210000 	.word	0x10210000
 80006dc:	10120000 	.word	0x10120000
 80006e0:	10110000 	.word	0x10110000
 80006e4:	40021000 	.word	0x40021000
 80006e8:	40010000 	.word	0x40010000
 80006ec:	40010800 	.word	0x40010800
 80006f0:	40010c00 	.word	0x40010c00
 80006f4:	40011000 	.word	0x40011000
 80006f8:	40011400 	.word	0x40011400
 80006fc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000700:	4b0b      	ldr	r3, [pc, #44]	; (8000730 <HAL_GPIO_Init+0x304>)
 8000702:	68da      	ldr	r2, [r3, #12]
 8000704:	69bb      	ldr	r3, [r7, #24]
 8000706:	43db      	mvns	r3, r3
 8000708:	4909      	ldr	r1, [pc, #36]	; (8000730 <HAL_GPIO_Init+0x304>)
 800070a:	4013      	ands	r3, r2
 800070c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800070e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000710:	3301      	adds	r3, #1
 8000712:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000714:	683b      	ldr	r3, [r7, #0]
 8000716:	681a      	ldr	r2, [r3, #0]
 8000718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800071a:	fa22 f303 	lsr.w	r3, r2, r3
 800071e:	2b00      	cmp	r3, #0
 8000720:	f47f ae8e 	bne.w	8000440 <HAL_GPIO_Init+0x14>
  }
}
 8000724:	bf00      	nop
 8000726:	bf00      	nop
 8000728:	372c      	adds	r7, #44	; 0x2c
 800072a:	46bd      	mov	sp, r7
 800072c:	bc80      	pop	{r7}
 800072e:	4770      	bx	lr
 8000730:	40010400 	.word	0x40010400

08000734 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d101      	bne.n	8000746 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000742:	2301      	movs	r3, #1
 8000744:	e26c      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	f003 0301 	and.w	r3, r3, #1
 800074e:	2b00      	cmp	r3, #0
 8000750:	f000 8087 	beq.w	8000862 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000754:	4b92      	ldr	r3, [pc, #584]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 8000756:	685b      	ldr	r3, [r3, #4]
 8000758:	f003 030c 	and.w	r3, r3, #12
 800075c:	2b04      	cmp	r3, #4
 800075e:	d00c      	beq.n	800077a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000760:	4b8f      	ldr	r3, [pc, #572]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	f003 030c 	and.w	r3, r3, #12
 8000768:	2b08      	cmp	r3, #8
 800076a:	d112      	bne.n	8000792 <HAL_RCC_OscConfig+0x5e>
 800076c:	4b8c      	ldr	r3, [pc, #560]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 800076e:	685b      	ldr	r3, [r3, #4]
 8000770:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000774:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000778:	d10b      	bne.n	8000792 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800077a:	4b89      	ldr	r3, [pc, #548]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000782:	2b00      	cmp	r3, #0
 8000784:	d06c      	beq.n	8000860 <HAL_RCC_OscConfig+0x12c>
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	685b      	ldr	r3, [r3, #4]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d168      	bne.n	8000860 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800078e:	2301      	movs	r3, #1
 8000790:	e246      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	685b      	ldr	r3, [r3, #4]
 8000796:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800079a:	d106      	bne.n	80007aa <HAL_RCC_OscConfig+0x76>
 800079c:	4b80      	ldr	r3, [pc, #512]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a7f      	ldr	r2, [pc, #508]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007a6:	6013      	str	r3, [r2, #0]
 80007a8:	e02e      	b.n	8000808 <HAL_RCC_OscConfig+0xd4>
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	685b      	ldr	r3, [r3, #4]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d10c      	bne.n	80007cc <HAL_RCC_OscConfig+0x98>
 80007b2:	4b7b      	ldr	r3, [pc, #492]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	4a7a      	ldr	r2, [pc, #488]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007bc:	6013      	str	r3, [r2, #0]
 80007be:	4b78      	ldr	r3, [pc, #480]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	4a77      	ldr	r2, [pc, #476]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007c8:	6013      	str	r3, [r2, #0]
 80007ca:	e01d      	b.n	8000808 <HAL_RCC_OscConfig+0xd4>
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	685b      	ldr	r3, [r3, #4]
 80007d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80007d4:	d10c      	bne.n	80007f0 <HAL_RCC_OscConfig+0xbc>
 80007d6:	4b72      	ldr	r3, [pc, #456]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	4a71      	ldr	r2, [pc, #452]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007e0:	6013      	str	r3, [r2, #0]
 80007e2:	4b6f      	ldr	r3, [pc, #444]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4a6e      	ldr	r2, [pc, #440]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007ec:	6013      	str	r3, [r2, #0]
 80007ee:	e00b      	b.n	8000808 <HAL_RCC_OscConfig+0xd4>
 80007f0:	4b6b      	ldr	r3, [pc, #428]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a6a      	ldr	r2, [pc, #424]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007fa:	6013      	str	r3, [r2, #0]
 80007fc:	4b68      	ldr	r3, [pc, #416]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a67      	ldr	r2, [pc, #412]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 8000802:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000806:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	685b      	ldr	r3, [r3, #4]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d013      	beq.n	8000838 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000810:	f7ff fcf4 	bl	80001fc <HAL_GetTick>
 8000814:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000816:	e008      	b.n	800082a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000818:	f7ff fcf0 	bl	80001fc <HAL_GetTick>
 800081c:	4602      	mov	r2, r0
 800081e:	693b      	ldr	r3, [r7, #16]
 8000820:	1ad3      	subs	r3, r2, r3
 8000822:	2b64      	cmp	r3, #100	; 0x64
 8000824:	d901      	bls.n	800082a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000826:	2303      	movs	r3, #3
 8000828:	e1fa      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800082a:	4b5d      	ldr	r3, [pc, #372]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0f0      	beq.n	8000818 <HAL_RCC_OscConfig+0xe4>
 8000836:	e014      	b.n	8000862 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000838:	f7ff fce0 	bl	80001fc <HAL_GetTick>
 800083c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800083e:	e008      	b.n	8000852 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000840:	f7ff fcdc 	bl	80001fc <HAL_GetTick>
 8000844:	4602      	mov	r2, r0
 8000846:	693b      	ldr	r3, [r7, #16]
 8000848:	1ad3      	subs	r3, r2, r3
 800084a:	2b64      	cmp	r3, #100	; 0x64
 800084c:	d901      	bls.n	8000852 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800084e:	2303      	movs	r3, #3
 8000850:	e1e6      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000852:	4b53      	ldr	r3, [pc, #332]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800085a:	2b00      	cmp	r3, #0
 800085c:	d1f0      	bne.n	8000840 <HAL_RCC_OscConfig+0x10c>
 800085e:	e000      	b.n	8000862 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000860:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	f003 0302 	and.w	r3, r3, #2
 800086a:	2b00      	cmp	r3, #0
 800086c:	d063      	beq.n	8000936 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800086e:	4b4c      	ldr	r3, [pc, #304]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 8000870:	685b      	ldr	r3, [r3, #4]
 8000872:	f003 030c 	and.w	r3, r3, #12
 8000876:	2b00      	cmp	r3, #0
 8000878:	d00b      	beq.n	8000892 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800087a:	4b49      	ldr	r3, [pc, #292]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	f003 030c 	and.w	r3, r3, #12
 8000882:	2b08      	cmp	r3, #8
 8000884:	d11c      	bne.n	80008c0 <HAL_RCC_OscConfig+0x18c>
 8000886:	4b46      	ldr	r3, [pc, #280]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 8000888:	685b      	ldr	r3, [r3, #4]
 800088a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800088e:	2b00      	cmp	r3, #0
 8000890:	d116      	bne.n	80008c0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000892:	4b43      	ldr	r3, [pc, #268]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	f003 0302 	and.w	r3, r3, #2
 800089a:	2b00      	cmp	r3, #0
 800089c:	d005      	beq.n	80008aa <HAL_RCC_OscConfig+0x176>
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	691b      	ldr	r3, [r3, #16]
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	d001      	beq.n	80008aa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80008a6:	2301      	movs	r3, #1
 80008a8:	e1ba      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008aa:	4b3d      	ldr	r3, [pc, #244]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	695b      	ldr	r3, [r3, #20]
 80008b6:	00db      	lsls	r3, r3, #3
 80008b8:	4939      	ldr	r1, [pc, #228]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80008ba:	4313      	orrs	r3, r2
 80008bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008be:	e03a      	b.n	8000936 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	691b      	ldr	r3, [r3, #16]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d020      	beq.n	800090a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80008c8:	4b36      	ldr	r3, [pc, #216]	; (80009a4 <HAL_RCC_OscConfig+0x270>)
 80008ca:	2201      	movs	r2, #1
 80008cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008ce:	f7ff fc95 	bl	80001fc <HAL_GetTick>
 80008d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008d4:	e008      	b.n	80008e8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80008d6:	f7ff fc91 	bl	80001fc <HAL_GetTick>
 80008da:	4602      	mov	r2, r0
 80008dc:	693b      	ldr	r3, [r7, #16]
 80008de:	1ad3      	subs	r3, r2, r3
 80008e0:	2b02      	cmp	r3, #2
 80008e2:	d901      	bls.n	80008e8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80008e4:	2303      	movs	r3, #3
 80008e6:	e19b      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008e8:	4b2d      	ldr	r3, [pc, #180]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	f003 0302 	and.w	r3, r3, #2
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d0f0      	beq.n	80008d6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008f4:	4b2a      	ldr	r3, [pc, #168]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	695b      	ldr	r3, [r3, #20]
 8000900:	00db      	lsls	r3, r3, #3
 8000902:	4927      	ldr	r1, [pc, #156]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 8000904:	4313      	orrs	r3, r2
 8000906:	600b      	str	r3, [r1, #0]
 8000908:	e015      	b.n	8000936 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800090a:	4b26      	ldr	r3, [pc, #152]	; (80009a4 <HAL_RCC_OscConfig+0x270>)
 800090c:	2200      	movs	r2, #0
 800090e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000910:	f7ff fc74 	bl	80001fc <HAL_GetTick>
 8000914:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000916:	e008      	b.n	800092a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000918:	f7ff fc70 	bl	80001fc <HAL_GetTick>
 800091c:	4602      	mov	r2, r0
 800091e:	693b      	ldr	r3, [r7, #16]
 8000920:	1ad3      	subs	r3, r2, r3
 8000922:	2b02      	cmp	r3, #2
 8000924:	d901      	bls.n	800092a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000926:	2303      	movs	r3, #3
 8000928:	e17a      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800092a:	4b1d      	ldr	r3, [pc, #116]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	f003 0302 	and.w	r3, r3, #2
 8000932:	2b00      	cmp	r3, #0
 8000934:	d1f0      	bne.n	8000918 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	f003 0308 	and.w	r3, r3, #8
 800093e:	2b00      	cmp	r3, #0
 8000940:	d03a      	beq.n	80009b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	699b      	ldr	r3, [r3, #24]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d019      	beq.n	800097e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800094a:	4b17      	ldr	r3, [pc, #92]	; (80009a8 <HAL_RCC_OscConfig+0x274>)
 800094c:	2201      	movs	r2, #1
 800094e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000950:	f7ff fc54 	bl	80001fc <HAL_GetTick>
 8000954:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000956:	e008      	b.n	800096a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000958:	f7ff fc50 	bl	80001fc <HAL_GetTick>
 800095c:	4602      	mov	r2, r0
 800095e:	693b      	ldr	r3, [r7, #16]
 8000960:	1ad3      	subs	r3, r2, r3
 8000962:	2b02      	cmp	r3, #2
 8000964:	d901      	bls.n	800096a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000966:	2303      	movs	r3, #3
 8000968:	e15a      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800096a:	4b0d      	ldr	r3, [pc, #52]	; (80009a0 <HAL_RCC_OscConfig+0x26c>)
 800096c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800096e:	f003 0302 	and.w	r3, r3, #2
 8000972:	2b00      	cmp	r3, #0
 8000974:	d0f0      	beq.n	8000958 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000976:	2001      	movs	r0, #1
 8000978:	f000 fad8 	bl	8000f2c <RCC_Delay>
 800097c:	e01c      	b.n	80009b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800097e:	4b0a      	ldr	r3, [pc, #40]	; (80009a8 <HAL_RCC_OscConfig+0x274>)
 8000980:	2200      	movs	r2, #0
 8000982:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000984:	f7ff fc3a 	bl	80001fc <HAL_GetTick>
 8000988:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800098a:	e00f      	b.n	80009ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800098c:	f7ff fc36 	bl	80001fc <HAL_GetTick>
 8000990:	4602      	mov	r2, r0
 8000992:	693b      	ldr	r3, [r7, #16]
 8000994:	1ad3      	subs	r3, r2, r3
 8000996:	2b02      	cmp	r3, #2
 8000998:	d908      	bls.n	80009ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800099a:	2303      	movs	r3, #3
 800099c:	e140      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
 800099e:	bf00      	nop
 80009a0:	40021000 	.word	0x40021000
 80009a4:	42420000 	.word	0x42420000
 80009a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009ac:	4b9e      	ldr	r3, [pc, #632]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 80009ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009b0:	f003 0302 	and.w	r3, r3, #2
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d1e9      	bne.n	800098c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	f003 0304 	and.w	r3, r3, #4
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	f000 80a6 	beq.w	8000b12 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80009c6:	2300      	movs	r3, #0
 80009c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80009ca:	4b97      	ldr	r3, [pc, #604]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 80009cc:	69db      	ldr	r3, [r3, #28]
 80009ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d10d      	bne.n	80009f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80009d6:	4b94      	ldr	r3, [pc, #592]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 80009d8:	69db      	ldr	r3, [r3, #28]
 80009da:	4a93      	ldr	r2, [pc, #588]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 80009dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009e0:	61d3      	str	r3, [r2, #28]
 80009e2:	4b91      	ldr	r3, [pc, #580]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 80009e4:	69db      	ldr	r3, [r3, #28]
 80009e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ea:	60bb      	str	r3, [r7, #8]
 80009ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80009ee:	2301      	movs	r3, #1
 80009f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009f2:	4b8e      	ldr	r3, [pc, #568]	; (8000c2c <HAL_RCC_OscConfig+0x4f8>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d118      	bne.n	8000a30 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80009fe:	4b8b      	ldr	r3, [pc, #556]	; (8000c2c <HAL_RCC_OscConfig+0x4f8>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4a8a      	ldr	r2, [pc, #552]	; (8000c2c <HAL_RCC_OscConfig+0x4f8>)
 8000a04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a0a:	f7ff fbf7 	bl	80001fc <HAL_GetTick>
 8000a0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a10:	e008      	b.n	8000a24 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a12:	f7ff fbf3 	bl	80001fc <HAL_GetTick>
 8000a16:	4602      	mov	r2, r0
 8000a18:	693b      	ldr	r3, [r7, #16]
 8000a1a:	1ad3      	subs	r3, r2, r3
 8000a1c:	2b64      	cmp	r3, #100	; 0x64
 8000a1e:	d901      	bls.n	8000a24 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000a20:	2303      	movs	r3, #3
 8000a22:	e0fd      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a24:	4b81      	ldr	r3, [pc, #516]	; (8000c2c <HAL_RCC_OscConfig+0x4f8>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d0f0      	beq.n	8000a12 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	68db      	ldr	r3, [r3, #12]
 8000a34:	2b01      	cmp	r3, #1
 8000a36:	d106      	bne.n	8000a46 <HAL_RCC_OscConfig+0x312>
 8000a38:	4b7b      	ldr	r3, [pc, #492]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a3a:	6a1b      	ldr	r3, [r3, #32]
 8000a3c:	4a7a      	ldr	r2, [pc, #488]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a3e:	f043 0301 	orr.w	r3, r3, #1
 8000a42:	6213      	str	r3, [r2, #32]
 8000a44:	e02d      	b.n	8000aa2 <HAL_RCC_OscConfig+0x36e>
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	68db      	ldr	r3, [r3, #12]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d10c      	bne.n	8000a68 <HAL_RCC_OscConfig+0x334>
 8000a4e:	4b76      	ldr	r3, [pc, #472]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a50:	6a1b      	ldr	r3, [r3, #32]
 8000a52:	4a75      	ldr	r2, [pc, #468]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a54:	f023 0301 	bic.w	r3, r3, #1
 8000a58:	6213      	str	r3, [r2, #32]
 8000a5a:	4b73      	ldr	r3, [pc, #460]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a5c:	6a1b      	ldr	r3, [r3, #32]
 8000a5e:	4a72      	ldr	r2, [pc, #456]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a60:	f023 0304 	bic.w	r3, r3, #4
 8000a64:	6213      	str	r3, [r2, #32]
 8000a66:	e01c      	b.n	8000aa2 <HAL_RCC_OscConfig+0x36e>
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	68db      	ldr	r3, [r3, #12]
 8000a6c:	2b05      	cmp	r3, #5
 8000a6e:	d10c      	bne.n	8000a8a <HAL_RCC_OscConfig+0x356>
 8000a70:	4b6d      	ldr	r3, [pc, #436]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a72:	6a1b      	ldr	r3, [r3, #32]
 8000a74:	4a6c      	ldr	r2, [pc, #432]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a76:	f043 0304 	orr.w	r3, r3, #4
 8000a7a:	6213      	str	r3, [r2, #32]
 8000a7c:	4b6a      	ldr	r3, [pc, #424]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a7e:	6a1b      	ldr	r3, [r3, #32]
 8000a80:	4a69      	ldr	r2, [pc, #420]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a82:	f043 0301 	orr.w	r3, r3, #1
 8000a86:	6213      	str	r3, [r2, #32]
 8000a88:	e00b      	b.n	8000aa2 <HAL_RCC_OscConfig+0x36e>
 8000a8a:	4b67      	ldr	r3, [pc, #412]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a8c:	6a1b      	ldr	r3, [r3, #32]
 8000a8e:	4a66      	ldr	r2, [pc, #408]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a90:	f023 0301 	bic.w	r3, r3, #1
 8000a94:	6213      	str	r3, [r2, #32]
 8000a96:	4b64      	ldr	r3, [pc, #400]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a98:	6a1b      	ldr	r3, [r3, #32]
 8000a9a:	4a63      	ldr	r2, [pc, #396]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000a9c:	f023 0304 	bic.w	r3, r3, #4
 8000aa0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	68db      	ldr	r3, [r3, #12]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d015      	beq.n	8000ad6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000aaa:	f7ff fba7 	bl	80001fc <HAL_GetTick>
 8000aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ab0:	e00a      	b.n	8000ac8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ab2:	f7ff fba3 	bl	80001fc <HAL_GetTick>
 8000ab6:	4602      	mov	r2, r0
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	1ad3      	subs	r3, r2, r3
 8000abc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ac0:	4293      	cmp	r3, r2
 8000ac2:	d901      	bls.n	8000ac8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ac4:	2303      	movs	r3, #3
 8000ac6:	e0ab      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ac8:	4b57      	ldr	r3, [pc, #348]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000aca:	6a1b      	ldr	r3, [r3, #32]
 8000acc:	f003 0302 	and.w	r3, r3, #2
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d0ee      	beq.n	8000ab2 <HAL_RCC_OscConfig+0x37e>
 8000ad4:	e014      	b.n	8000b00 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ad6:	f7ff fb91 	bl	80001fc <HAL_GetTick>
 8000ada:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000adc:	e00a      	b.n	8000af4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ade:	f7ff fb8d 	bl	80001fc <HAL_GetTick>
 8000ae2:	4602      	mov	r2, r0
 8000ae4:	693b      	ldr	r3, [r7, #16]
 8000ae6:	1ad3      	subs	r3, r2, r3
 8000ae8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d901      	bls.n	8000af4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000af0:	2303      	movs	r3, #3
 8000af2:	e095      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000af4:	4b4c      	ldr	r3, [pc, #304]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000af6:	6a1b      	ldr	r3, [r3, #32]
 8000af8:	f003 0302 	and.w	r3, r3, #2
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d1ee      	bne.n	8000ade <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000b00:	7dfb      	ldrb	r3, [r7, #23]
 8000b02:	2b01      	cmp	r3, #1
 8000b04:	d105      	bne.n	8000b12 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b06:	4b48      	ldr	r3, [pc, #288]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000b08:	69db      	ldr	r3, [r3, #28]
 8000b0a:	4a47      	ldr	r2, [pc, #284]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000b0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000b10:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	69db      	ldr	r3, [r3, #28]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	f000 8081 	beq.w	8000c1e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b1c:	4b42      	ldr	r3, [pc, #264]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	f003 030c 	and.w	r3, r3, #12
 8000b24:	2b08      	cmp	r3, #8
 8000b26:	d061      	beq.n	8000bec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	69db      	ldr	r3, [r3, #28]
 8000b2c:	2b02      	cmp	r3, #2
 8000b2e:	d146      	bne.n	8000bbe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b30:	4b3f      	ldr	r3, [pc, #252]	; (8000c30 <HAL_RCC_OscConfig+0x4fc>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b36:	f7ff fb61 	bl	80001fc <HAL_GetTick>
 8000b3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b3c:	e008      	b.n	8000b50 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b3e:	f7ff fb5d 	bl	80001fc <HAL_GetTick>
 8000b42:	4602      	mov	r2, r0
 8000b44:	693b      	ldr	r3, [r7, #16]
 8000b46:	1ad3      	subs	r3, r2, r3
 8000b48:	2b02      	cmp	r3, #2
 8000b4a:	d901      	bls.n	8000b50 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	e067      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b50:	4b35      	ldr	r3, [pc, #212]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d1f0      	bne.n	8000b3e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	6a1b      	ldr	r3, [r3, #32]
 8000b60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b64:	d108      	bne.n	8000b78 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000b66:	4b30      	ldr	r3, [pc, #192]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	689b      	ldr	r3, [r3, #8]
 8000b72:	492d      	ldr	r1, [pc, #180]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000b74:	4313      	orrs	r3, r2
 8000b76:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b78:	4b2b      	ldr	r3, [pc, #172]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	6a19      	ldr	r1, [r3, #32]
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b88:	430b      	orrs	r3, r1
 8000b8a:	4927      	ldr	r1, [pc, #156]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000b90:	4b27      	ldr	r3, [pc, #156]	; (8000c30 <HAL_RCC_OscConfig+0x4fc>)
 8000b92:	2201      	movs	r2, #1
 8000b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b96:	f7ff fb31 	bl	80001fc <HAL_GetTick>
 8000b9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b9c:	e008      	b.n	8000bb0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b9e:	f7ff fb2d 	bl	80001fc <HAL_GetTick>
 8000ba2:	4602      	mov	r2, r0
 8000ba4:	693b      	ldr	r3, [r7, #16]
 8000ba6:	1ad3      	subs	r3, r2, r3
 8000ba8:	2b02      	cmp	r3, #2
 8000baa:	d901      	bls.n	8000bb0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000bac:	2303      	movs	r3, #3
 8000bae:	e037      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bb0:	4b1d      	ldr	r3, [pc, #116]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d0f0      	beq.n	8000b9e <HAL_RCC_OscConfig+0x46a>
 8000bbc:	e02f      	b.n	8000c1e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000bbe:	4b1c      	ldr	r3, [pc, #112]	; (8000c30 <HAL_RCC_OscConfig+0x4fc>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bc4:	f7ff fb1a 	bl	80001fc <HAL_GetTick>
 8000bc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bca:	e008      	b.n	8000bde <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bcc:	f7ff fb16 	bl	80001fc <HAL_GetTick>
 8000bd0:	4602      	mov	r2, r0
 8000bd2:	693b      	ldr	r3, [r7, #16]
 8000bd4:	1ad3      	subs	r3, r2, r3
 8000bd6:	2b02      	cmp	r3, #2
 8000bd8:	d901      	bls.n	8000bde <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000bda:	2303      	movs	r3, #3
 8000bdc:	e020      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bde:	4b12      	ldr	r3, [pc, #72]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d1f0      	bne.n	8000bcc <HAL_RCC_OscConfig+0x498>
 8000bea:	e018      	b.n	8000c1e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	69db      	ldr	r3, [r3, #28]
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d101      	bne.n	8000bf8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	e013      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000bf8:	4b0b      	ldr	r3, [pc, #44]	; (8000c28 <HAL_RCC_OscConfig+0x4f4>)
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6a1b      	ldr	r3, [r3, #32]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d106      	bne.n	8000c1a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c16:	429a      	cmp	r2, r3
 8000c18:	d001      	beq.n	8000c1e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e000      	b.n	8000c20 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000c1e:	2300      	movs	r3, #0
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3718      	adds	r7, #24
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	40021000 	.word	0x40021000
 8000c2c:	40007000 	.word	0x40007000
 8000c30:	42420060 	.word	0x42420060

08000c34 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d101      	bne.n	8000c48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c44:	2301      	movs	r3, #1
 8000c46:	e0d0      	b.n	8000dea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000c48:	4b6a      	ldr	r3, [pc, #424]	; (8000df4 <HAL_RCC_ClockConfig+0x1c0>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f003 0307 	and.w	r3, r3, #7
 8000c50:	683a      	ldr	r2, [r7, #0]
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d910      	bls.n	8000c78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c56:	4b67      	ldr	r3, [pc, #412]	; (8000df4 <HAL_RCC_ClockConfig+0x1c0>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	f023 0207 	bic.w	r2, r3, #7
 8000c5e:	4965      	ldr	r1, [pc, #404]	; (8000df4 <HAL_RCC_ClockConfig+0x1c0>)
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	4313      	orrs	r3, r2
 8000c64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c66:	4b63      	ldr	r3, [pc, #396]	; (8000df4 <HAL_RCC_ClockConfig+0x1c0>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f003 0307 	and.w	r3, r3, #7
 8000c6e:	683a      	ldr	r2, [r7, #0]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d001      	beq.n	8000c78 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000c74:	2301      	movs	r3, #1
 8000c76:	e0b8      	b.n	8000dea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f003 0302 	and.w	r3, r3, #2
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d020      	beq.n	8000cc6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f003 0304 	and.w	r3, r3, #4
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d005      	beq.n	8000c9c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c90:	4b59      	ldr	r3, [pc, #356]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	4a58      	ldr	r2, [pc, #352]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000c96:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000c9a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f003 0308 	and.w	r3, r3, #8
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d005      	beq.n	8000cb4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000ca8:	4b53      	ldr	r3, [pc, #332]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	4a52      	ldr	r2, [pc, #328]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000cae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000cb2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000cb4:	4b50      	ldr	r3, [pc, #320]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	689b      	ldr	r3, [r3, #8]
 8000cc0:	494d      	ldr	r1, [pc, #308]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d040      	beq.n	8000d54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d107      	bne.n	8000cea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cda:	4b47      	ldr	r3, [pc, #284]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d115      	bne.n	8000d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	e07f      	b.n	8000dea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	d107      	bne.n	8000d02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cf2:	4b41      	ldr	r3, [pc, #260]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d109      	bne.n	8000d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e073      	b.n	8000dea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d02:	4b3d      	ldr	r3, [pc, #244]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 0302 	and.w	r3, r3, #2
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d101      	bne.n	8000d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	e06b      	b.n	8000dea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d12:	4b39      	ldr	r3, [pc, #228]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	f023 0203 	bic.w	r2, r3, #3
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	4936      	ldr	r1, [pc, #216]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000d20:	4313      	orrs	r3, r2
 8000d22:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000d24:	f7ff fa6a 	bl	80001fc <HAL_GetTick>
 8000d28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d2a:	e00a      	b.n	8000d42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d2c:	f7ff fa66 	bl	80001fc <HAL_GetTick>
 8000d30:	4602      	mov	r2, r0
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d901      	bls.n	8000d42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d3e:	2303      	movs	r3, #3
 8000d40:	e053      	b.n	8000dea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d42:	4b2d      	ldr	r3, [pc, #180]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	f003 020c 	and.w	r2, r3, #12
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	009b      	lsls	r3, r3, #2
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d1eb      	bne.n	8000d2c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000d54:	4b27      	ldr	r3, [pc, #156]	; (8000df4 <HAL_RCC_ClockConfig+0x1c0>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f003 0307 	and.w	r3, r3, #7
 8000d5c:	683a      	ldr	r2, [r7, #0]
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	d210      	bcs.n	8000d84 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d62:	4b24      	ldr	r3, [pc, #144]	; (8000df4 <HAL_RCC_ClockConfig+0x1c0>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f023 0207 	bic.w	r2, r3, #7
 8000d6a:	4922      	ldr	r1, [pc, #136]	; (8000df4 <HAL_RCC_ClockConfig+0x1c0>)
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d72:	4b20      	ldr	r3, [pc, #128]	; (8000df4 <HAL_RCC_ClockConfig+0x1c0>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f003 0307 	and.w	r3, r3, #7
 8000d7a:	683a      	ldr	r2, [r7, #0]
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	d001      	beq.n	8000d84 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000d80:	2301      	movs	r3, #1
 8000d82:	e032      	b.n	8000dea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f003 0304 	and.w	r3, r3, #4
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d008      	beq.n	8000da2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d90:	4b19      	ldr	r3, [pc, #100]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	4916      	ldr	r1, [pc, #88]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f003 0308 	and.w	r3, r3, #8
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d009      	beq.n	8000dc2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000dae:	4b12      	ldr	r3, [pc, #72]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	691b      	ldr	r3, [r3, #16]
 8000dba:	00db      	lsls	r3, r3, #3
 8000dbc:	490e      	ldr	r1, [pc, #56]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000dc2:	f000 f821 	bl	8000e08 <HAL_RCC_GetSysClockFreq>
 8000dc6:	4602      	mov	r2, r0
 8000dc8:	4b0b      	ldr	r3, [pc, #44]	; (8000df8 <HAL_RCC_ClockConfig+0x1c4>)
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	091b      	lsrs	r3, r3, #4
 8000dce:	f003 030f 	and.w	r3, r3, #15
 8000dd2:	490a      	ldr	r1, [pc, #40]	; (8000dfc <HAL_RCC_ClockConfig+0x1c8>)
 8000dd4:	5ccb      	ldrb	r3, [r1, r3]
 8000dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8000dda:	4a09      	ldr	r2, [pc, #36]	; (8000e00 <HAL_RCC_ClockConfig+0x1cc>)
 8000ddc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000dde:	4b09      	ldr	r3, [pc, #36]	; (8000e04 <HAL_RCC_ClockConfig+0x1d0>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff f9c8 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 8000de8:	2300      	movs	r3, #0
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3710      	adds	r7, #16
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	40022000 	.word	0x40022000
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	08002fe4 	.word	0x08002fe4
 8000e00:	20000034 	.word	0x20000034
 8000e04:	20000000 	.word	0x20000000

08000e08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e08:	b490      	push	{r4, r7}
 8000e0a:	b08a      	sub	sp, #40	; 0x28
 8000e0c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000e0e:	4b2a      	ldr	r3, [pc, #168]	; (8000eb8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000e10:	1d3c      	adds	r4, r7, #4
 8000e12:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e14:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e18:	f240 2301 	movw	r3, #513	; 0x201
 8000e1c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	61fb      	str	r3, [r7, #28]
 8000e22:	2300      	movs	r3, #0
 8000e24:	61bb      	str	r3, [r7, #24]
 8000e26:	2300      	movs	r3, #0
 8000e28:	627b      	str	r3, [r7, #36]	; 0x24
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000e32:	4b22      	ldr	r3, [pc, #136]	; (8000ebc <HAL_RCC_GetSysClockFreq+0xb4>)
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000e38:	69fb      	ldr	r3, [r7, #28]
 8000e3a:	f003 030c 	and.w	r3, r3, #12
 8000e3e:	2b04      	cmp	r3, #4
 8000e40:	d002      	beq.n	8000e48 <HAL_RCC_GetSysClockFreq+0x40>
 8000e42:	2b08      	cmp	r3, #8
 8000e44:	d003      	beq.n	8000e4e <HAL_RCC_GetSysClockFreq+0x46>
 8000e46:	e02d      	b.n	8000ea4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000e48:	4b1d      	ldr	r3, [pc, #116]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e4a:	623b      	str	r3, [r7, #32]
      break;
 8000e4c:	e02d      	b.n	8000eaa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	0c9b      	lsrs	r3, r3, #18
 8000e52:	f003 030f 	and.w	r3, r3, #15
 8000e56:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e5a:	4413      	add	r3, r2
 8000e5c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000e60:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d013      	beq.n	8000e94 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e6c:	4b13      	ldr	r3, [pc, #76]	; (8000ebc <HAL_RCC_GetSysClockFreq+0xb4>)
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	0c5b      	lsrs	r3, r3, #17
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e7a:	4413      	add	r3, r2
 8000e7c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000e80:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	4a0e      	ldr	r2, [pc, #56]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e86:	fb02 f203 	mul.w	r2, r2, r3
 8000e8a:	69bb      	ldr	r3, [r7, #24]
 8000e8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e90:	627b      	str	r3, [r7, #36]	; 0x24
 8000e92:	e004      	b.n	8000e9e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	4a0b      	ldr	r2, [pc, #44]	; (8000ec4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000e98:	fb02 f303 	mul.w	r3, r2, r3
 8000e9c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea0:	623b      	str	r3, [r7, #32]
      break;
 8000ea2:	e002      	b.n	8000eaa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000ea4:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000ea6:	623b      	str	r3, [r7, #32]
      break;
 8000ea8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000eaa:	6a3b      	ldr	r3, [r7, #32]
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	3728      	adds	r7, #40	; 0x28
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bc90      	pop	{r4, r7}
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	08002fbc 	.word	0x08002fbc
 8000ebc:	40021000 	.word	0x40021000
 8000ec0:	007a1200 	.word	0x007a1200
 8000ec4:	003d0900 	.word	0x003d0900

08000ec8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000ecc:	4b02      	ldr	r3, [pc, #8]	; (8000ed8 <HAL_RCC_GetHCLKFreq+0x10>)
 8000ece:	681b      	ldr	r3, [r3, #0]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bc80      	pop	{r7}
 8000ed6:	4770      	bx	lr
 8000ed8:	20000034 	.word	0x20000034

08000edc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000ee0:	f7ff fff2 	bl	8000ec8 <HAL_RCC_GetHCLKFreq>
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	4b05      	ldr	r3, [pc, #20]	; (8000efc <HAL_RCC_GetPCLK1Freq+0x20>)
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	0a1b      	lsrs	r3, r3, #8
 8000eec:	f003 0307 	and.w	r3, r3, #7
 8000ef0:	4903      	ldr	r1, [pc, #12]	; (8000f00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000ef2:	5ccb      	ldrb	r3, [r1, r3]
 8000ef4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	40021000 	.word	0x40021000
 8000f00:	08002ff4 	.word	0x08002ff4

08000f04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000f08:	f7ff ffde 	bl	8000ec8 <HAL_RCC_GetHCLKFreq>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	4b05      	ldr	r3, [pc, #20]	; (8000f24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	0adb      	lsrs	r3, r3, #11
 8000f14:	f003 0307 	and.w	r3, r3, #7
 8000f18:	4903      	ldr	r1, [pc, #12]	; (8000f28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000f1a:	5ccb      	ldrb	r3, [r1, r3]
 8000f1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	40021000 	.word	0x40021000
 8000f28:	08002ff4 	.word	0x08002ff4

08000f2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b085      	sub	sp, #20
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000f34:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <RCC_Delay+0x34>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a0a      	ldr	r2, [pc, #40]	; (8000f64 <RCC_Delay+0x38>)
 8000f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f3e:	0a5b      	lsrs	r3, r3, #9
 8000f40:	687a      	ldr	r2, [r7, #4]
 8000f42:	fb02 f303 	mul.w	r3, r2, r3
 8000f46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000f48:	bf00      	nop
  }
  while (Delay --);
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	1e5a      	subs	r2, r3, #1
 8000f4e:	60fa      	str	r2, [r7, #12]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d1f9      	bne.n	8000f48 <RCC_Delay+0x1c>
}
 8000f54:	bf00      	nop
 8000f56:	bf00      	nop
 8000f58:	3714      	adds	r7, #20
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bc80      	pop	{r7}
 8000f5e:	4770      	bx	lr
 8000f60:	20000034 	.word	0x20000034
 8000f64:	10624dd3 	.word	0x10624dd3

08000f68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d101      	bne.n	8000f7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e041      	b.n	8000ffe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d106      	bne.n	8000f94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8000f8e:	6878      	ldr	r0, [r7, #4]
 8000f90:	f001 fa78 	bl	8002484 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2202      	movs	r2, #2
 8000f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	3304      	adds	r3, #4
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4610      	mov	r0, r2
 8000fa8:	f000 fc5a 	bl	8001860 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2201      	movs	r2, #1
 8000fb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2201      	movs	r2, #1
 8000fd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2201      	movs	r2, #1
 8000fe0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2201      	movs	r2, #1
 8000ff0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8000ffc:	2300      	movs	r3, #0
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
	...

08001008 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001008:	b480      	push	{r7}
 800100a:	b085      	sub	sp, #20
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001016:	b2db      	uxtb	r3, r3
 8001018:	2b01      	cmp	r3, #1
 800101a:	d001      	beq.n	8001020 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800101c:	2301      	movs	r3, #1
 800101e:	e03a      	b.n	8001096 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2202      	movs	r2, #2
 8001024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	68da      	ldr	r2, [r3, #12]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f042 0201 	orr.w	r2, r2, #1
 8001036:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a18      	ldr	r2, [pc, #96]	; (80010a0 <HAL_TIM_Base_Start_IT+0x98>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d00e      	beq.n	8001060 <HAL_TIM_Base_Start_IT+0x58>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800104a:	d009      	beq.n	8001060 <HAL_TIM_Base_Start_IT+0x58>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a14      	ldr	r2, [pc, #80]	; (80010a4 <HAL_TIM_Base_Start_IT+0x9c>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d004      	beq.n	8001060 <HAL_TIM_Base_Start_IT+0x58>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4a13      	ldr	r2, [pc, #76]	; (80010a8 <HAL_TIM_Base_Start_IT+0xa0>)
 800105c:	4293      	cmp	r3, r2
 800105e:	d111      	bne.n	8001084 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	f003 0307 	and.w	r3, r3, #7
 800106a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	2b06      	cmp	r3, #6
 8001070:	d010      	beq.n	8001094 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f042 0201 	orr.w	r2, r2, #1
 8001080:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001082:	e007      	b.n	8001094 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f042 0201 	orr.w	r2, r2, #1
 8001092:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001094:	2300      	movs	r3, #0
}
 8001096:	4618      	mov	r0, r3
 8001098:	3714      	adds	r7, #20
 800109a:	46bd      	mov	sp, r7
 800109c:	bc80      	pop	{r7}
 800109e:	4770      	bx	lr
 80010a0:	40012c00 	.word	0x40012c00
 80010a4:	40000400 	.word	0x40000400
 80010a8:	40000800 	.word	0x40000800

080010ac <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d101      	bne.n	80010be <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e041      	b.n	8001142 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d106      	bne.n	80010d8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2200      	movs	r2, #0
 80010ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f000 f839 	bl	800114a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2202      	movs	r2, #2
 80010dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	3304      	adds	r3, #4
 80010e8:	4619      	mov	r1, r3
 80010ea:	4610      	mov	r0, r2
 80010ec:	f000 fbb8 	bl	8001860 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2201      	movs	r2, #1
 80010f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2201      	movs	r2, #1
 80010fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2201      	movs	r2, #1
 8001104:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2201      	movs	r2, #1
 800110c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2201      	movs	r2, #1
 8001114:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2201      	movs	r2, #1
 800111c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2201      	movs	r2, #1
 8001124:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2201      	movs	r2, #1
 800112c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2201      	movs	r2, #1
 8001134:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2201      	movs	r2, #1
 800113c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001140:	2300      	movs	r3, #0
}
 8001142:	4618      	mov	r0, r3
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800114a:	b480      	push	{r7}
 800114c:	b083      	sub	sp, #12
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8001152:	bf00      	nop
 8001154:	370c      	adds	r7, #12
 8001156:	46bd      	mov	sp, r7
 8001158:	bc80      	pop	{r7}
 800115a:	4770      	bx	lr

0800115c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d104      	bne.n	8001176 <HAL_TIM_IC_Start_IT+0x1a>
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001172:	b2db      	uxtb	r3, r3
 8001174:	e013      	b.n	800119e <HAL_TIM_IC_Start_IT+0x42>
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	2b04      	cmp	r3, #4
 800117a:	d104      	bne.n	8001186 <HAL_TIM_IC_Start_IT+0x2a>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001182:	b2db      	uxtb	r3, r3
 8001184:	e00b      	b.n	800119e <HAL_TIM_IC_Start_IT+0x42>
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	2b08      	cmp	r3, #8
 800118a:	d104      	bne.n	8001196 <HAL_TIM_IC_Start_IT+0x3a>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001192:	b2db      	uxtb	r3, r3
 8001194:	e003      	b.n	800119e <HAL_TIM_IC_Start_IT+0x42>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800119c:	b2db      	uxtb	r3, r3
 800119e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d104      	bne.n	80011b0 <HAL_TIM_IC_Start_IT+0x54>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	e013      	b.n	80011d8 <HAL_TIM_IC_Start_IT+0x7c>
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	2b04      	cmp	r3, #4
 80011b4:	d104      	bne.n	80011c0 <HAL_TIM_IC_Start_IT+0x64>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	e00b      	b.n	80011d8 <HAL_TIM_IC_Start_IT+0x7c>
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	2b08      	cmp	r3, #8
 80011c4:	d104      	bne.n	80011d0 <HAL_TIM_IC_Start_IT+0x74>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	e003      	b.n	80011d8 <HAL_TIM_IC_Start_IT+0x7c>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80011da:	7bfb      	ldrb	r3, [r7, #15]
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d102      	bne.n	80011e6 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80011e0:	7bbb      	ldrb	r3, [r7, #14]
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d001      	beq.n	80011ea <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
 80011e8:	e0b3      	b.n	8001352 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d104      	bne.n	80011fa <HAL_TIM_IC_Start_IT+0x9e>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2202      	movs	r2, #2
 80011f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80011f8:	e013      	b.n	8001222 <HAL_TIM_IC_Start_IT+0xc6>
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	2b04      	cmp	r3, #4
 80011fe:	d104      	bne.n	800120a <HAL_TIM_IC_Start_IT+0xae>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2202      	movs	r2, #2
 8001204:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001208:	e00b      	b.n	8001222 <HAL_TIM_IC_Start_IT+0xc6>
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	2b08      	cmp	r3, #8
 800120e:	d104      	bne.n	800121a <HAL_TIM_IC_Start_IT+0xbe>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2202      	movs	r2, #2
 8001214:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001218:	e003      	b.n	8001222 <HAL_TIM_IC_Start_IT+0xc6>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2202      	movs	r2, #2
 800121e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d104      	bne.n	8001232 <HAL_TIM_IC_Start_IT+0xd6>
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2202      	movs	r2, #2
 800122c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001230:	e013      	b.n	800125a <HAL_TIM_IC_Start_IT+0xfe>
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	2b04      	cmp	r3, #4
 8001236:	d104      	bne.n	8001242 <HAL_TIM_IC_Start_IT+0xe6>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2202      	movs	r2, #2
 800123c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001240:	e00b      	b.n	800125a <HAL_TIM_IC_Start_IT+0xfe>
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	2b08      	cmp	r3, #8
 8001246:	d104      	bne.n	8001252 <HAL_TIM_IC_Start_IT+0xf6>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2202      	movs	r2, #2
 800124c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001250:	e003      	b.n	800125a <HAL_TIM_IC_Start_IT+0xfe>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2202      	movs	r2, #2
 8001256:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	2b0c      	cmp	r3, #12
 800125e:	d841      	bhi.n	80012e4 <HAL_TIM_IC_Start_IT+0x188>
 8001260:	a201      	add	r2, pc, #4	; (adr r2, 8001268 <HAL_TIM_IC_Start_IT+0x10c>)
 8001262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001266:	bf00      	nop
 8001268:	0800129d 	.word	0x0800129d
 800126c:	080012e5 	.word	0x080012e5
 8001270:	080012e5 	.word	0x080012e5
 8001274:	080012e5 	.word	0x080012e5
 8001278:	080012af 	.word	0x080012af
 800127c:	080012e5 	.word	0x080012e5
 8001280:	080012e5 	.word	0x080012e5
 8001284:	080012e5 	.word	0x080012e5
 8001288:	080012c1 	.word	0x080012c1
 800128c:	080012e5 	.word	0x080012e5
 8001290:	080012e5 	.word	0x080012e5
 8001294:	080012e5 	.word	0x080012e5
 8001298:	080012d3 	.word	0x080012d3
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	68da      	ldr	r2, [r3, #12]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f042 0202 	orr.w	r2, r2, #2
 80012aa:	60da      	str	r2, [r3, #12]
      break;
 80012ac:	e01b      	b.n	80012e6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	68da      	ldr	r2, [r3, #12]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f042 0204 	orr.w	r2, r2, #4
 80012bc:	60da      	str	r2, [r3, #12]
      break;
 80012be:	e012      	b.n	80012e6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	68da      	ldr	r2, [r3, #12]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f042 0208 	orr.w	r2, r2, #8
 80012ce:	60da      	str	r2, [r3, #12]
      break;
 80012d0:	e009      	b.n	80012e6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	68da      	ldr	r2, [r3, #12]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f042 0210 	orr.w	r2, r2, #16
 80012e0:	60da      	str	r2, [r3, #12]
      break;
 80012e2:	e000      	b.n	80012e6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80012e4:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	2201      	movs	r2, #1
 80012ec:	6839      	ldr	r1, [r7, #0]
 80012ee:	4618      	mov	r0, r3
 80012f0:	f000 fcbb 	bl	8001c6a <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a18      	ldr	r2, [pc, #96]	; (800135c <HAL_TIM_IC_Start_IT+0x200>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d00e      	beq.n	800131c <HAL_TIM_IC_Start_IT+0x1c0>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001306:	d009      	beq.n	800131c <HAL_TIM_IC_Start_IT+0x1c0>
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a14      	ldr	r2, [pc, #80]	; (8001360 <HAL_TIM_IC_Start_IT+0x204>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d004      	beq.n	800131c <HAL_TIM_IC_Start_IT+0x1c0>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a13      	ldr	r2, [pc, #76]	; (8001364 <HAL_TIM_IC_Start_IT+0x208>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d111      	bne.n	8001340 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	f003 0307 	and.w	r3, r3, #7
 8001326:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	2b06      	cmp	r3, #6
 800132c:	d010      	beq.n	8001350 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f042 0201 	orr.w	r2, r2, #1
 800133c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800133e:	e007      	b.n	8001350 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f042 0201 	orr.w	r2, r2, #1
 800134e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001350:	2300      	movs	r3, #0
}
 8001352:	4618      	mov	r0, r3
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	40012c00 	.word	0x40012c00
 8001360:	40000400 	.word	0x40000400
 8001364:	40000800 	.word	0x40000800

08001368 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	691b      	ldr	r3, [r3, #16]
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	2b02      	cmp	r3, #2
 800137c:	d122      	bne.n	80013c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	f003 0302 	and.w	r3, r3, #2
 8001388:	2b02      	cmp	r3, #2
 800138a:	d11b      	bne.n	80013c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f06f 0202 	mvn.w	r2, #2
 8001394:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2201      	movs	r2, #1
 800139a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	699b      	ldr	r3, [r3, #24]
 80013a2:	f003 0303 	and.w	r3, r3, #3
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d003      	beq.n	80013b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f000 ffc2 	bl	8002334 <HAL_TIM_IC_CaptureCallback>
 80013b0:	e005      	b.n	80013be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	f000 fa38 	bl	8001828 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f000 fa3e 	bl	800183a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2200      	movs	r2, #0
 80013c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	691b      	ldr	r3, [r3, #16]
 80013ca:	f003 0304 	and.w	r3, r3, #4
 80013ce:	2b04      	cmp	r3, #4
 80013d0:	d122      	bne.n	8001418 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	f003 0304 	and.w	r3, r3, #4
 80013dc:	2b04      	cmp	r3, #4
 80013de:	d11b      	bne.n	8001418 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f06f 0204 	mvn.w	r2, #4
 80013e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2202      	movs	r2, #2
 80013ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	699b      	ldr	r3, [r3, #24]
 80013f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d003      	beq.n	8001406 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f000 ff98 	bl	8002334 <HAL_TIM_IC_CaptureCallback>
 8001404:	e005      	b.n	8001412 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f000 fa0e 	bl	8001828 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f000 fa14 	bl	800183a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2200      	movs	r2, #0
 8001416:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	691b      	ldr	r3, [r3, #16]
 800141e:	f003 0308 	and.w	r3, r3, #8
 8001422:	2b08      	cmp	r3, #8
 8001424:	d122      	bne.n	800146c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	f003 0308 	and.w	r3, r3, #8
 8001430:	2b08      	cmp	r3, #8
 8001432:	d11b      	bne.n	800146c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f06f 0208 	mvn.w	r2, #8
 800143c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2204      	movs	r2, #4
 8001442:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	69db      	ldr	r3, [r3, #28]
 800144a:	f003 0303 	and.w	r3, r3, #3
 800144e:	2b00      	cmp	r3, #0
 8001450:	d003      	beq.n	800145a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f000 ff6e 	bl	8002334 <HAL_TIM_IC_CaptureCallback>
 8001458:	e005      	b.n	8001466 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f000 f9e4 	bl	8001828 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f000 f9ea 	bl	800183a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2200      	movs	r2, #0
 800146a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	691b      	ldr	r3, [r3, #16]
 8001472:	f003 0310 	and.w	r3, r3, #16
 8001476:	2b10      	cmp	r3, #16
 8001478:	d122      	bne.n	80014c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	f003 0310 	and.w	r3, r3, #16
 8001484:	2b10      	cmp	r3, #16
 8001486:	d11b      	bne.n	80014c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f06f 0210 	mvn.w	r2, #16
 8001490:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2208      	movs	r2, #8
 8001496:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	69db      	ldr	r3, [r3, #28]
 800149e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d003      	beq.n	80014ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f000 ff44 	bl	8002334 <HAL_TIM_IC_CaptureCallback>
 80014ac:	e005      	b.n	80014ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f000 f9ba 	bl	8001828 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f000 f9c0 	bl	800183a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2200      	movs	r2, #0
 80014be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	691b      	ldr	r3, [r3, #16]
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d10e      	bne.n	80014ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	68db      	ldr	r3, [r3, #12]
 80014d4:	f003 0301 	and.w	r3, r3, #1
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d107      	bne.n	80014ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f06f 0201 	mvn.w	r2, #1
 80014e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f000 ff82 	bl	80023f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	691b      	ldr	r3, [r3, #16]
 80014f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014f6:	2b80      	cmp	r3, #128	; 0x80
 80014f8:	d10e      	bne.n	8001518 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001504:	2b80      	cmp	r3, #128	; 0x80
 8001506:	d107      	bne.n	8001518 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001510:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f000 fc35 	bl	8001d82 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	691b      	ldr	r3, [r3, #16]
 800151e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001522:	2b40      	cmp	r3, #64	; 0x40
 8001524:	d10e      	bne.n	8001544 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001530:	2b40      	cmp	r3, #64	; 0x40
 8001532:	d107      	bne.n	8001544 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800153c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f000 f984 	bl	800184c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	691b      	ldr	r3, [r3, #16]
 800154a:	f003 0320 	and.w	r3, r3, #32
 800154e:	2b20      	cmp	r3, #32
 8001550:	d10e      	bne.n	8001570 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	f003 0320 	and.w	r3, r3, #32
 800155c:	2b20      	cmp	r3, #32
 800155e:	d107      	bne.n	8001570 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f06f 0220 	mvn.w	r2, #32
 8001568:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f000 fc00 	bl	8001d70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001570:	bf00      	nop
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	60f8      	str	r0, [r7, #12]
 8001580:	60b9      	str	r1, [r7, #8]
 8001582:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800158a:	2b01      	cmp	r3, #1
 800158c:	d101      	bne.n	8001592 <HAL_TIM_IC_ConfigChannel+0x1a>
 800158e:	2302      	movs	r3, #2
 8001590:	e082      	b.n	8001698 <HAL_TIM_IC_ConfigChannel+0x120>
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	2201      	movs	r2, #1
 8001596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d11b      	bne.n	80015d8 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	6818      	ldr	r0, [r3, #0]
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	6819      	ldr	r1, [r3, #0]
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	685a      	ldr	r2, [r3, #4]
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	f000 f9b8 	bl	8001924 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	699a      	ldr	r2, [r3, #24]
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f022 020c 	bic.w	r2, r2, #12
 80015c2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	6999      	ldr	r1, [r3, #24]
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	689a      	ldr	r2, [r3, #8]
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	430a      	orrs	r2, r1
 80015d4:	619a      	str	r2, [r3, #24]
 80015d6:	e05a      	b.n	800168e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2b04      	cmp	r3, #4
 80015dc:	d11c      	bne.n	8001618 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	6818      	ldr	r0, [r3, #0]
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	6819      	ldr	r1, [r3, #0]
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	685a      	ldr	r2, [r3, #4]
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	68db      	ldr	r3, [r3, #12]
 80015ee:	f000 fa21 	bl	8001a34 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	699a      	ldr	r2, [r3, #24]
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001600:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	6999      	ldr	r1, [r3, #24]
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	021a      	lsls	r2, r3, #8
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	430a      	orrs	r2, r1
 8001614:	619a      	str	r2, [r3, #24]
 8001616:	e03a      	b.n	800168e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2b08      	cmp	r3, #8
 800161c:	d11b      	bne.n	8001656 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	6818      	ldr	r0, [r3, #0]
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	6819      	ldr	r1, [r3, #0]
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	685a      	ldr	r2, [r3, #4]
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	f000 fa6c 	bl	8001b0a <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	69da      	ldr	r2, [r3, #28]
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f022 020c 	bic.w	r2, r2, #12
 8001640:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	69d9      	ldr	r1, [r3, #28]
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	689a      	ldr	r2, [r3, #8]
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	430a      	orrs	r2, r1
 8001652:	61da      	str	r2, [r3, #28]
 8001654:	e01b      	b.n	800168e <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	6818      	ldr	r0, [r3, #0]
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	6819      	ldr	r1, [r3, #0]
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	685a      	ldr	r2, [r3, #4]
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	68db      	ldr	r3, [r3, #12]
 8001666:	f000 fa8b 	bl	8001b80 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	69da      	ldr	r2, [r3, #28]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001678:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	69d9      	ldr	r1, [r3, #28]
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	021a      	lsls	r2, r3, #8
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	430a      	orrs	r2, r1
 800168c:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	2200      	movs	r2, #0
 8001692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001696:	2300      	movs	r3, #0
}
 8001698:	4618      	mov	r0, r3
 800169a:	3710      	adds	r7, #16
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}

080016a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d101      	bne.n	80016b8 <HAL_TIM_ConfigClockSource+0x18>
 80016b4:	2302      	movs	r3, #2
 80016b6:	e0b3      	b.n	8001820 <HAL_TIM_ConfigClockSource+0x180>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2201      	movs	r2, #1
 80016bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2202      	movs	r2, #2
 80016c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80016d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80016de:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	68fa      	ldr	r2, [r7, #12]
 80016e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80016f0:	d03e      	beq.n	8001770 <HAL_TIM_ConfigClockSource+0xd0>
 80016f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80016f6:	f200 8087 	bhi.w	8001808 <HAL_TIM_ConfigClockSource+0x168>
 80016fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016fe:	f000 8085 	beq.w	800180c <HAL_TIM_ConfigClockSource+0x16c>
 8001702:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001706:	d87f      	bhi.n	8001808 <HAL_TIM_ConfigClockSource+0x168>
 8001708:	2b70      	cmp	r3, #112	; 0x70
 800170a:	d01a      	beq.n	8001742 <HAL_TIM_ConfigClockSource+0xa2>
 800170c:	2b70      	cmp	r3, #112	; 0x70
 800170e:	d87b      	bhi.n	8001808 <HAL_TIM_ConfigClockSource+0x168>
 8001710:	2b60      	cmp	r3, #96	; 0x60
 8001712:	d050      	beq.n	80017b6 <HAL_TIM_ConfigClockSource+0x116>
 8001714:	2b60      	cmp	r3, #96	; 0x60
 8001716:	d877      	bhi.n	8001808 <HAL_TIM_ConfigClockSource+0x168>
 8001718:	2b50      	cmp	r3, #80	; 0x50
 800171a:	d03c      	beq.n	8001796 <HAL_TIM_ConfigClockSource+0xf6>
 800171c:	2b50      	cmp	r3, #80	; 0x50
 800171e:	d873      	bhi.n	8001808 <HAL_TIM_ConfigClockSource+0x168>
 8001720:	2b40      	cmp	r3, #64	; 0x40
 8001722:	d058      	beq.n	80017d6 <HAL_TIM_ConfigClockSource+0x136>
 8001724:	2b40      	cmp	r3, #64	; 0x40
 8001726:	d86f      	bhi.n	8001808 <HAL_TIM_ConfigClockSource+0x168>
 8001728:	2b30      	cmp	r3, #48	; 0x30
 800172a:	d064      	beq.n	80017f6 <HAL_TIM_ConfigClockSource+0x156>
 800172c:	2b30      	cmp	r3, #48	; 0x30
 800172e:	d86b      	bhi.n	8001808 <HAL_TIM_ConfigClockSource+0x168>
 8001730:	2b20      	cmp	r3, #32
 8001732:	d060      	beq.n	80017f6 <HAL_TIM_ConfigClockSource+0x156>
 8001734:	2b20      	cmp	r3, #32
 8001736:	d867      	bhi.n	8001808 <HAL_TIM_ConfigClockSource+0x168>
 8001738:	2b00      	cmp	r3, #0
 800173a:	d05c      	beq.n	80017f6 <HAL_TIM_ConfigClockSource+0x156>
 800173c:	2b10      	cmp	r3, #16
 800173e:	d05a      	beq.n	80017f6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8001740:	e062      	b.n	8001808 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6818      	ldr	r0, [r3, #0]
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	6899      	ldr	r1, [r3, #8]
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	685a      	ldr	r2, [r3, #4]
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	f000 fa6b 	bl	8001c2c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001764:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	68fa      	ldr	r2, [r7, #12]
 800176c:	609a      	str	r2, [r3, #8]
      break;
 800176e:	e04e      	b.n	800180e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6818      	ldr	r0, [r3, #0]
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	6899      	ldr	r1, [r3, #8]
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685a      	ldr	r2, [r3, #4]
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	f000 fa54 	bl	8001c2c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	689a      	ldr	r2, [r3, #8]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001792:	609a      	str	r2, [r3, #8]
      break;
 8001794:	e03b      	b.n	800180e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6818      	ldr	r0, [r3, #0]
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	6859      	ldr	r1, [r3, #4]
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	68db      	ldr	r3, [r3, #12]
 80017a2:	461a      	mov	r2, r3
 80017a4:	f000 f918 	bl	80019d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2150      	movs	r1, #80	; 0x50
 80017ae:	4618      	mov	r0, r3
 80017b0:	f000 fa22 	bl	8001bf8 <TIM_ITRx_SetConfig>
      break;
 80017b4:	e02b      	b.n	800180e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6818      	ldr	r0, [r3, #0]
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	6859      	ldr	r1, [r3, #4]
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	68db      	ldr	r3, [r3, #12]
 80017c2:	461a      	mov	r2, r3
 80017c4:	f000 f972 	bl	8001aac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	2160      	movs	r1, #96	; 0x60
 80017ce:	4618      	mov	r0, r3
 80017d0:	f000 fa12 	bl	8001bf8 <TIM_ITRx_SetConfig>
      break;
 80017d4:	e01b      	b.n	800180e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6818      	ldr	r0, [r3, #0]
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	6859      	ldr	r1, [r3, #4]
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	68db      	ldr	r3, [r3, #12]
 80017e2:	461a      	mov	r2, r3
 80017e4:	f000 f8f8 	bl	80019d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2140      	movs	r1, #64	; 0x40
 80017ee:	4618      	mov	r0, r3
 80017f0:	f000 fa02 	bl	8001bf8 <TIM_ITRx_SetConfig>
      break;
 80017f4:	e00b      	b.n	800180e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4619      	mov	r1, r3
 8001800:	4610      	mov	r0, r2
 8001802:	f000 f9f9 	bl	8001bf8 <TIM_ITRx_SetConfig>
        break;
 8001806:	e002      	b.n	800180e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001808:	bf00      	nop
 800180a:	e000      	b.n	800180e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800180c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2201      	movs	r2, #1
 8001812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800181e:	2300      	movs	r3, #0
}
 8001820:	4618      	mov	r0, r3
 8001822:	3710      	adds	r7, #16
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001830:	bf00      	nop
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	bc80      	pop	{r7}
 8001838:	4770      	bx	lr

0800183a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800183a:	b480      	push	{r7}
 800183c:	b083      	sub	sp, #12
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001842:	bf00      	nop
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	bc80      	pop	{r7}
 800184a:	4770      	bx	lr

0800184c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001854:	bf00      	nop
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	bc80      	pop	{r7}
 800185c:	4770      	bx	lr
	...

08001860 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001860:	b480      	push	{r7}
 8001862:	b085      	sub	sp, #20
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4a29      	ldr	r2, [pc, #164]	; (8001918 <TIM_Base_SetConfig+0xb8>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d00b      	beq.n	8001890 <TIM_Base_SetConfig+0x30>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800187e:	d007      	beq.n	8001890 <TIM_Base_SetConfig+0x30>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	4a26      	ldr	r2, [pc, #152]	; (800191c <TIM_Base_SetConfig+0xbc>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d003      	beq.n	8001890 <TIM_Base_SetConfig+0x30>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	4a25      	ldr	r2, [pc, #148]	; (8001920 <TIM_Base_SetConfig+0xc0>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d108      	bne.n	80018a2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001896:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	68fa      	ldr	r2, [r7, #12]
 800189e:	4313      	orrs	r3, r2
 80018a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a1c      	ldr	r2, [pc, #112]	; (8001918 <TIM_Base_SetConfig+0xb8>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d00b      	beq.n	80018c2 <TIM_Base_SetConfig+0x62>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018b0:	d007      	beq.n	80018c2 <TIM_Base_SetConfig+0x62>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4a19      	ldr	r2, [pc, #100]	; (800191c <TIM_Base_SetConfig+0xbc>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d003      	beq.n	80018c2 <TIM_Base_SetConfig+0x62>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a18      	ldr	r2, [pc, #96]	; (8001920 <TIM_Base_SetConfig+0xc0>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d108      	bne.n	80018d4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	68fa      	ldr	r2, [r7, #12]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	695b      	ldr	r3, [r3, #20]
 80018de:	4313      	orrs	r3, r2
 80018e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	68fa      	ldr	r2, [r7, #12]
 80018e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	689a      	ldr	r2, [r3, #8]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	4a07      	ldr	r2, [pc, #28]	; (8001918 <TIM_Base_SetConfig+0xb8>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d103      	bne.n	8001908 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	691a      	ldr	r2, [r3, #16]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2201      	movs	r2, #1
 800190c:	615a      	str	r2, [r3, #20]
}
 800190e:	bf00      	nop
 8001910:	3714      	adds	r7, #20
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr
 8001918:	40012c00 	.word	0x40012c00
 800191c:	40000400 	.word	0x40000400
 8001920:	40000800 	.word	0x40000800

08001924 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8001924:	b480      	push	{r7}
 8001926:	b087      	sub	sp, #28
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	607a      	str	r2, [r7, #4]
 8001930:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	6a1b      	ldr	r3, [r3, #32]
 8001936:	f023 0201 	bic.w	r2, r3, #1
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	699b      	ldr	r3, [r3, #24]
 8001942:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	6a1b      	ldr	r3, [r3, #32]
 8001948:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	4a1f      	ldr	r2, [pc, #124]	; (80019cc <TIM_TI1_SetConfig+0xa8>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d00b      	beq.n	800196a <TIM_TI1_SetConfig+0x46>
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001958:	d007      	beq.n	800196a <TIM_TI1_SetConfig+0x46>
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	4a1c      	ldr	r2, [pc, #112]	; (80019d0 <TIM_TI1_SetConfig+0xac>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d003      	beq.n	800196a <TIM_TI1_SetConfig+0x46>
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	4a1b      	ldr	r2, [pc, #108]	; (80019d4 <TIM_TI1_SetConfig+0xb0>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d101      	bne.n	800196e <TIM_TI1_SetConfig+0x4a>
 800196a:	2301      	movs	r3, #1
 800196c:	e000      	b.n	8001970 <TIM_TI1_SetConfig+0x4c>
 800196e:	2300      	movs	r3, #0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d008      	beq.n	8001986 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	f023 0303 	bic.w	r3, r3, #3
 800197a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800197c:	697a      	ldr	r2, [r7, #20]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4313      	orrs	r3, r2
 8001982:	617b      	str	r3, [r7, #20]
 8001984:	e003      	b.n	800198e <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001994:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	011b      	lsls	r3, r3, #4
 800199a:	b2db      	uxtb	r3, r3
 800199c:	697a      	ldr	r2, [r7, #20]
 800199e:	4313      	orrs	r3, r2
 80019a0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	f023 030a 	bic.w	r3, r3, #10
 80019a8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	f003 030a 	and.w	r3, r3, #10
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	4313      	orrs	r3, r2
 80019b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	697a      	ldr	r2, [r7, #20]
 80019ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	621a      	str	r2, [r3, #32]
}
 80019c2:	bf00      	nop
 80019c4:	371c      	adds	r7, #28
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr
 80019cc:	40012c00 	.word	0x40012c00
 80019d0:	40000400 	.word	0x40000400
 80019d4:	40000800 	.word	0x40000800

080019d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80019d8:	b480      	push	{r7}
 80019da:	b087      	sub	sp, #28
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	6a1b      	ldr	r3, [r3, #32]
 80019e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	6a1b      	ldr	r3, [r3, #32]
 80019ee:	f023 0201 	bic.w	r2, r3, #1
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	699b      	ldr	r3, [r3, #24]
 80019fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001a02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	011b      	lsls	r3, r3, #4
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	f023 030a 	bic.w	r3, r3, #10
 8001a14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001a16:	697a      	ldr	r2, [r7, #20]
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	697a      	ldr	r2, [r7, #20]
 8001a28:	621a      	str	r2, [r3, #32]
}
 8001a2a:	bf00      	nop
 8001a2c:	371c      	adds	r7, #28
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bc80      	pop	{r7}
 8001a32:	4770      	bx	lr

08001a34 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b087      	sub	sp, #28
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	60b9      	str	r1, [r7, #8]
 8001a3e:	607a      	str	r2, [r7, #4]
 8001a40:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	6a1b      	ldr	r3, [r3, #32]
 8001a46:	f023 0210 	bic.w	r2, r3, #16
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	699b      	ldr	r3, [r3, #24]
 8001a52:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	6a1b      	ldr	r3, [r3, #32]
 8001a58:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a60:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	021b      	lsls	r3, r3, #8
 8001a66:	697a      	ldr	r2, [r7, #20]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001a72:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	031b      	lsls	r3, r3, #12
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	697a      	ldr	r2, [r7, #20]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001a86:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	011b      	lsls	r3, r3, #4
 8001a8c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8001a90:	693a      	ldr	r2, [r7, #16]
 8001a92:	4313      	orrs	r3, r2
 8001a94:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	697a      	ldr	r2, [r7, #20]
 8001a9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	693a      	ldr	r2, [r7, #16]
 8001aa0:	621a      	str	r2, [r3, #32]
}
 8001aa2:	bf00      	nop
 8001aa4:	371c      	adds	r7, #28
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	4770      	bx	lr

08001aac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b087      	sub	sp, #28
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	6a1b      	ldr	r3, [r3, #32]
 8001abc:	f023 0210 	bic.w	r2, r3, #16
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	699b      	ldr	r3, [r3, #24]
 8001ac8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	6a1b      	ldr	r3, [r3, #32]
 8001ace:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001ad6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	031b      	lsls	r3, r3, #12
 8001adc:	697a      	ldr	r2, [r7, #20]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001ae8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	011b      	lsls	r3, r3, #4
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	697a      	ldr	r2, [r7, #20]
 8001af8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	693a      	ldr	r2, [r7, #16]
 8001afe:	621a      	str	r2, [r3, #32]
}
 8001b00:	bf00      	nop
 8001b02:	371c      	adds	r7, #28
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bc80      	pop	{r7}
 8001b08:	4770      	bx	lr

08001b0a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	b087      	sub	sp, #28
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	60f8      	str	r0, [r7, #12]
 8001b12:	60b9      	str	r1, [r7, #8]
 8001b14:	607a      	str	r2, [r7, #4]
 8001b16:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	6a1b      	ldr	r3, [r3, #32]
 8001b1c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	69db      	ldr	r3, [r3, #28]
 8001b28:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	6a1b      	ldr	r3, [r3, #32]
 8001b2e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	f023 0303 	bic.w	r3, r3, #3
 8001b36:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8001b38:	697a      	ldr	r2, [r7, #20]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001b46:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	011b      	lsls	r3, r3, #4
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	697a      	ldr	r2, [r7, #20]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001b5a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	021b      	lsls	r3, r3, #8
 8001b60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b64:	693a      	ldr	r2, [r7, #16]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	697a      	ldr	r2, [r7, #20]
 8001b6e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	621a      	str	r2, [r3, #32]
}
 8001b76:	bf00      	nop
 8001b78:	371c      	adds	r7, #28
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr

08001b80 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b087      	sub	sp, #28
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	607a      	str	r2, [r7, #4]
 8001b8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	6a1b      	ldr	r3, [r3, #32]
 8001b92:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	6a1b      	ldr	r3, [r3, #32]
 8001ba4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	021b      	lsls	r3, r3, #8
 8001bb2:	697a      	ldr	r2, [r7, #20]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001bbe:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	031b      	lsls	r3, r3, #12
 8001bc4:	b29b      	uxth	r3, r3
 8001bc6:	697a      	ldr	r2, [r7, #20]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001bd2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	031b      	lsls	r3, r3, #12
 8001bd8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001bdc:	693a      	ldr	r2, [r7, #16]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	697a      	ldr	r2, [r7, #20]
 8001be6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	693a      	ldr	r2, [r7, #16]
 8001bec:	621a      	str	r2, [r3, #32]
}
 8001bee:	bf00      	nop
 8001bf0:	371c      	adds	r7, #28
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr

08001bf8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b085      	sub	sp, #20
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c0e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001c10:	683a      	ldr	r2, [r7, #0]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	f043 0307 	orr.w	r3, r3, #7
 8001c1a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	609a      	str	r2, [r3, #8]
}
 8001c22:	bf00      	nop
 8001c24:	3714      	adds	r7, #20
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bc80      	pop	{r7}
 8001c2a:	4770      	bx	lr

08001c2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b087      	sub	sp, #28
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	60b9      	str	r1, [r7, #8]
 8001c36:	607a      	str	r2, [r7, #4]
 8001c38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001c46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	021a      	lsls	r2, r3, #8
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	431a      	orrs	r2, r3
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	697a      	ldr	r2, [r7, #20]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	697a      	ldr	r2, [r7, #20]
 8001c5e:	609a      	str	r2, [r3, #8]
}
 8001c60:	bf00      	nop
 8001c62:	371c      	adds	r7, #28
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bc80      	pop	{r7}
 8001c68:	4770      	bx	lr

08001c6a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001c6a:	b480      	push	{r7}
 8001c6c:	b087      	sub	sp, #28
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	60f8      	str	r0, [r7, #12]
 8001c72:	60b9      	str	r1, [r7, #8]
 8001c74:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	f003 031f 	and.w	r3, r3, #31
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	6a1a      	ldr	r2, [r3, #32]
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	401a      	ands	r2, r3
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	6a1a      	ldr	r2, [r3, #32]
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	f003 031f 	and.w	r3, r3, #31
 8001c9c:	6879      	ldr	r1, [r7, #4]
 8001c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca2:	431a      	orrs	r2, r3
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	621a      	str	r2, [r3, #32]
}
 8001ca8:	bf00      	nop
 8001caa:	371c      	adds	r7, #28
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bc80      	pop	{r7}
 8001cb0:	4770      	bx	lr
	...

08001cb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d101      	bne.n	8001ccc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001cc8:	2302      	movs	r3, #2
 8001cca:	e046      	b.n	8001d5a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2201      	movs	r2, #1
 8001cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2202      	movs	r2, #2
 8001cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001cf2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	68fa      	ldr	r2, [r7, #12]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	68fa      	ldr	r2, [r7, #12]
 8001d04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a16      	ldr	r2, [pc, #88]	; (8001d64 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d00e      	beq.n	8001d2e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d18:	d009      	beq.n	8001d2e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a12      	ldr	r2, [pc, #72]	; (8001d68 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d004      	beq.n	8001d2e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a10      	ldr	r2, [pc, #64]	; (8001d6c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d10c      	bne.n	8001d48 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001d34:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	68ba      	ldr	r2, [r7, #8]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	68ba      	ldr	r2, [r7, #8]
 8001d46:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3714      	adds	r7, #20
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bc80      	pop	{r7}
 8001d62:	4770      	bx	lr
 8001d64:	40012c00 	.word	0x40012c00
 8001d68:	40000400 	.word	0x40000400
 8001d6c:	40000800 	.word	0x40000800

08001d70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bc80      	pop	{r7}
 8001d80:	4770      	bx	lr

08001d82 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001d82:	b480      	push	{r7}
 8001d84:	b083      	sub	sp, #12
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bc80      	pop	{r7}
 8001d92:	4770      	bx	lr

08001d94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d101      	bne.n	8001da6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e03f      	b.n	8001e26 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d106      	bne.n	8001dc0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f000 fba6 	bl	800250c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2224      	movs	r2, #36	; 0x24
 8001dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	68da      	ldr	r2, [r3, #12]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001dd6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f000 f905 	bl	8001fe8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	691a      	ldr	r2, [r3, #16]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001dec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	695a      	ldr	r2, [r3, #20]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001dfc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	68da      	ldr	r2, [r3, #12]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2220      	movs	r2, #32
 8001e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2220      	movs	r2, #32
 8001e20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e24:	2300      	movs	r3, #0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b08a      	sub	sp, #40	; 0x28
 8001e32:	af02      	add	r7, sp, #8
 8001e34:	60f8      	str	r0, [r7, #12]
 8001e36:	60b9      	str	r1, [r7, #8]
 8001e38:	603b      	str	r3, [r7, #0]
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	2b20      	cmp	r3, #32
 8001e4c:	d17c      	bne.n	8001f48 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d002      	beq.n	8001e5a <HAL_UART_Transmit+0x2c>
 8001e54:	88fb      	ldrh	r3, [r7, #6]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d101      	bne.n	8001e5e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e075      	b.n	8001f4a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d101      	bne.n	8001e6c <HAL_UART_Transmit+0x3e>
 8001e68:	2302      	movs	r3, #2
 8001e6a:	e06e      	b.n	8001f4a <HAL_UART_Transmit+0x11c>
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2200      	movs	r2, #0
 8001e78:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	2221      	movs	r2, #33	; 0x21
 8001e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001e82:	f7fe f9bb 	bl	80001fc <HAL_GetTick>
 8001e86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	88fa      	ldrh	r2, [r7, #6]
 8001e8c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	88fa      	ldrh	r2, [r7, #6]
 8001e92:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e9c:	d108      	bne.n	8001eb0 <HAL_UART_Transmit+0x82>
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	691b      	ldr	r3, [r3, #16]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d104      	bne.n	8001eb0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	61bb      	str	r3, [r7, #24]
 8001eae:	e003      	b.n	8001eb8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001ec0:	e02a      	b.n	8001f18 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	9300      	str	r3, [sp, #0]
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	2180      	movs	r1, #128	; 0x80
 8001ecc:	68f8      	ldr	r0, [r7, #12]
 8001ece:	f000 f840 	bl	8001f52 <UART_WaitOnFlagUntilTimeout>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	e036      	b.n	8001f4a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d10b      	bne.n	8001efa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	881b      	ldrh	r3, [r3, #0]
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ef0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	3302      	adds	r3, #2
 8001ef6:	61bb      	str	r3, [r7, #24]
 8001ef8:	e007      	b.n	8001f0a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	781a      	ldrb	r2, [r3, #0]
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	3301      	adds	r3, #1
 8001f08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	3b01      	subs	r3, #1
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d1cf      	bne.n	8001ec2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	9300      	str	r3, [sp, #0]
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	2140      	movs	r1, #64	; 0x40
 8001f2c:	68f8      	ldr	r0, [r7, #12]
 8001f2e:	f000 f810 	bl	8001f52 <UART_WaitOnFlagUntilTimeout>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	e006      	b.n	8001f4a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2220      	movs	r2, #32
 8001f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001f44:	2300      	movs	r3, #0
 8001f46:	e000      	b.n	8001f4a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001f48:	2302      	movs	r3, #2
  }
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3720      	adds	r7, #32
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b084      	sub	sp, #16
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	60f8      	str	r0, [r7, #12]
 8001f5a:	60b9      	str	r1, [r7, #8]
 8001f5c:	603b      	str	r3, [r7, #0]
 8001f5e:	4613      	mov	r3, r2
 8001f60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f62:	e02c      	b.n	8001fbe <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f6a:	d028      	beq.n	8001fbe <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d007      	beq.n	8001f82 <UART_WaitOnFlagUntilTimeout+0x30>
 8001f72:	f7fe f943 	bl	80001fc <HAL_GetTick>
 8001f76:	4602      	mov	r2, r0
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d21d      	bcs.n	8001fbe <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	68da      	ldr	r2, [r3, #12]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001f90:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	695a      	ldr	r2, [r3, #20]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f022 0201 	bic.w	r2, r2, #1
 8001fa0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2220      	movs	r2, #32
 8001fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2220      	movs	r2, #32
 8001fae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e00f      	b.n	8001fde <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	68ba      	ldr	r2, [r7, #8]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	bf0c      	ite	eq
 8001fce:	2301      	moveq	r3, #1
 8001fd0:	2300      	movne	r3, #0
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	79fb      	ldrb	r3, [r7, #7]
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d0c3      	beq.n	8001f64 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3710      	adds	r7, #16
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
	...

08001fe8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	691b      	ldr	r3, [r3, #16]
 8001ff6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	68da      	ldr	r2, [r3, #12]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	430a      	orrs	r2, r1
 8002004:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	689a      	ldr	r2, [r3, #8]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	431a      	orrs	r2, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	695b      	ldr	r3, [r3, #20]
 8002014:	4313      	orrs	r3, r2
 8002016:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002022:	f023 030c 	bic.w	r3, r3, #12
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	6812      	ldr	r2, [r2, #0]
 800202a:	68b9      	ldr	r1, [r7, #8]
 800202c:	430b      	orrs	r3, r1
 800202e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	695b      	ldr	r3, [r3, #20]
 8002036:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	699a      	ldr	r2, [r3, #24]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	430a      	orrs	r2, r1
 8002044:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a2c      	ldr	r2, [pc, #176]	; (80020fc <UART_SetConfig+0x114>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d103      	bne.n	8002058 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002050:	f7fe ff58 	bl	8000f04 <HAL_RCC_GetPCLK2Freq>
 8002054:	60f8      	str	r0, [r7, #12]
 8002056:	e002      	b.n	800205e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002058:	f7fe ff40 	bl	8000edc <HAL_RCC_GetPCLK1Freq>
 800205c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800205e:	68fa      	ldr	r2, [r7, #12]
 8002060:	4613      	mov	r3, r2
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	4413      	add	r3, r2
 8002066:	009a      	lsls	r2, r3, #2
 8002068:	441a      	add	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	fbb2 f3f3 	udiv	r3, r2, r3
 8002074:	4a22      	ldr	r2, [pc, #136]	; (8002100 <UART_SetConfig+0x118>)
 8002076:	fba2 2303 	umull	r2, r3, r2, r3
 800207a:	095b      	lsrs	r3, r3, #5
 800207c:	0119      	lsls	r1, r3, #4
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	4613      	mov	r3, r2
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	4413      	add	r3, r2
 8002086:	009a      	lsls	r2, r3, #2
 8002088:	441a      	add	r2, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	fbb2 f2f3 	udiv	r2, r2, r3
 8002094:	4b1a      	ldr	r3, [pc, #104]	; (8002100 <UART_SetConfig+0x118>)
 8002096:	fba3 0302 	umull	r0, r3, r3, r2
 800209a:	095b      	lsrs	r3, r3, #5
 800209c:	2064      	movs	r0, #100	; 0x64
 800209e:	fb00 f303 	mul.w	r3, r0, r3
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	011b      	lsls	r3, r3, #4
 80020a6:	3332      	adds	r3, #50	; 0x32
 80020a8:	4a15      	ldr	r2, [pc, #84]	; (8002100 <UART_SetConfig+0x118>)
 80020aa:	fba2 2303 	umull	r2, r3, r2, r3
 80020ae:	095b      	lsrs	r3, r3, #5
 80020b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020b4:	4419      	add	r1, r3
 80020b6:	68fa      	ldr	r2, [r7, #12]
 80020b8:	4613      	mov	r3, r2
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	009a      	lsls	r2, r3, #2
 80020c0:	441a      	add	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80020cc:	4b0c      	ldr	r3, [pc, #48]	; (8002100 <UART_SetConfig+0x118>)
 80020ce:	fba3 0302 	umull	r0, r3, r3, r2
 80020d2:	095b      	lsrs	r3, r3, #5
 80020d4:	2064      	movs	r0, #100	; 0x64
 80020d6:	fb00 f303 	mul.w	r3, r0, r3
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	011b      	lsls	r3, r3, #4
 80020de:	3332      	adds	r3, #50	; 0x32
 80020e0:	4a07      	ldr	r2, [pc, #28]	; (8002100 <UART_SetConfig+0x118>)
 80020e2:	fba2 2303 	umull	r2, r3, r2, r3
 80020e6:	095b      	lsrs	r3, r3, #5
 80020e8:	f003 020f 	and.w	r2, r3, #15
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	440a      	add	r2, r1
 80020f2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80020f4:	bf00      	nop
 80020f6:	3710      	adds	r7, #16
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40013800 	.word	0x40013800
 8002100:	51eb851f 	.word	0x51eb851f

08002104 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002108:	f7fe f820 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800210c:	f000 f810 	bl	8002130 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002110:	f000 f8ee 	bl	80022f0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8002114:	f000 f852 	bl	80021bc <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8002118:	f000 f8c0 	bl	800229c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800211c:	4803      	ldr	r0, [pc, #12]	; (800212c <main+0x28>)
 800211e:	f7fe ff73 	bl	8001008 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8002122:	2100      	movs	r1, #0
 8002124:	4801      	ldr	r0, [pc, #4]	; (800212c <main+0x28>)
 8002126:	f7ff f819 	bl	800115c <HAL_TIM_IC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800212a:	e7fe      	b.n	800212a <main+0x26>
 800212c:	20000120 	.word	0x20000120

08002130 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b090      	sub	sp, #64	; 0x40
 8002134:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002136:	f107 0318 	add.w	r3, r7, #24
 800213a:	2228      	movs	r2, #40	; 0x28
 800213c:	2100      	movs	r1, #0
 800213e:	4618      	mov	r0, r3
 8002140:	f000 faee 	bl	8002720 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002144:	1d3b      	adds	r3, r7, #4
 8002146:	2200      	movs	r2, #0
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	605a      	str	r2, [r3, #4]
 800214c:	609a      	str	r2, [r3, #8]
 800214e:	60da      	str	r2, [r3, #12]
 8002150:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002152:	2301      	movs	r3, #1
 8002154:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002156:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800215a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800215c:	2300      	movs	r3, #0
 800215e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002160:	2301      	movs	r3, #1
 8002162:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002164:	2302      	movs	r3, #2
 8002166:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002168:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800216c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800216e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002172:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002174:	f107 0318 	add.w	r3, r7, #24
 8002178:	4618      	mov	r0, r3
 800217a:	f7fe fadb 	bl	8000734 <HAL_RCC_OscConfig>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002184:	f000 f946 	bl	8002414 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002188:	230f      	movs	r3, #15
 800218a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800218c:	2302      	movs	r3, #2
 800218e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002190:	2300      	movs	r3, #0
 8002192:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002194:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002198:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800219a:	2300      	movs	r3, #0
 800219c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800219e:	1d3b      	adds	r3, r7, #4
 80021a0:	2102      	movs	r1, #2
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7fe fd46 	bl	8000c34 <HAL_RCC_ClockConfig>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80021ae:	f000 f931 	bl	8002414 <Error_Handler>
  }
}
 80021b2:	bf00      	nop
 80021b4:	3740      	adds	r7, #64	; 0x40
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
	...

080021bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b08a      	sub	sp, #40	; 0x28
 80021c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021c2:	f107 0318 	add.w	r3, r7, #24
 80021c6:	2200      	movs	r2, #0
 80021c8:	601a      	str	r2, [r3, #0]
 80021ca:	605a      	str	r2, [r3, #4]
 80021cc:	609a      	str	r2, [r3, #8]
 80021ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021d0:	f107 0310 	add.w	r3, r7, #16
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]
 80021d8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80021da:	463b      	mov	r3, r7
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	605a      	str	r2, [r3, #4]
 80021e2:	609a      	str	r2, [r3, #8]
 80021e4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021e6:	4b2c      	ldr	r3, [pc, #176]	; (8002298 <MX_TIM2_Init+0xdc>)
 80021e8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021ec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80021ee:	4b2a      	ldr	r3, [pc, #168]	; (8002298 <MX_TIM2_Init+0xdc>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021f4:	4b28      	ldr	r3, [pc, #160]	; (8002298 <MX_TIM2_Init+0xdc>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80021fa:	4b27      	ldr	r3, [pc, #156]	; (8002298 <MX_TIM2_Init+0xdc>)
 80021fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002200:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002202:	4b25      	ldr	r3, [pc, #148]	; (8002298 <MX_TIM2_Init+0xdc>)
 8002204:	2200      	movs	r2, #0
 8002206:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002208:	4b23      	ldr	r3, [pc, #140]	; (8002298 <MX_TIM2_Init+0xdc>)
 800220a:	2280      	movs	r2, #128	; 0x80
 800220c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800220e:	4822      	ldr	r0, [pc, #136]	; (8002298 <MX_TIM2_Init+0xdc>)
 8002210:	f7fe feaa 	bl	8000f68 <HAL_TIM_Base_Init>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 800221a:	f000 f8fb 	bl	8002414 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800221e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002222:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002224:	f107 0318 	add.w	r3, r7, #24
 8002228:	4619      	mov	r1, r3
 800222a:	481b      	ldr	r0, [pc, #108]	; (8002298 <MX_TIM2_Init+0xdc>)
 800222c:	f7ff fa38 	bl	80016a0 <HAL_TIM_ConfigClockSource>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002236:	f000 f8ed 	bl	8002414 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800223a:	4817      	ldr	r0, [pc, #92]	; (8002298 <MX_TIM2_Init+0xdc>)
 800223c:	f7fe ff36 	bl	80010ac <HAL_TIM_IC_Init>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002246:	f000 f8e5 	bl	8002414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800224a:	2300      	movs	r3, #0
 800224c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800224e:	2300      	movs	r3, #0
 8002250:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002252:	f107 0310 	add.w	r3, r7, #16
 8002256:	4619      	mov	r1, r3
 8002258:	480f      	ldr	r0, [pc, #60]	; (8002298 <MX_TIM2_Init+0xdc>)
 800225a:	f7ff fd2b 	bl	8001cb4 <HAL_TIMEx_MasterConfigSynchronization>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8002264:	f000 f8d6 	bl	8002414 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002268:	2300      	movs	r3, #0
 800226a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800226c:	2301      	movs	r3, #1
 800226e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002270:	2300      	movs	r3, #0
 8002272:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002274:	2300      	movs	r3, #0
 8002276:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002278:	463b      	mov	r3, r7
 800227a:	2200      	movs	r2, #0
 800227c:	4619      	mov	r1, r3
 800227e:	4806      	ldr	r0, [pc, #24]	; (8002298 <MX_TIM2_Init+0xdc>)
 8002280:	f7ff f97a 	bl	8001578 <HAL_TIM_IC_ConfigChannel>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800228a:	f000 f8c3 	bl	8002414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800228e:	bf00      	nop
 8002290:	3728      	adds	r7, #40	; 0x28
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	20000120 	.word	0x20000120

0800229c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80022a0:	4b11      	ldr	r3, [pc, #68]	; (80022e8 <MX_USART1_UART_Init+0x4c>)
 80022a2:	4a12      	ldr	r2, [pc, #72]	; (80022ec <MX_USART1_UART_Init+0x50>)
 80022a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80022a6:	4b10      	ldr	r3, [pc, #64]	; (80022e8 <MX_USART1_UART_Init+0x4c>)
 80022a8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80022ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80022ae:	4b0e      	ldr	r3, [pc, #56]	; (80022e8 <MX_USART1_UART_Init+0x4c>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80022b4:	4b0c      	ldr	r3, [pc, #48]	; (80022e8 <MX_USART1_UART_Init+0x4c>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80022ba:	4b0b      	ldr	r3, [pc, #44]	; (80022e8 <MX_USART1_UART_Init+0x4c>)
 80022bc:	2200      	movs	r2, #0
 80022be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80022c0:	4b09      	ldr	r3, [pc, #36]	; (80022e8 <MX_USART1_UART_Init+0x4c>)
 80022c2:	220c      	movs	r2, #12
 80022c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022c6:	4b08      	ldr	r3, [pc, #32]	; (80022e8 <MX_USART1_UART_Init+0x4c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80022cc:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <MX_USART1_UART_Init+0x4c>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022d2:	4805      	ldr	r0, [pc, #20]	; (80022e8 <MX_USART1_UART_Init+0x4c>)
 80022d4:	f7ff fd5e 	bl	8001d94 <HAL_UART_Init>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80022de:	f000 f899 	bl	8002414 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022e2:	bf00      	nop
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	200000dc 	.word	0x200000dc
 80022ec:	40013800 	.word	0x40013800

080022f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022f6:	4b0e      	ldr	r3, [pc, #56]	; (8002330 <MX_GPIO_Init+0x40>)
 80022f8:	699b      	ldr	r3, [r3, #24]
 80022fa:	4a0d      	ldr	r2, [pc, #52]	; (8002330 <MX_GPIO_Init+0x40>)
 80022fc:	f043 0320 	orr.w	r3, r3, #32
 8002300:	6193      	str	r3, [r2, #24]
 8002302:	4b0b      	ldr	r3, [pc, #44]	; (8002330 <MX_GPIO_Init+0x40>)
 8002304:	699b      	ldr	r3, [r3, #24]
 8002306:	f003 0320 	and.w	r3, r3, #32
 800230a:	607b      	str	r3, [r7, #4]
 800230c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800230e:	4b08      	ldr	r3, [pc, #32]	; (8002330 <MX_GPIO_Init+0x40>)
 8002310:	699b      	ldr	r3, [r3, #24]
 8002312:	4a07      	ldr	r2, [pc, #28]	; (8002330 <MX_GPIO_Init+0x40>)
 8002314:	f043 0304 	orr.w	r3, r3, #4
 8002318:	6193      	str	r3, [r2, #24]
 800231a:	4b05      	ldr	r3, [pc, #20]	; (8002330 <MX_GPIO_Init+0x40>)
 800231c:	699b      	ldr	r3, [r3, #24]
 800231e:	f003 0304 	and.w	r3, r3, #4
 8002322:	603b      	str	r3, [r7, #0]
 8002324:	683b      	ldr	r3, [r7, #0]

}
 8002326:	bf00      	nop
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	bc80      	pop	{r7}
 800232e:	4770      	bx	lr
 8002330:	40021000 	.word	0x40021000

08002334 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef* htim)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
	if(first_count){
 800233c:	4b23      	ldr	r3, [pc, #140]	; (80023cc <HAL_TIM_IC_CaptureCallback+0x98>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d00c      	beq.n	800235e <HAL_TIM_IC_CaptureCallback+0x2a>
		count_1 = TIM2->CCR1;
 8002344:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002348:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800234a:	b2da      	uxtb	r2, r3
 800234c:	4b20      	ldr	r3, [pc, #128]	; (80023d0 <HAL_TIM_IC_CaptureCallback+0x9c>)
 800234e:	701a      	strb	r2, [r3, #0]
		first_count = 0;
 8002350:	4b1e      	ldr	r3, [pc, #120]	; (80023cc <HAL_TIM_IC_CaptureCallback+0x98>)
 8002352:	2200      	movs	r2, #0
 8002354:	701a      	strb	r2, [r3, #0]
		num_ovf = 0;
 8002356:	4b1f      	ldr	r3, [pc, #124]	; (80023d4 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8002358:	2200      	movs	r2, #0
 800235a:	701a      	strb	r2, [r3, #0]
		first_count = 1;
        }

	}

}
 800235c:	e031      	b.n	80023c2 <HAL_TIM_IC_CaptureCallback+0x8e>
		count_2 = TIM2->CCR1;
 800235e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002364:	b2da      	uxtb	r2, r3
 8002366:	4b1c      	ldr	r3, [pc, #112]	; (80023d8 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8002368:	701a      	strb	r2, [r3, #0]
		wave_freq = (uint32_t)internal_clock/(count_2 + (clock_count*num_ovf)- count_1);
 800236a:	4b1b      	ldr	r3, [pc, #108]	; (80023d8 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	4619      	mov	r1, r3
 8002370:	4b18      	ldr	r3, [pc, #96]	; (80023d4 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	461a      	mov	r2, r3
 8002376:	4613      	mov	r3, r2
 8002378:	041b      	lsls	r3, r3, #16
 800237a:	1a9b      	subs	r3, r3, r2
 800237c:	440b      	add	r3, r1
 800237e:	4a14      	ldr	r2, [pc, #80]	; (80023d0 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8002380:	7812      	ldrb	r2, [r2, #0]
 8002382:	1a9b      	subs	r3, r3, r2
 8002384:	461a      	mov	r2, r3
 8002386:	4b15      	ldr	r3, [pc, #84]	; (80023dc <HAL_TIM_IC_CaptureCallback+0xa8>)
 8002388:	fbb3 f3f2 	udiv	r3, r3, r2
 800238c:	461a      	mov	r2, r3
 800238e:	f04f 0300 	mov.w	r3, #0
 8002392:	4913      	ldr	r1, [pc, #76]	; (80023e0 <HAL_TIM_IC_CaptureCallback+0xac>)
 8002394:	e9c1 2300 	strd	r2, r3, [r1]
        if(wave_freq != 0)
 8002398:	4b11      	ldr	r3, [pc, #68]	; (80023e0 <HAL_TIM_IC_CaptureCallback+0xac>)
 800239a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800239e:	4313      	orrs	r3, r2
 80023a0:	d00f      	beq.n	80023c2 <HAL_TIM_IC_CaptureCallback+0x8e>
        sprintf(msg, "Frequency = %lu Hz\n\r", wave_freq);
 80023a2:	4b0f      	ldr	r3, [pc, #60]	; (80023e0 <HAL_TIM_IC_CaptureCallback+0xac>)
 80023a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a8:	490e      	ldr	r1, [pc, #56]	; (80023e4 <HAL_TIM_IC_CaptureCallback+0xb0>)
 80023aa:	480f      	ldr	r0, [pc, #60]	; (80023e8 <HAL_TIM_IC_CaptureCallback+0xb4>)
 80023ac:	f000 f9c0 	bl	8002730 <siprintf>
        HAL_UART_Transmit(&huart1, msg, sizeof(msg), 100);
 80023b0:	2364      	movs	r3, #100	; 0x64
 80023b2:	2228      	movs	r2, #40	; 0x28
 80023b4:	490c      	ldr	r1, [pc, #48]	; (80023e8 <HAL_TIM_IC_CaptureCallback+0xb4>)
 80023b6:	480d      	ldr	r0, [pc, #52]	; (80023ec <HAL_TIM_IC_CaptureCallback+0xb8>)
 80023b8:	f7ff fd39 	bl	8001e2e <HAL_UART_Transmit>
		first_count = 1;
 80023bc:	4b03      	ldr	r3, [pc, #12]	; (80023cc <HAL_TIM_IC_CaptureCallback+0x98>)
 80023be:	2201      	movs	r2, #1
 80023c0:	701a      	strb	r2, [r3, #0]
}
 80023c2:	bf00      	nop
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20000030 	.word	0x20000030
 80023d0:	200000bc 	.word	0x200000bc
 80023d4:	200000c8 	.word	0x200000c8
 80023d8:	200000bd 	.word	0x200000bd
 80023dc:	044aa200 	.word	0x044aa200
 80023e0:	200000c0 	.word	0x200000c0
 80023e4:	08002fcc 	.word	0x08002fcc
 80023e8:	20000008 	.word	0x20000008
 80023ec:	200000dc 	.word	0x200000dc

080023f0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
	num_ovf++;
 80023f8:	4b05      	ldr	r3, [pc, #20]	; (8002410 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	3301      	adds	r3, #1
 80023fe:	b2da      	uxtb	r2, r3
 8002400:	4b03      	ldr	r3, [pc, #12]	; (8002410 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002402:	701a      	strb	r2, [r3, #0]
}
 8002404:	bf00      	nop
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	bc80      	pop	{r7}
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	200000c8 	.word	0x200000c8

08002414 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002418:	b672      	cpsid	i
}
 800241a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800241c:	e7fe      	b.n	800241c <Error_Handler+0x8>
	...

08002420 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002420:	b480      	push	{r7}
 8002422:	b085      	sub	sp, #20
 8002424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002426:	4b15      	ldr	r3, [pc, #84]	; (800247c <HAL_MspInit+0x5c>)
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	4a14      	ldr	r2, [pc, #80]	; (800247c <HAL_MspInit+0x5c>)
 800242c:	f043 0301 	orr.w	r3, r3, #1
 8002430:	6193      	str	r3, [r2, #24]
 8002432:	4b12      	ldr	r3, [pc, #72]	; (800247c <HAL_MspInit+0x5c>)
 8002434:	699b      	ldr	r3, [r3, #24]
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	60bb      	str	r3, [r7, #8]
 800243c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800243e:	4b0f      	ldr	r3, [pc, #60]	; (800247c <HAL_MspInit+0x5c>)
 8002440:	69db      	ldr	r3, [r3, #28]
 8002442:	4a0e      	ldr	r2, [pc, #56]	; (800247c <HAL_MspInit+0x5c>)
 8002444:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002448:	61d3      	str	r3, [r2, #28]
 800244a:	4b0c      	ldr	r3, [pc, #48]	; (800247c <HAL_MspInit+0x5c>)
 800244c:	69db      	ldr	r3, [r3, #28]
 800244e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002452:	607b      	str	r3, [r7, #4]
 8002454:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002456:	4b0a      	ldr	r3, [pc, #40]	; (8002480 <HAL_MspInit+0x60>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	60fb      	str	r3, [r7, #12]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002462:	60fb      	str	r3, [r7, #12]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	4a04      	ldr	r2, [pc, #16]	; (8002480 <HAL_MspInit+0x60>)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002472:	bf00      	nop
 8002474:	3714      	adds	r7, #20
 8002476:	46bd      	mov	sp, r7
 8002478:	bc80      	pop	{r7}
 800247a:	4770      	bx	lr
 800247c:	40021000 	.word	0x40021000
 8002480:	40010000 	.word	0x40010000

08002484 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b088      	sub	sp, #32
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800248c:	f107 0310 	add.w	r3, r7, #16
 8002490:	2200      	movs	r2, #0
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	605a      	str	r2, [r3, #4]
 8002496:	609a      	str	r2, [r3, #8]
 8002498:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024a2:	d12b      	bne.n	80024fc <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024a4:	4b17      	ldr	r3, [pc, #92]	; (8002504 <HAL_TIM_Base_MspInit+0x80>)
 80024a6:	69db      	ldr	r3, [r3, #28]
 80024a8:	4a16      	ldr	r2, [pc, #88]	; (8002504 <HAL_TIM_Base_MspInit+0x80>)
 80024aa:	f043 0301 	orr.w	r3, r3, #1
 80024ae:	61d3      	str	r3, [r2, #28]
 80024b0:	4b14      	ldr	r3, [pc, #80]	; (8002504 <HAL_TIM_Base_MspInit+0x80>)
 80024b2:	69db      	ldr	r3, [r3, #28]
 80024b4:	f003 0301 	and.w	r3, r3, #1
 80024b8:	60fb      	str	r3, [r7, #12]
 80024ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024bc:	4b11      	ldr	r3, [pc, #68]	; (8002504 <HAL_TIM_Base_MspInit+0x80>)
 80024be:	699b      	ldr	r3, [r3, #24]
 80024c0:	4a10      	ldr	r2, [pc, #64]	; (8002504 <HAL_TIM_Base_MspInit+0x80>)
 80024c2:	f043 0304 	orr.w	r3, r3, #4
 80024c6:	6193      	str	r3, [r2, #24]
 80024c8:	4b0e      	ldr	r3, [pc, #56]	; (8002504 <HAL_TIM_Base_MspInit+0x80>)
 80024ca:	699b      	ldr	r3, [r3, #24]
 80024cc:	f003 0304 	and.w	r3, r3, #4
 80024d0:	60bb      	str	r3, [r7, #8]
 80024d2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80024d4:	2301      	movs	r3, #1
 80024d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024d8:	2300      	movs	r3, #0
 80024da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e0:	f107 0310 	add.w	r3, r7, #16
 80024e4:	4619      	mov	r1, r3
 80024e6:	4808      	ldr	r0, [pc, #32]	; (8002508 <HAL_TIM_Base_MspInit+0x84>)
 80024e8:	f7fd ffa0 	bl	800042c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80024ec:	2200      	movs	r2, #0
 80024ee:	2100      	movs	r1, #0
 80024f0:	201c      	movs	r0, #28
 80024f2:	f7fd ff64 	bl	80003be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80024f6:	201c      	movs	r0, #28
 80024f8:	f7fd ff7d 	bl	80003f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80024fc:	bf00      	nop
 80024fe:	3720      	adds	r7, #32
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	40021000 	.word	0x40021000
 8002508:	40010800 	.word	0x40010800

0800250c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b088      	sub	sp, #32
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002514:	f107 0310 	add.w	r3, r7, #16
 8002518:	2200      	movs	r2, #0
 800251a:	601a      	str	r2, [r3, #0]
 800251c:	605a      	str	r2, [r3, #4]
 800251e:	609a      	str	r2, [r3, #8]
 8002520:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a1c      	ldr	r2, [pc, #112]	; (8002598 <HAL_UART_MspInit+0x8c>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d131      	bne.n	8002590 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800252c:	4b1b      	ldr	r3, [pc, #108]	; (800259c <HAL_UART_MspInit+0x90>)
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	4a1a      	ldr	r2, [pc, #104]	; (800259c <HAL_UART_MspInit+0x90>)
 8002532:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002536:	6193      	str	r3, [r2, #24]
 8002538:	4b18      	ldr	r3, [pc, #96]	; (800259c <HAL_UART_MspInit+0x90>)
 800253a:	699b      	ldr	r3, [r3, #24]
 800253c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002540:	60fb      	str	r3, [r7, #12]
 8002542:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002544:	4b15      	ldr	r3, [pc, #84]	; (800259c <HAL_UART_MspInit+0x90>)
 8002546:	699b      	ldr	r3, [r3, #24]
 8002548:	4a14      	ldr	r2, [pc, #80]	; (800259c <HAL_UART_MspInit+0x90>)
 800254a:	f043 0304 	orr.w	r3, r3, #4
 800254e:	6193      	str	r3, [r2, #24]
 8002550:	4b12      	ldr	r3, [pc, #72]	; (800259c <HAL_UART_MspInit+0x90>)
 8002552:	699b      	ldr	r3, [r3, #24]
 8002554:	f003 0304 	and.w	r3, r3, #4
 8002558:	60bb      	str	r3, [r7, #8]
 800255a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800255c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002560:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002562:	2302      	movs	r3, #2
 8002564:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002566:	2303      	movs	r3, #3
 8002568:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800256a:	f107 0310 	add.w	r3, r7, #16
 800256e:	4619      	mov	r1, r3
 8002570:	480b      	ldr	r0, [pc, #44]	; (80025a0 <HAL_UART_MspInit+0x94>)
 8002572:	f7fd ff5b 	bl	800042c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002576:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800257a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800257c:	2300      	movs	r3, #0
 800257e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002580:	2300      	movs	r3, #0
 8002582:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002584:	f107 0310 	add.w	r3, r7, #16
 8002588:	4619      	mov	r1, r3
 800258a:	4805      	ldr	r0, [pc, #20]	; (80025a0 <HAL_UART_MspInit+0x94>)
 800258c:	f7fd ff4e 	bl	800042c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002590:	bf00      	nop
 8002592:	3720      	adds	r7, #32
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	40013800 	.word	0x40013800
 800259c:	40021000 	.word	0x40021000
 80025a0:	40010800 	.word	0x40010800

080025a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025a8:	e7fe      	b.n	80025a8 <NMI_Handler+0x4>

080025aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025aa:	b480      	push	{r7}
 80025ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025ae:	e7fe      	b.n	80025ae <HardFault_Handler+0x4>

080025b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025b4:	e7fe      	b.n	80025b4 <MemManage_Handler+0x4>

080025b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025b6:	b480      	push	{r7}
 80025b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025ba:	e7fe      	b.n	80025ba <BusFault_Handler+0x4>

080025bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025c0:	e7fe      	b.n	80025c0 <UsageFault_Handler+0x4>

080025c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025c2:	b480      	push	{r7}
 80025c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025c6:	bf00      	nop
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bc80      	pop	{r7}
 80025cc:	4770      	bx	lr

080025ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025ce:	b480      	push	{r7}
 80025d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025d2:	bf00      	nop
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bc80      	pop	{r7}
 80025d8:	4770      	bx	lr

080025da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025da:	b480      	push	{r7}
 80025dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025de:	bf00      	nop
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bc80      	pop	{r7}
 80025e4:	4770      	bx	lr

080025e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025e6:	b580      	push	{r7, lr}
 80025e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025ea:	f7fd fdf5 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
	...

080025f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80025f8:	4802      	ldr	r0, [pc, #8]	; (8002604 <TIM2_IRQHandler+0x10>)
 80025fa:	f7fe feb5 	bl	8001368 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	20000120 	.word	0x20000120

08002608 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002610:	4a14      	ldr	r2, [pc, #80]	; (8002664 <_sbrk+0x5c>)
 8002612:	4b15      	ldr	r3, [pc, #84]	; (8002668 <_sbrk+0x60>)
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800261c:	4b13      	ldr	r3, [pc, #76]	; (800266c <_sbrk+0x64>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d102      	bne.n	800262a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002624:	4b11      	ldr	r3, [pc, #68]	; (800266c <_sbrk+0x64>)
 8002626:	4a12      	ldr	r2, [pc, #72]	; (8002670 <_sbrk+0x68>)
 8002628:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800262a:	4b10      	ldr	r3, [pc, #64]	; (800266c <_sbrk+0x64>)
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4413      	add	r3, r2
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	429a      	cmp	r2, r3
 8002636:	d207      	bcs.n	8002648 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002638:	f000 f848 	bl	80026cc <__errno>
 800263c:	4603      	mov	r3, r0
 800263e:	220c      	movs	r2, #12
 8002640:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002642:	f04f 33ff 	mov.w	r3, #4294967295
 8002646:	e009      	b.n	800265c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002648:	4b08      	ldr	r3, [pc, #32]	; (800266c <_sbrk+0x64>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800264e:	4b07      	ldr	r3, [pc, #28]	; (800266c <_sbrk+0x64>)
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4413      	add	r3, r2
 8002656:	4a05      	ldr	r2, [pc, #20]	; (800266c <_sbrk+0x64>)
 8002658:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800265a:	68fb      	ldr	r3, [r7, #12]
}
 800265c:	4618      	mov	r0, r3
 800265e:	3718      	adds	r7, #24
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	20005000 	.word	0x20005000
 8002668:	00000400 	.word	0x00000400
 800266c:	200000cc 	.word	0x200000cc
 8002670:	20000178 	.word	0x20000178

08002674 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002678:	bf00      	nop
 800267a:	46bd      	mov	sp, r7
 800267c:	bc80      	pop	{r7}
 800267e:	4770      	bx	lr

08002680 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002680:	480c      	ldr	r0, [pc, #48]	; (80026b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002682:	490d      	ldr	r1, [pc, #52]	; (80026b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002684:	4a0d      	ldr	r2, [pc, #52]	; (80026bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002686:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002688:	e002      	b.n	8002690 <LoopCopyDataInit>

0800268a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800268a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800268c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800268e:	3304      	adds	r3, #4

08002690 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002690:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002692:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002694:	d3f9      	bcc.n	800268a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002696:	4a0a      	ldr	r2, [pc, #40]	; (80026c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002698:	4c0a      	ldr	r4, [pc, #40]	; (80026c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800269a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800269c:	e001      	b.n	80026a2 <LoopFillZerobss>

0800269e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800269e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026a0:	3204      	adds	r2, #4

080026a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026a4:	d3fb      	bcc.n	800269e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80026a6:	f7ff ffe5 	bl	8002674 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026aa:	f000 f815 	bl	80026d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026ae:	f7ff fd29 	bl	8002104 <main>
  bx lr
 80026b2:	4770      	bx	lr
  ldr r0, =_sdata
 80026b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026b8:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 80026bc:	08003038 	.word	0x08003038
  ldr r2, =_sbss
 80026c0:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 80026c4:	20000178 	.word	0x20000178

080026c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80026c8:	e7fe      	b.n	80026c8 <ADC1_2_IRQHandler>
	...

080026cc <__errno>:
 80026cc:	4b01      	ldr	r3, [pc, #4]	; (80026d4 <__errno+0x8>)
 80026ce:	6818      	ldr	r0, [r3, #0]
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop
 80026d4:	20000038 	.word	0x20000038

080026d8 <__libc_init_array>:
 80026d8:	b570      	push	{r4, r5, r6, lr}
 80026da:	2600      	movs	r6, #0
 80026dc:	4d0c      	ldr	r5, [pc, #48]	; (8002710 <__libc_init_array+0x38>)
 80026de:	4c0d      	ldr	r4, [pc, #52]	; (8002714 <__libc_init_array+0x3c>)
 80026e0:	1b64      	subs	r4, r4, r5
 80026e2:	10a4      	asrs	r4, r4, #2
 80026e4:	42a6      	cmp	r6, r4
 80026e6:	d109      	bne.n	80026fc <__libc_init_array+0x24>
 80026e8:	f000 fc5c 	bl	8002fa4 <_init>
 80026ec:	2600      	movs	r6, #0
 80026ee:	4d0a      	ldr	r5, [pc, #40]	; (8002718 <__libc_init_array+0x40>)
 80026f0:	4c0a      	ldr	r4, [pc, #40]	; (800271c <__libc_init_array+0x44>)
 80026f2:	1b64      	subs	r4, r4, r5
 80026f4:	10a4      	asrs	r4, r4, #2
 80026f6:	42a6      	cmp	r6, r4
 80026f8:	d105      	bne.n	8002706 <__libc_init_array+0x2e>
 80026fa:	bd70      	pop	{r4, r5, r6, pc}
 80026fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002700:	4798      	blx	r3
 8002702:	3601      	adds	r6, #1
 8002704:	e7ee      	b.n	80026e4 <__libc_init_array+0xc>
 8002706:	f855 3b04 	ldr.w	r3, [r5], #4
 800270a:	4798      	blx	r3
 800270c:	3601      	adds	r6, #1
 800270e:	e7f2      	b.n	80026f6 <__libc_init_array+0x1e>
 8002710:	08003030 	.word	0x08003030
 8002714:	08003030 	.word	0x08003030
 8002718:	08003030 	.word	0x08003030
 800271c:	08003034 	.word	0x08003034

08002720 <memset>:
 8002720:	4603      	mov	r3, r0
 8002722:	4402      	add	r2, r0
 8002724:	4293      	cmp	r3, r2
 8002726:	d100      	bne.n	800272a <memset+0xa>
 8002728:	4770      	bx	lr
 800272a:	f803 1b01 	strb.w	r1, [r3], #1
 800272e:	e7f9      	b.n	8002724 <memset+0x4>

08002730 <siprintf>:
 8002730:	b40e      	push	{r1, r2, r3}
 8002732:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002736:	b500      	push	{lr}
 8002738:	b09c      	sub	sp, #112	; 0x70
 800273a:	ab1d      	add	r3, sp, #116	; 0x74
 800273c:	9002      	str	r0, [sp, #8]
 800273e:	9006      	str	r0, [sp, #24]
 8002740:	9107      	str	r1, [sp, #28]
 8002742:	9104      	str	r1, [sp, #16]
 8002744:	4808      	ldr	r0, [pc, #32]	; (8002768 <siprintf+0x38>)
 8002746:	4909      	ldr	r1, [pc, #36]	; (800276c <siprintf+0x3c>)
 8002748:	f853 2b04 	ldr.w	r2, [r3], #4
 800274c:	9105      	str	r1, [sp, #20]
 800274e:	6800      	ldr	r0, [r0, #0]
 8002750:	a902      	add	r1, sp, #8
 8002752:	9301      	str	r3, [sp, #4]
 8002754:	f000 f868 	bl	8002828 <_svfiprintf_r>
 8002758:	2200      	movs	r2, #0
 800275a:	9b02      	ldr	r3, [sp, #8]
 800275c:	701a      	strb	r2, [r3, #0]
 800275e:	b01c      	add	sp, #112	; 0x70
 8002760:	f85d eb04 	ldr.w	lr, [sp], #4
 8002764:	b003      	add	sp, #12
 8002766:	4770      	bx	lr
 8002768:	20000038 	.word	0x20000038
 800276c:	ffff0208 	.word	0xffff0208

08002770 <__ssputs_r>:
 8002770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002774:	688e      	ldr	r6, [r1, #8]
 8002776:	4682      	mov	sl, r0
 8002778:	429e      	cmp	r6, r3
 800277a:	460c      	mov	r4, r1
 800277c:	4690      	mov	r8, r2
 800277e:	461f      	mov	r7, r3
 8002780:	d838      	bhi.n	80027f4 <__ssputs_r+0x84>
 8002782:	898a      	ldrh	r2, [r1, #12]
 8002784:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002788:	d032      	beq.n	80027f0 <__ssputs_r+0x80>
 800278a:	6825      	ldr	r5, [r4, #0]
 800278c:	6909      	ldr	r1, [r1, #16]
 800278e:	3301      	adds	r3, #1
 8002790:	eba5 0901 	sub.w	r9, r5, r1
 8002794:	6965      	ldr	r5, [r4, #20]
 8002796:	444b      	add	r3, r9
 8002798:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800279c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80027a0:	106d      	asrs	r5, r5, #1
 80027a2:	429d      	cmp	r5, r3
 80027a4:	bf38      	it	cc
 80027a6:	461d      	movcc	r5, r3
 80027a8:	0553      	lsls	r3, r2, #21
 80027aa:	d531      	bpl.n	8002810 <__ssputs_r+0xa0>
 80027ac:	4629      	mov	r1, r5
 80027ae:	f000 fb53 	bl	8002e58 <_malloc_r>
 80027b2:	4606      	mov	r6, r0
 80027b4:	b950      	cbnz	r0, 80027cc <__ssputs_r+0x5c>
 80027b6:	230c      	movs	r3, #12
 80027b8:	f04f 30ff 	mov.w	r0, #4294967295
 80027bc:	f8ca 3000 	str.w	r3, [sl]
 80027c0:	89a3      	ldrh	r3, [r4, #12]
 80027c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027c6:	81a3      	strh	r3, [r4, #12]
 80027c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027cc:	464a      	mov	r2, r9
 80027ce:	6921      	ldr	r1, [r4, #16]
 80027d0:	f000 face 	bl	8002d70 <memcpy>
 80027d4:	89a3      	ldrh	r3, [r4, #12]
 80027d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80027da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027de:	81a3      	strh	r3, [r4, #12]
 80027e0:	6126      	str	r6, [r4, #16]
 80027e2:	444e      	add	r6, r9
 80027e4:	6026      	str	r6, [r4, #0]
 80027e6:	463e      	mov	r6, r7
 80027e8:	6165      	str	r5, [r4, #20]
 80027ea:	eba5 0509 	sub.w	r5, r5, r9
 80027ee:	60a5      	str	r5, [r4, #8]
 80027f0:	42be      	cmp	r6, r7
 80027f2:	d900      	bls.n	80027f6 <__ssputs_r+0x86>
 80027f4:	463e      	mov	r6, r7
 80027f6:	4632      	mov	r2, r6
 80027f8:	4641      	mov	r1, r8
 80027fa:	6820      	ldr	r0, [r4, #0]
 80027fc:	f000 fac6 	bl	8002d8c <memmove>
 8002800:	68a3      	ldr	r3, [r4, #8]
 8002802:	6822      	ldr	r2, [r4, #0]
 8002804:	1b9b      	subs	r3, r3, r6
 8002806:	4432      	add	r2, r6
 8002808:	2000      	movs	r0, #0
 800280a:	60a3      	str	r3, [r4, #8]
 800280c:	6022      	str	r2, [r4, #0]
 800280e:	e7db      	b.n	80027c8 <__ssputs_r+0x58>
 8002810:	462a      	mov	r2, r5
 8002812:	f000 fb7b 	bl	8002f0c <_realloc_r>
 8002816:	4606      	mov	r6, r0
 8002818:	2800      	cmp	r0, #0
 800281a:	d1e1      	bne.n	80027e0 <__ssputs_r+0x70>
 800281c:	4650      	mov	r0, sl
 800281e:	6921      	ldr	r1, [r4, #16]
 8002820:	f000 face 	bl	8002dc0 <_free_r>
 8002824:	e7c7      	b.n	80027b6 <__ssputs_r+0x46>
	...

08002828 <_svfiprintf_r>:
 8002828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800282c:	4698      	mov	r8, r3
 800282e:	898b      	ldrh	r3, [r1, #12]
 8002830:	4607      	mov	r7, r0
 8002832:	061b      	lsls	r3, r3, #24
 8002834:	460d      	mov	r5, r1
 8002836:	4614      	mov	r4, r2
 8002838:	b09d      	sub	sp, #116	; 0x74
 800283a:	d50e      	bpl.n	800285a <_svfiprintf_r+0x32>
 800283c:	690b      	ldr	r3, [r1, #16]
 800283e:	b963      	cbnz	r3, 800285a <_svfiprintf_r+0x32>
 8002840:	2140      	movs	r1, #64	; 0x40
 8002842:	f000 fb09 	bl	8002e58 <_malloc_r>
 8002846:	6028      	str	r0, [r5, #0]
 8002848:	6128      	str	r0, [r5, #16]
 800284a:	b920      	cbnz	r0, 8002856 <_svfiprintf_r+0x2e>
 800284c:	230c      	movs	r3, #12
 800284e:	603b      	str	r3, [r7, #0]
 8002850:	f04f 30ff 	mov.w	r0, #4294967295
 8002854:	e0d1      	b.n	80029fa <_svfiprintf_r+0x1d2>
 8002856:	2340      	movs	r3, #64	; 0x40
 8002858:	616b      	str	r3, [r5, #20]
 800285a:	2300      	movs	r3, #0
 800285c:	9309      	str	r3, [sp, #36]	; 0x24
 800285e:	2320      	movs	r3, #32
 8002860:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002864:	2330      	movs	r3, #48	; 0x30
 8002866:	f04f 0901 	mov.w	r9, #1
 800286a:	f8cd 800c 	str.w	r8, [sp, #12]
 800286e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002a14 <_svfiprintf_r+0x1ec>
 8002872:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002876:	4623      	mov	r3, r4
 8002878:	469a      	mov	sl, r3
 800287a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800287e:	b10a      	cbz	r2, 8002884 <_svfiprintf_r+0x5c>
 8002880:	2a25      	cmp	r2, #37	; 0x25
 8002882:	d1f9      	bne.n	8002878 <_svfiprintf_r+0x50>
 8002884:	ebba 0b04 	subs.w	fp, sl, r4
 8002888:	d00b      	beq.n	80028a2 <_svfiprintf_r+0x7a>
 800288a:	465b      	mov	r3, fp
 800288c:	4622      	mov	r2, r4
 800288e:	4629      	mov	r1, r5
 8002890:	4638      	mov	r0, r7
 8002892:	f7ff ff6d 	bl	8002770 <__ssputs_r>
 8002896:	3001      	adds	r0, #1
 8002898:	f000 80aa 	beq.w	80029f0 <_svfiprintf_r+0x1c8>
 800289c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800289e:	445a      	add	r2, fp
 80028a0:	9209      	str	r2, [sp, #36]	; 0x24
 80028a2:	f89a 3000 	ldrb.w	r3, [sl]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f000 80a2 	beq.w	80029f0 <_svfiprintf_r+0x1c8>
 80028ac:	2300      	movs	r3, #0
 80028ae:	f04f 32ff 	mov.w	r2, #4294967295
 80028b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80028b6:	f10a 0a01 	add.w	sl, sl, #1
 80028ba:	9304      	str	r3, [sp, #16]
 80028bc:	9307      	str	r3, [sp, #28]
 80028be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80028c2:	931a      	str	r3, [sp, #104]	; 0x68
 80028c4:	4654      	mov	r4, sl
 80028c6:	2205      	movs	r2, #5
 80028c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028cc:	4851      	ldr	r0, [pc, #324]	; (8002a14 <_svfiprintf_r+0x1ec>)
 80028ce:	f000 fa41 	bl	8002d54 <memchr>
 80028d2:	9a04      	ldr	r2, [sp, #16]
 80028d4:	b9d8      	cbnz	r0, 800290e <_svfiprintf_r+0xe6>
 80028d6:	06d0      	lsls	r0, r2, #27
 80028d8:	bf44      	itt	mi
 80028da:	2320      	movmi	r3, #32
 80028dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80028e0:	0711      	lsls	r1, r2, #28
 80028e2:	bf44      	itt	mi
 80028e4:	232b      	movmi	r3, #43	; 0x2b
 80028e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80028ea:	f89a 3000 	ldrb.w	r3, [sl]
 80028ee:	2b2a      	cmp	r3, #42	; 0x2a
 80028f0:	d015      	beq.n	800291e <_svfiprintf_r+0xf6>
 80028f2:	4654      	mov	r4, sl
 80028f4:	2000      	movs	r0, #0
 80028f6:	f04f 0c0a 	mov.w	ip, #10
 80028fa:	9a07      	ldr	r2, [sp, #28]
 80028fc:	4621      	mov	r1, r4
 80028fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002902:	3b30      	subs	r3, #48	; 0x30
 8002904:	2b09      	cmp	r3, #9
 8002906:	d94e      	bls.n	80029a6 <_svfiprintf_r+0x17e>
 8002908:	b1b0      	cbz	r0, 8002938 <_svfiprintf_r+0x110>
 800290a:	9207      	str	r2, [sp, #28]
 800290c:	e014      	b.n	8002938 <_svfiprintf_r+0x110>
 800290e:	eba0 0308 	sub.w	r3, r0, r8
 8002912:	fa09 f303 	lsl.w	r3, r9, r3
 8002916:	4313      	orrs	r3, r2
 8002918:	46a2      	mov	sl, r4
 800291a:	9304      	str	r3, [sp, #16]
 800291c:	e7d2      	b.n	80028c4 <_svfiprintf_r+0x9c>
 800291e:	9b03      	ldr	r3, [sp, #12]
 8002920:	1d19      	adds	r1, r3, #4
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	9103      	str	r1, [sp, #12]
 8002926:	2b00      	cmp	r3, #0
 8002928:	bfbb      	ittet	lt
 800292a:	425b      	neglt	r3, r3
 800292c:	f042 0202 	orrlt.w	r2, r2, #2
 8002930:	9307      	strge	r3, [sp, #28]
 8002932:	9307      	strlt	r3, [sp, #28]
 8002934:	bfb8      	it	lt
 8002936:	9204      	strlt	r2, [sp, #16]
 8002938:	7823      	ldrb	r3, [r4, #0]
 800293a:	2b2e      	cmp	r3, #46	; 0x2e
 800293c:	d10c      	bne.n	8002958 <_svfiprintf_r+0x130>
 800293e:	7863      	ldrb	r3, [r4, #1]
 8002940:	2b2a      	cmp	r3, #42	; 0x2a
 8002942:	d135      	bne.n	80029b0 <_svfiprintf_r+0x188>
 8002944:	9b03      	ldr	r3, [sp, #12]
 8002946:	3402      	adds	r4, #2
 8002948:	1d1a      	adds	r2, r3, #4
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	9203      	str	r2, [sp, #12]
 800294e:	2b00      	cmp	r3, #0
 8002950:	bfb8      	it	lt
 8002952:	f04f 33ff 	movlt.w	r3, #4294967295
 8002956:	9305      	str	r3, [sp, #20]
 8002958:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002a24 <_svfiprintf_r+0x1fc>
 800295c:	2203      	movs	r2, #3
 800295e:	4650      	mov	r0, sl
 8002960:	7821      	ldrb	r1, [r4, #0]
 8002962:	f000 f9f7 	bl	8002d54 <memchr>
 8002966:	b140      	cbz	r0, 800297a <_svfiprintf_r+0x152>
 8002968:	2340      	movs	r3, #64	; 0x40
 800296a:	eba0 000a 	sub.w	r0, r0, sl
 800296e:	fa03 f000 	lsl.w	r0, r3, r0
 8002972:	9b04      	ldr	r3, [sp, #16]
 8002974:	3401      	adds	r4, #1
 8002976:	4303      	orrs	r3, r0
 8002978:	9304      	str	r3, [sp, #16]
 800297a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800297e:	2206      	movs	r2, #6
 8002980:	4825      	ldr	r0, [pc, #148]	; (8002a18 <_svfiprintf_r+0x1f0>)
 8002982:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002986:	f000 f9e5 	bl	8002d54 <memchr>
 800298a:	2800      	cmp	r0, #0
 800298c:	d038      	beq.n	8002a00 <_svfiprintf_r+0x1d8>
 800298e:	4b23      	ldr	r3, [pc, #140]	; (8002a1c <_svfiprintf_r+0x1f4>)
 8002990:	bb1b      	cbnz	r3, 80029da <_svfiprintf_r+0x1b2>
 8002992:	9b03      	ldr	r3, [sp, #12]
 8002994:	3307      	adds	r3, #7
 8002996:	f023 0307 	bic.w	r3, r3, #7
 800299a:	3308      	adds	r3, #8
 800299c:	9303      	str	r3, [sp, #12]
 800299e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80029a0:	4433      	add	r3, r6
 80029a2:	9309      	str	r3, [sp, #36]	; 0x24
 80029a4:	e767      	b.n	8002876 <_svfiprintf_r+0x4e>
 80029a6:	460c      	mov	r4, r1
 80029a8:	2001      	movs	r0, #1
 80029aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80029ae:	e7a5      	b.n	80028fc <_svfiprintf_r+0xd4>
 80029b0:	2300      	movs	r3, #0
 80029b2:	f04f 0c0a 	mov.w	ip, #10
 80029b6:	4619      	mov	r1, r3
 80029b8:	3401      	adds	r4, #1
 80029ba:	9305      	str	r3, [sp, #20]
 80029bc:	4620      	mov	r0, r4
 80029be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80029c2:	3a30      	subs	r2, #48	; 0x30
 80029c4:	2a09      	cmp	r2, #9
 80029c6:	d903      	bls.n	80029d0 <_svfiprintf_r+0x1a8>
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d0c5      	beq.n	8002958 <_svfiprintf_r+0x130>
 80029cc:	9105      	str	r1, [sp, #20]
 80029ce:	e7c3      	b.n	8002958 <_svfiprintf_r+0x130>
 80029d0:	4604      	mov	r4, r0
 80029d2:	2301      	movs	r3, #1
 80029d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80029d8:	e7f0      	b.n	80029bc <_svfiprintf_r+0x194>
 80029da:	ab03      	add	r3, sp, #12
 80029dc:	9300      	str	r3, [sp, #0]
 80029de:	462a      	mov	r2, r5
 80029e0:	4638      	mov	r0, r7
 80029e2:	4b0f      	ldr	r3, [pc, #60]	; (8002a20 <_svfiprintf_r+0x1f8>)
 80029e4:	a904      	add	r1, sp, #16
 80029e6:	f3af 8000 	nop.w
 80029ea:	1c42      	adds	r2, r0, #1
 80029ec:	4606      	mov	r6, r0
 80029ee:	d1d6      	bne.n	800299e <_svfiprintf_r+0x176>
 80029f0:	89ab      	ldrh	r3, [r5, #12]
 80029f2:	065b      	lsls	r3, r3, #25
 80029f4:	f53f af2c 	bmi.w	8002850 <_svfiprintf_r+0x28>
 80029f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80029fa:	b01d      	add	sp, #116	; 0x74
 80029fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a00:	ab03      	add	r3, sp, #12
 8002a02:	9300      	str	r3, [sp, #0]
 8002a04:	462a      	mov	r2, r5
 8002a06:	4638      	mov	r0, r7
 8002a08:	4b05      	ldr	r3, [pc, #20]	; (8002a20 <_svfiprintf_r+0x1f8>)
 8002a0a:	a904      	add	r1, sp, #16
 8002a0c:	f000 f87c 	bl	8002b08 <_printf_i>
 8002a10:	e7eb      	b.n	80029ea <_svfiprintf_r+0x1c2>
 8002a12:	bf00      	nop
 8002a14:	08002ffc 	.word	0x08002ffc
 8002a18:	08003006 	.word	0x08003006
 8002a1c:	00000000 	.word	0x00000000
 8002a20:	08002771 	.word	0x08002771
 8002a24:	08003002 	.word	0x08003002

08002a28 <_printf_common>:
 8002a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a2c:	4616      	mov	r6, r2
 8002a2e:	4699      	mov	r9, r3
 8002a30:	688a      	ldr	r2, [r1, #8]
 8002a32:	690b      	ldr	r3, [r1, #16]
 8002a34:	4607      	mov	r7, r0
 8002a36:	4293      	cmp	r3, r2
 8002a38:	bfb8      	it	lt
 8002a3a:	4613      	movlt	r3, r2
 8002a3c:	6033      	str	r3, [r6, #0]
 8002a3e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002a42:	460c      	mov	r4, r1
 8002a44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002a48:	b10a      	cbz	r2, 8002a4e <_printf_common+0x26>
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	6033      	str	r3, [r6, #0]
 8002a4e:	6823      	ldr	r3, [r4, #0]
 8002a50:	0699      	lsls	r1, r3, #26
 8002a52:	bf42      	ittt	mi
 8002a54:	6833      	ldrmi	r3, [r6, #0]
 8002a56:	3302      	addmi	r3, #2
 8002a58:	6033      	strmi	r3, [r6, #0]
 8002a5a:	6825      	ldr	r5, [r4, #0]
 8002a5c:	f015 0506 	ands.w	r5, r5, #6
 8002a60:	d106      	bne.n	8002a70 <_printf_common+0x48>
 8002a62:	f104 0a19 	add.w	sl, r4, #25
 8002a66:	68e3      	ldr	r3, [r4, #12]
 8002a68:	6832      	ldr	r2, [r6, #0]
 8002a6a:	1a9b      	subs	r3, r3, r2
 8002a6c:	42ab      	cmp	r3, r5
 8002a6e:	dc28      	bgt.n	8002ac2 <_printf_common+0x9a>
 8002a70:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002a74:	1e13      	subs	r3, r2, #0
 8002a76:	6822      	ldr	r2, [r4, #0]
 8002a78:	bf18      	it	ne
 8002a7a:	2301      	movne	r3, #1
 8002a7c:	0692      	lsls	r2, r2, #26
 8002a7e:	d42d      	bmi.n	8002adc <_printf_common+0xb4>
 8002a80:	4649      	mov	r1, r9
 8002a82:	4638      	mov	r0, r7
 8002a84:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002a88:	47c0      	blx	r8
 8002a8a:	3001      	adds	r0, #1
 8002a8c:	d020      	beq.n	8002ad0 <_printf_common+0xa8>
 8002a8e:	6823      	ldr	r3, [r4, #0]
 8002a90:	68e5      	ldr	r5, [r4, #12]
 8002a92:	f003 0306 	and.w	r3, r3, #6
 8002a96:	2b04      	cmp	r3, #4
 8002a98:	bf18      	it	ne
 8002a9a:	2500      	movne	r5, #0
 8002a9c:	6832      	ldr	r2, [r6, #0]
 8002a9e:	f04f 0600 	mov.w	r6, #0
 8002aa2:	68a3      	ldr	r3, [r4, #8]
 8002aa4:	bf08      	it	eq
 8002aa6:	1aad      	subeq	r5, r5, r2
 8002aa8:	6922      	ldr	r2, [r4, #16]
 8002aaa:	bf08      	it	eq
 8002aac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	bfc4      	itt	gt
 8002ab4:	1a9b      	subgt	r3, r3, r2
 8002ab6:	18ed      	addgt	r5, r5, r3
 8002ab8:	341a      	adds	r4, #26
 8002aba:	42b5      	cmp	r5, r6
 8002abc:	d11a      	bne.n	8002af4 <_printf_common+0xcc>
 8002abe:	2000      	movs	r0, #0
 8002ac0:	e008      	b.n	8002ad4 <_printf_common+0xac>
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	4652      	mov	r2, sl
 8002ac6:	4649      	mov	r1, r9
 8002ac8:	4638      	mov	r0, r7
 8002aca:	47c0      	blx	r8
 8002acc:	3001      	adds	r0, #1
 8002ace:	d103      	bne.n	8002ad8 <_printf_common+0xb0>
 8002ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ad8:	3501      	adds	r5, #1
 8002ada:	e7c4      	b.n	8002a66 <_printf_common+0x3e>
 8002adc:	2030      	movs	r0, #48	; 0x30
 8002ade:	18e1      	adds	r1, r4, r3
 8002ae0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002ae4:	1c5a      	adds	r2, r3, #1
 8002ae6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002aea:	4422      	add	r2, r4
 8002aec:	3302      	adds	r3, #2
 8002aee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002af2:	e7c5      	b.n	8002a80 <_printf_common+0x58>
 8002af4:	2301      	movs	r3, #1
 8002af6:	4622      	mov	r2, r4
 8002af8:	4649      	mov	r1, r9
 8002afa:	4638      	mov	r0, r7
 8002afc:	47c0      	blx	r8
 8002afe:	3001      	adds	r0, #1
 8002b00:	d0e6      	beq.n	8002ad0 <_printf_common+0xa8>
 8002b02:	3601      	adds	r6, #1
 8002b04:	e7d9      	b.n	8002aba <_printf_common+0x92>
	...

08002b08 <_printf_i>:
 8002b08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b0c:	460c      	mov	r4, r1
 8002b0e:	7e27      	ldrb	r7, [r4, #24]
 8002b10:	4691      	mov	r9, r2
 8002b12:	2f78      	cmp	r7, #120	; 0x78
 8002b14:	4680      	mov	r8, r0
 8002b16:	469a      	mov	sl, r3
 8002b18:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002b1a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002b1e:	d807      	bhi.n	8002b30 <_printf_i+0x28>
 8002b20:	2f62      	cmp	r7, #98	; 0x62
 8002b22:	d80a      	bhi.n	8002b3a <_printf_i+0x32>
 8002b24:	2f00      	cmp	r7, #0
 8002b26:	f000 80d9 	beq.w	8002cdc <_printf_i+0x1d4>
 8002b2a:	2f58      	cmp	r7, #88	; 0x58
 8002b2c:	f000 80a4 	beq.w	8002c78 <_printf_i+0x170>
 8002b30:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002b34:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002b38:	e03a      	b.n	8002bb0 <_printf_i+0xa8>
 8002b3a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002b3e:	2b15      	cmp	r3, #21
 8002b40:	d8f6      	bhi.n	8002b30 <_printf_i+0x28>
 8002b42:	a001      	add	r0, pc, #4	; (adr r0, 8002b48 <_printf_i+0x40>)
 8002b44:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002b48:	08002ba1 	.word	0x08002ba1
 8002b4c:	08002bb5 	.word	0x08002bb5
 8002b50:	08002b31 	.word	0x08002b31
 8002b54:	08002b31 	.word	0x08002b31
 8002b58:	08002b31 	.word	0x08002b31
 8002b5c:	08002b31 	.word	0x08002b31
 8002b60:	08002bb5 	.word	0x08002bb5
 8002b64:	08002b31 	.word	0x08002b31
 8002b68:	08002b31 	.word	0x08002b31
 8002b6c:	08002b31 	.word	0x08002b31
 8002b70:	08002b31 	.word	0x08002b31
 8002b74:	08002cc3 	.word	0x08002cc3
 8002b78:	08002be5 	.word	0x08002be5
 8002b7c:	08002ca5 	.word	0x08002ca5
 8002b80:	08002b31 	.word	0x08002b31
 8002b84:	08002b31 	.word	0x08002b31
 8002b88:	08002ce5 	.word	0x08002ce5
 8002b8c:	08002b31 	.word	0x08002b31
 8002b90:	08002be5 	.word	0x08002be5
 8002b94:	08002b31 	.word	0x08002b31
 8002b98:	08002b31 	.word	0x08002b31
 8002b9c:	08002cad 	.word	0x08002cad
 8002ba0:	680b      	ldr	r3, [r1, #0]
 8002ba2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002ba6:	1d1a      	adds	r2, r3, #4
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	600a      	str	r2, [r1, #0]
 8002bac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e0a4      	b.n	8002cfe <_printf_i+0x1f6>
 8002bb4:	6825      	ldr	r5, [r4, #0]
 8002bb6:	6808      	ldr	r0, [r1, #0]
 8002bb8:	062e      	lsls	r6, r5, #24
 8002bba:	f100 0304 	add.w	r3, r0, #4
 8002bbe:	d50a      	bpl.n	8002bd6 <_printf_i+0xce>
 8002bc0:	6805      	ldr	r5, [r0, #0]
 8002bc2:	600b      	str	r3, [r1, #0]
 8002bc4:	2d00      	cmp	r5, #0
 8002bc6:	da03      	bge.n	8002bd0 <_printf_i+0xc8>
 8002bc8:	232d      	movs	r3, #45	; 0x2d
 8002bca:	426d      	negs	r5, r5
 8002bcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002bd0:	230a      	movs	r3, #10
 8002bd2:	485e      	ldr	r0, [pc, #376]	; (8002d4c <_printf_i+0x244>)
 8002bd4:	e019      	b.n	8002c0a <_printf_i+0x102>
 8002bd6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002bda:	6805      	ldr	r5, [r0, #0]
 8002bdc:	600b      	str	r3, [r1, #0]
 8002bde:	bf18      	it	ne
 8002be0:	b22d      	sxthne	r5, r5
 8002be2:	e7ef      	b.n	8002bc4 <_printf_i+0xbc>
 8002be4:	680b      	ldr	r3, [r1, #0]
 8002be6:	6825      	ldr	r5, [r4, #0]
 8002be8:	1d18      	adds	r0, r3, #4
 8002bea:	6008      	str	r0, [r1, #0]
 8002bec:	0628      	lsls	r0, r5, #24
 8002bee:	d501      	bpl.n	8002bf4 <_printf_i+0xec>
 8002bf0:	681d      	ldr	r5, [r3, #0]
 8002bf2:	e002      	b.n	8002bfa <_printf_i+0xf2>
 8002bf4:	0669      	lsls	r1, r5, #25
 8002bf6:	d5fb      	bpl.n	8002bf0 <_printf_i+0xe8>
 8002bf8:	881d      	ldrh	r5, [r3, #0]
 8002bfa:	2f6f      	cmp	r7, #111	; 0x6f
 8002bfc:	bf0c      	ite	eq
 8002bfe:	2308      	moveq	r3, #8
 8002c00:	230a      	movne	r3, #10
 8002c02:	4852      	ldr	r0, [pc, #328]	; (8002d4c <_printf_i+0x244>)
 8002c04:	2100      	movs	r1, #0
 8002c06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002c0a:	6866      	ldr	r6, [r4, #4]
 8002c0c:	2e00      	cmp	r6, #0
 8002c0e:	bfa8      	it	ge
 8002c10:	6821      	ldrge	r1, [r4, #0]
 8002c12:	60a6      	str	r6, [r4, #8]
 8002c14:	bfa4      	itt	ge
 8002c16:	f021 0104 	bicge.w	r1, r1, #4
 8002c1a:	6021      	strge	r1, [r4, #0]
 8002c1c:	b90d      	cbnz	r5, 8002c22 <_printf_i+0x11a>
 8002c1e:	2e00      	cmp	r6, #0
 8002c20:	d04d      	beq.n	8002cbe <_printf_i+0x1b6>
 8002c22:	4616      	mov	r6, r2
 8002c24:	fbb5 f1f3 	udiv	r1, r5, r3
 8002c28:	fb03 5711 	mls	r7, r3, r1, r5
 8002c2c:	5dc7      	ldrb	r7, [r0, r7]
 8002c2e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002c32:	462f      	mov	r7, r5
 8002c34:	42bb      	cmp	r3, r7
 8002c36:	460d      	mov	r5, r1
 8002c38:	d9f4      	bls.n	8002c24 <_printf_i+0x11c>
 8002c3a:	2b08      	cmp	r3, #8
 8002c3c:	d10b      	bne.n	8002c56 <_printf_i+0x14e>
 8002c3e:	6823      	ldr	r3, [r4, #0]
 8002c40:	07df      	lsls	r7, r3, #31
 8002c42:	d508      	bpl.n	8002c56 <_printf_i+0x14e>
 8002c44:	6923      	ldr	r3, [r4, #16]
 8002c46:	6861      	ldr	r1, [r4, #4]
 8002c48:	4299      	cmp	r1, r3
 8002c4a:	bfde      	ittt	le
 8002c4c:	2330      	movle	r3, #48	; 0x30
 8002c4e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002c52:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002c56:	1b92      	subs	r2, r2, r6
 8002c58:	6122      	str	r2, [r4, #16]
 8002c5a:	464b      	mov	r3, r9
 8002c5c:	4621      	mov	r1, r4
 8002c5e:	4640      	mov	r0, r8
 8002c60:	f8cd a000 	str.w	sl, [sp]
 8002c64:	aa03      	add	r2, sp, #12
 8002c66:	f7ff fedf 	bl	8002a28 <_printf_common>
 8002c6a:	3001      	adds	r0, #1
 8002c6c:	d14c      	bne.n	8002d08 <_printf_i+0x200>
 8002c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8002c72:	b004      	add	sp, #16
 8002c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c78:	4834      	ldr	r0, [pc, #208]	; (8002d4c <_printf_i+0x244>)
 8002c7a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002c7e:	680e      	ldr	r6, [r1, #0]
 8002c80:	6823      	ldr	r3, [r4, #0]
 8002c82:	f856 5b04 	ldr.w	r5, [r6], #4
 8002c86:	061f      	lsls	r7, r3, #24
 8002c88:	600e      	str	r6, [r1, #0]
 8002c8a:	d514      	bpl.n	8002cb6 <_printf_i+0x1ae>
 8002c8c:	07d9      	lsls	r1, r3, #31
 8002c8e:	bf44      	itt	mi
 8002c90:	f043 0320 	orrmi.w	r3, r3, #32
 8002c94:	6023      	strmi	r3, [r4, #0]
 8002c96:	b91d      	cbnz	r5, 8002ca0 <_printf_i+0x198>
 8002c98:	6823      	ldr	r3, [r4, #0]
 8002c9a:	f023 0320 	bic.w	r3, r3, #32
 8002c9e:	6023      	str	r3, [r4, #0]
 8002ca0:	2310      	movs	r3, #16
 8002ca2:	e7af      	b.n	8002c04 <_printf_i+0xfc>
 8002ca4:	6823      	ldr	r3, [r4, #0]
 8002ca6:	f043 0320 	orr.w	r3, r3, #32
 8002caa:	6023      	str	r3, [r4, #0]
 8002cac:	2378      	movs	r3, #120	; 0x78
 8002cae:	4828      	ldr	r0, [pc, #160]	; (8002d50 <_printf_i+0x248>)
 8002cb0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002cb4:	e7e3      	b.n	8002c7e <_printf_i+0x176>
 8002cb6:	065e      	lsls	r6, r3, #25
 8002cb8:	bf48      	it	mi
 8002cba:	b2ad      	uxthmi	r5, r5
 8002cbc:	e7e6      	b.n	8002c8c <_printf_i+0x184>
 8002cbe:	4616      	mov	r6, r2
 8002cc0:	e7bb      	b.n	8002c3a <_printf_i+0x132>
 8002cc2:	680b      	ldr	r3, [r1, #0]
 8002cc4:	6826      	ldr	r6, [r4, #0]
 8002cc6:	1d1d      	adds	r5, r3, #4
 8002cc8:	6960      	ldr	r0, [r4, #20]
 8002cca:	600d      	str	r5, [r1, #0]
 8002ccc:	0635      	lsls	r5, r6, #24
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	d501      	bpl.n	8002cd6 <_printf_i+0x1ce>
 8002cd2:	6018      	str	r0, [r3, #0]
 8002cd4:	e002      	b.n	8002cdc <_printf_i+0x1d4>
 8002cd6:	0671      	lsls	r1, r6, #25
 8002cd8:	d5fb      	bpl.n	8002cd2 <_printf_i+0x1ca>
 8002cda:	8018      	strh	r0, [r3, #0]
 8002cdc:	2300      	movs	r3, #0
 8002cde:	4616      	mov	r6, r2
 8002ce0:	6123      	str	r3, [r4, #16]
 8002ce2:	e7ba      	b.n	8002c5a <_printf_i+0x152>
 8002ce4:	680b      	ldr	r3, [r1, #0]
 8002ce6:	1d1a      	adds	r2, r3, #4
 8002ce8:	600a      	str	r2, [r1, #0]
 8002cea:	681e      	ldr	r6, [r3, #0]
 8002cec:	2100      	movs	r1, #0
 8002cee:	4630      	mov	r0, r6
 8002cf0:	6862      	ldr	r2, [r4, #4]
 8002cf2:	f000 f82f 	bl	8002d54 <memchr>
 8002cf6:	b108      	cbz	r0, 8002cfc <_printf_i+0x1f4>
 8002cf8:	1b80      	subs	r0, r0, r6
 8002cfa:	6060      	str	r0, [r4, #4]
 8002cfc:	6863      	ldr	r3, [r4, #4]
 8002cfe:	6123      	str	r3, [r4, #16]
 8002d00:	2300      	movs	r3, #0
 8002d02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d06:	e7a8      	b.n	8002c5a <_printf_i+0x152>
 8002d08:	4632      	mov	r2, r6
 8002d0a:	4649      	mov	r1, r9
 8002d0c:	4640      	mov	r0, r8
 8002d0e:	6923      	ldr	r3, [r4, #16]
 8002d10:	47d0      	blx	sl
 8002d12:	3001      	adds	r0, #1
 8002d14:	d0ab      	beq.n	8002c6e <_printf_i+0x166>
 8002d16:	6823      	ldr	r3, [r4, #0]
 8002d18:	079b      	lsls	r3, r3, #30
 8002d1a:	d413      	bmi.n	8002d44 <_printf_i+0x23c>
 8002d1c:	68e0      	ldr	r0, [r4, #12]
 8002d1e:	9b03      	ldr	r3, [sp, #12]
 8002d20:	4298      	cmp	r0, r3
 8002d22:	bfb8      	it	lt
 8002d24:	4618      	movlt	r0, r3
 8002d26:	e7a4      	b.n	8002c72 <_printf_i+0x16a>
 8002d28:	2301      	movs	r3, #1
 8002d2a:	4632      	mov	r2, r6
 8002d2c:	4649      	mov	r1, r9
 8002d2e:	4640      	mov	r0, r8
 8002d30:	47d0      	blx	sl
 8002d32:	3001      	adds	r0, #1
 8002d34:	d09b      	beq.n	8002c6e <_printf_i+0x166>
 8002d36:	3501      	adds	r5, #1
 8002d38:	68e3      	ldr	r3, [r4, #12]
 8002d3a:	9903      	ldr	r1, [sp, #12]
 8002d3c:	1a5b      	subs	r3, r3, r1
 8002d3e:	42ab      	cmp	r3, r5
 8002d40:	dcf2      	bgt.n	8002d28 <_printf_i+0x220>
 8002d42:	e7eb      	b.n	8002d1c <_printf_i+0x214>
 8002d44:	2500      	movs	r5, #0
 8002d46:	f104 0619 	add.w	r6, r4, #25
 8002d4a:	e7f5      	b.n	8002d38 <_printf_i+0x230>
 8002d4c:	0800300d 	.word	0x0800300d
 8002d50:	0800301e 	.word	0x0800301e

08002d54 <memchr>:
 8002d54:	4603      	mov	r3, r0
 8002d56:	b510      	push	{r4, lr}
 8002d58:	b2c9      	uxtb	r1, r1
 8002d5a:	4402      	add	r2, r0
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	4618      	mov	r0, r3
 8002d60:	d101      	bne.n	8002d66 <memchr+0x12>
 8002d62:	2000      	movs	r0, #0
 8002d64:	e003      	b.n	8002d6e <memchr+0x1a>
 8002d66:	7804      	ldrb	r4, [r0, #0]
 8002d68:	3301      	adds	r3, #1
 8002d6a:	428c      	cmp	r4, r1
 8002d6c:	d1f6      	bne.n	8002d5c <memchr+0x8>
 8002d6e:	bd10      	pop	{r4, pc}

08002d70 <memcpy>:
 8002d70:	440a      	add	r2, r1
 8002d72:	4291      	cmp	r1, r2
 8002d74:	f100 33ff 	add.w	r3, r0, #4294967295
 8002d78:	d100      	bne.n	8002d7c <memcpy+0xc>
 8002d7a:	4770      	bx	lr
 8002d7c:	b510      	push	{r4, lr}
 8002d7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002d82:	4291      	cmp	r1, r2
 8002d84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002d88:	d1f9      	bne.n	8002d7e <memcpy+0xe>
 8002d8a:	bd10      	pop	{r4, pc}

08002d8c <memmove>:
 8002d8c:	4288      	cmp	r0, r1
 8002d8e:	b510      	push	{r4, lr}
 8002d90:	eb01 0402 	add.w	r4, r1, r2
 8002d94:	d902      	bls.n	8002d9c <memmove+0x10>
 8002d96:	4284      	cmp	r4, r0
 8002d98:	4623      	mov	r3, r4
 8002d9a:	d807      	bhi.n	8002dac <memmove+0x20>
 8002d9c:	1e43      	subs	r3, r0, #1
 8002d9e:	42a1      	cmp	r1, r4
 8002da0:	d008      	beq.n	8002db4 <memmove+0x28>
 8002da2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002da6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002daa:	e7f8      	b.n	8002d9e <memmove+0x12>
 8002dac:	4601      	mov	r1, r0
 8002dae:	4402      	add	r2, r0
 8002db0:	428a      	cmp	r2, r1
 8002db2:	d100      	bne.n	8002db6 <memmove+0x2a>
 8002db4:	bd10      	pop	{r4, pc}
 8002db6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002dba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002dbe:	e7f7      	b.n	8002db0 <memmove+0x24>

08002dc0 <_free_r>:
 8002dc0:	b538      	push	{r3, r4, r5, lr}
 8002dc2:	4605      	mov	r5, r0
 8002dc4:	2900      	cmp	r1, #0
 8002dc6:	d043      	beq.n	8002e50 <_free_r+0x90>
 8002dc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002dcc:	1f0c      	subs	r4, r1, #4
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	bfb8      	it	lt
 8002dd2:	18e4      	addlt	r4, r4, r3
 8002dd4:	f000 f8d0 	bl	8002f78 <__malloc_lock>
 8002dd8:	4a1e      	ldr	r2, [pc, #120]	; (8002e54 <_free_r+0x94>)
 8002dda:	6813      	ldr	r3, [r2, #0]
 8002ddc:	4610      	mov	r0, r2
 8002dde:	b933      	cbnz	r3, 8002dee <_free_r+0x2e>
 8002de0:	6063      	str	r3, [r4, #4]
 8002de2:	6014      	str	r4, [r2, #0]
 8002de4:	4628      	mov	r0, r5
 8002de6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002dea:	f000 b8cb 	b.w	8002f84 <__malloc_unlock>
 8002dee:	42a3      	cmp	r3, r4
 8002df0:	d90a      	bls.n	8002e08 <_free_r+0x48>
 8002df2:	6821      	ldr	r1, [r4, #0]
 8002df4:	1862      	adds	r2, r4, r1
 8002df6:	4293      	cmp	r3, r2
 8002df8:	bf01      	itttt	eq
 8002dfa:	681a      	ldreq	r2, [r3, #0]
 8002dfc:	685b      	ldreq	r3, [r3, #4]
 8002dfe:	1852      	addeq	r2, r2, r1
 8002e00:	6022      	streq	r2, [r4, #0]
 8002e02:	6063      	str	r3, [r4, #4]
 8002e04:	6004      	str	r4, [r0, #0]
 8002e06:	e7ed      	b.n	8002de4 <_free_r+0x24>
 8002e08:	461a      	mov	r2, r3
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	b10b      	cbz	r3, 8002e12 <_free_r+0x52>
 8002e0e:	42a3      	cmp	r3, r4
 8002e10:	d9fa      	bls.n	8002e08 <_free_r+0x48>
 8002e12:	6811      	ldr	r1, [r2, #0]
 8002e14:	1850      	adds	r0, r2, r1
 8002e16:	42a0      	cmp	r0, r4
 8002e18:	d10b      	bne.n	8002e32 <_free_r+0x72>
 8002e1a:	6820      	ldr	r0, [r4, #0]
 8002e1c:	4401      	add	r1, r0
 8002e1e:	1850      	adds	r0, r2, r1
 8002e20:	4283      	cmp	r3, r0
 8002e22:	6011      	str	r1, [r2, #0]
 8002e24:	d1de      	bne.n	8002de4 <_free_r+0x24>
 8002e26:	6818      	ldr	r0, [r3, #0]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	4401      	add	r1, r0
 8002e2c:	6011      	str	r1, [r2, #0]
 8002e2e:	6053      	str	r3, [r2, #4]
 8002e30:	e7d8      	b.n	8002de4 <_free_r+0x24>
 8002e32:	d902      	bls.n	8002e3a <_free_r+0x7a>
 8002e34:	230c      	movs	r3, #12
 8002e36:	602b      	str	r3, [r5, #0]
 8002e38:	e7d4      	b.n	8002de4 <_free_r+0x24>
 8002e3a:	6820      	ldr	r0, [r4, #0]
 8002e3c:	1821      	adds	r1, r4, r0
 8002e3e:	428b      	cmp	r3, r1
 8002e40:	bf01      	itttt	eq
 8002e42:	6819      	ldreq	r1, [r3, #0]
 8002e44:	685b      	ldreq	r3, [r3, #4]
 8002e46:	1809      	addeq	r1, r1, r0
 8002e48:	6021      	streq	r1, [r4, #0]
 8002e4a:	6063      	str	r3, [r4, #4]
 8002e4c:	6054      	str	r4, [r2, #4]
 8002e4e:	e7c9      	b.n	8002de4 <_free_r+0x24>
 8002e50:	bd38      	pop	{r3, r4, r5, pc}
 8002e52:	bf00      	nop
 8002e54:	200000d0 	.word	0x200000d0

08002e58 <_malloc_r>:
 8002e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e5a:	1ccd      	adds	r5, r1, #3
 8002e5c:	f025 0503 	bic.w	r5, r5, #3
 8002e60:	3508      	adds	r5, #8
 8002e62:	2d0c      	cmp	r5, #12
 8002e64:	bf38      	it	cc
 8002e66:	250c      	movcc	r5, #12
 8002e68:	2d00      	cmp	r5, #0
 8002e6a:	4606      	mov	r6, r0
 8002e6c:	db01      	blt.n	8002e72 <_malloc_r+0x1a>
 8002e6e:	42a9      	cmp	r1, r5
 8002e70:	d903      	bls.n	8002e7a <_malloc_r+0x22>
 8002e72:	230c      	movs	r3, #12
 8002e74:	6033      	str	r3, [r6, #0]
 8002e76:	2000      	movs	r0, #0
 8002e78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e7a:	f000 f87d 	bl	8002f78 <__malloc_lock>
 8002e7e:	4921      	ldr	r1, [pc, #132]	; (8002f04 <_malloc_r+0xac>)
 8002e80:	680a      	ldr	r2, [r1, #0]
 8002e82:	4614      	mov	r4, r2
 8002e84:	b99c      	cbnz	r4, 8002eae <_malloc_r+0x56>
 8002e86:	4f20      	ldr	r7, [pc, #128]	; (8002f08 <_malloc_r+0xb0>)
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	b923      	cbnz	r3, 8002e96 <_malloc_r+0x3e>
 8002e8c:	4621      	mov	r1, r4
 8002e8e:	4630      	mov	r0, r6
 8002e90:	f000 f862 	bl	8002f58 <_sbrk_r>
 8002e94:	6038      	str	r0, [r7, #0]
 8002e96:	4629      	mov	r1, r5
 8002e98:	4630      	mov	r0, r6
 8002e9a:	f000 f85d 	bl	8002f58 <_sbrk_r>
 8002e9e:	1c43      	adds	r3, r0, #1
 8002ea0:	d123      	bne.n	8002eea <_malloc_r+0x92>
 8002ea2:	230c      	movs	r3, #12
 8002ea4:	4630      	mov	r0, r6
 8002ea6:	6033      	str	r3, [r6, #0]
 8002ea8:	f000 f86c 	bl	8002f84 <__malloc_unlock>
 8002eac:	e7e3      	b.n	8002e76 <_malloc_r+0x1e>
 8002eae:	6823      	ldr	r3, [r4, #0]
 8002eb0:	1b5b      	subs	r3, r3, r5
 8002eb2:	d417      	bmi.n	8002ee4 <_malloc_r+0x8c>
 8002eb4:	2b0b      	cmp	r3, #11
 8002eb6:	d903      	bls.n	8002ec0 <_malloc_r+0x68>
 8002eb8:	6023      	str	r3, [r4, #0]
 8002eba:	441c      	add	r4, r3
 8002ebc:	6025      	str	r5, [r4, #0]
 8002ebe:	e004      	b.n	8002eca <_malloc_r+0x72>
 8002ec0:	6863      	ldr	r3, [r4, #4]
 8002ec2:	42a2      	cmp	r2, r4
 8002ec4:	bf0c      	ite	eq
 8002ec6:	600b      	streq	r3, [r1, #0]
 8002ec8:	6053      	strne	r3, [r2, #4]
 8002eca:	4630      	mov	r0, r6
 8002ecc:	f000 f85a 	bl	8002f84 <__malloc_unlock>
 8002ed0:	f104 000b 	add.w	r0, r4, #11
 8002ed4:	1d23      	adds	r3, r4, #4
 8002ed6:	f020 0007 	bic.w	r0, r0, #7
 8002eda:	1ac2      	subs	r2, r0, r3
 8002edc:	d0cc      	beq.n	8002e78 <_malloc_r+0x20>
 8002ede:	1a1b      	subs	r3, r3, r0
 8002ee0:	50a3      	str	r3, [r4, r2]
 8002ee2:	e7c9      	b.n	8002e78 <_malloc_r+0x20>
 8002ee4:	4622      	mov	r2, r4
 8002ee6:	6864      	ldr	r4, [r4, #4]
 8002ee8:	e7cc      	b.n	8002e84 <_malloc_r+0x2c>
 8002eea:	1cc4      	adds	r4, r0, #3
 8002eec:	f024 0403 	bic.w	r4, r4, #3
 8002ef0:	42a0      	cmp	r0, r4
 8002ef2:	d0e3      	beq.n	8002ebc <_malloc_r+0x64>
 8002ef4:	1a21      	subs	r1, r4, r0
 8002ef6:	4630      	mov	r0, r6
 8002ef8:	f000 f82e 	bl	8002f58 <_sbrk_r>
 8002efc:	3001      	adds	r0, #1
 8002efe:	d1dd      	bne.n	8002ebc <_malloc_r+0x64>
 8002f00:	e7cf      	b.n	8002ea2 <_malloc_r+0x4a>
 8002f02:	bf00      	nop
 8002f04:	200000d0 	.word	0x200000d0
 8002f08:	200000d4 	.word	0x200000d4

08002f0c <_realloc_r>:
 8002f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f0e:	4607      	mov	r7, r0
 8002f10:	4614      	mov	r4, r2
 8002f12:	460e      	mov	r6, r1
 8002f14:	b921      	cbnz	r1, 8002f20 <_realloc_r+0x14>
 8002f16:	4611      	mov	r1, r2
 8002f18:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002f1c:	f7ff bf9c 	b.w	8002e58 <_malloc_r>
 8002f20:	b922      	cbnz	r2, 8002f2c <_realloc_r+0x20>
 8002f22:	f7ff ff4d 	bl	8002dc0 <_free_r>
 8002f26:	4625      	mov	r5, r4
 8002f28:	4628      	mov	r0, r5
 8002f2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f2c:	f000 f830 	bl	8002f90 <_malloc_usable_size_r>
 8002f30:	42a0      	cmp	r0, r4
 8002f32:	d20f      	bcs.n	8002f54 <_realloc_r+0x48>
 8002f34:	4621      	mov	r1, r4
 8002f36:	4638      	mov	r0, r7
 8002f38:	f7ff ff8e 	bl	8002e58 <_malloc_r>
 8002f3c:	4605      	mov	r5, r0
 8002f3e:	2800      	cmp	r0, #0
 8002f40:	d0f2      	beq.n	8002f28 <_realloc_r+0x1c>
 8002f42:	4631      	mov	r1, r6
 8002f44:	4622      	mov	r2, r4
 8002f46:	f7ff ff13 	bl	8002d70 <memcpy>
 8002f4a:	4631      	mov	r1, r6
 8002f4c:	4638      	mov	r0, r7
 8002f4e:	f7ff ff37 	bl	8002dc0 <_free_r>
 8002f52:	e7e9      	b.n	8002f28 <_realloc_r+0x1c>
 8002f54:	4635      	mov	r5, r6
 8002f56:	e7e7      	b.n	8002f28 <_realloc_r+0x1c>

08002f58 <_sbrk_r>:
 8002f58:	b538      	push	{r3, r4, r5, lr}
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	4d05      	ldr	r5, [pc, #20]	; (8002f74 <_sbrk_r+0x1c>)
 8002f5e:	4604      	mov	r4, r0
 8002f60:	4608      	mov	r0, r1
 8002f62:	602b      	str	r3, [r5, #0]
 8002f64:	f7ff fb50 	bl	8002608 <_sbrk>
 8002f68:	1c43      	adds	r3, r0, #1
 8002f6a:	d102      	bne.n	8002f72 <_sbrk_r+0x1a>
 8002f6c:	682b      	ldr	r3, [r5, #0]
 8002f6e:	b103      	cbz	r3, 8002f72 <_sbrk_r+0x1a>
 8002f70:	6023      	str	r3, [r4, #0]
 8002f72:	bd38      	pop	{r3, r4, r5, pc}
 8002f74:	20000168 	.word	0x20000168

08002f78 <__malloc_lock>:
 8002f78:	4801      	ldr	r0, [pc, #4]	; (8002f80 <__malloc_lock+0x8>)
 8002f7a:	f000 b811 	b.w	8002fa0 <__retarget_lock_acquire_recursive>
 8002f7e:	bf00      	nop
 8002f80:	20000170 	.word	0x20000170

08002f84 <__malloc_unlock>:
 8002f84:	4801      	ldr	r0, [pc, #4]	; (8002f8c <__malloc_unlock+0x8>)
 8002f86:	f000 b80c 	b.w	8002fa2 <__retarget_lock_release_recursive>
 8002f8a:	bf00      	nop
 8002f8c:	20000170 	.word	0x20000170

08002f90 <_malloc_usable_size_r>:
 8002f90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f94:	1f18      	subs	r0, r3, #4
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	bfbc      	itt	lt
 8002f9a:	580b      	ldrlt	r3, [r1, r0]
 8002f9c:	18c0      	addlt	r0, r0, r3
 8002f9e:	4770      	bx	lr

08002fa0 <__retarget_lock_acquire_recursive>:
 8002fa0:	4770      	bx	lr

08002fa2 <__retarget_lock_release_recursive>:
 8002fa2:	4770      	bx	lr

08002fa4 <_init>:
 8002fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fa6:	bf00      	nop
 8002fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002faa:	bc08      	pop	{r3}
 8002fac:	469e      	mov	lr, r3
 8002fae:	4770      	bx	lr

08002fb0 <_fini>:
 8002fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fb2:	bf00      	nop
 8002fb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fb6:	bc08      	pop	{r3}
 8002fb8:	469e      	mov	lr, r3
 8002fba:	4770      	bx	lr
