/* **************************************************************************************
**       Author      :	Michael S. Ibrahim
**       Date        :	March 7, 2022
**       Version     :	V01
**       SWC         :	STM32F401CC
**       Description :	STM32F401CC Registers
** **************************************************************************************/
#ifndef _STM32F401CC_H
#define _STM32F401CC_H

  /* ******************************* RCC ************************************************ */
    #define RCC_u32BASE_ADD                           0x40023800
    typedef struct
    {
      volatile u32 CR;
      volatile u32 PLLCFGR;
      volatile u32 CFGR;
      volatile u32 CIR;
      volatile u32 AHB1RSTR;
      volatile u32 AHB2RSTR;
      volatile u32 Reserved1;
      volatile u32 Reserved2;
      volatile u32 APB1RSTR;
      volatile u32 APB2RSTR;
      volatile u32 Reserved3;
      volatile u32 Reserved4;
      volatile u32 AHB1ENR;
      volatile u32 AHB2ENR;
      volatile u32 Reserved5;
      volatile u32 Reserved6;
      volatile u32 APB1ENR;
      volatile u32 APB2ENR;
      volatile u32 Reserved7;
      volatile u32 Reserved8;
      volatile u32 AHB1LPENR;
      volatile u32 AHB2LPENR;
      volatile u32 Reserved9;
      volatile u32 Reserved10;
      volatile u32 APB1LPENR;
      volatile u32 APB2LPENR;
      volatile u32 Reserved11;
      volatile u32 Reserved12;
      volatile u32 BDCR;
      volatile u32 CSR;
      volatile u32 Reserved13;
      volatile u32 Reserved14;
      volatile u32 SSCGR;
      volatile u32 PLLI2SCFGR;
      volatile u32 Reserved15;
      volatile u32 DCKCFGR;
    }RCC_tstrRegisters;
    #define RCC_pstrRegisters                  ((RCC_tstrRegisters*)(RCC_u32BASE_ADD))
    /* ************************************************************************************ */
    /* ********************************* GPIO ********************************************* */
    #define GPIO_u32BASE_ADD                   0x40020000
    typedef struct{
      volatile u32 MODER;
      volatile u32 OTYPER;
      volatile u32 OSPEEDR;
      volatile u32 PUPDR;
      volatile u32 IDR;
      volatile u32 ODR;
      volatile u32 BSRR;
      volatile u32 LCKR;
      volatile u32 AFRL;
      volatile u32 AFRH;
    }GPIO_tstrRegisters;
  /* ************************************************************************************ */
  /* ******************************** Systick Timer **************************************** */
  #define SYSTICK_u32BASE_ADD                0xE000E010
  typedef struct{
    volatile u32 CTRL;
    volatile u32 LOAD;
    volatile u32 VAL;
    volatile u32 CALIB;
  }Systick_tstrRegisters;
  #define Systick_pstrRegisters              ((Systick_tstrRegisters*)(SYSTICK_u32BASE_ADD))
  /* ************************************************************************************ */
  /* ******************************** NVIC ********************************************** */
  #define NVIC_u32BASE_ADD                    0xE000E100
  typedef struct
  {
    volatile u32 ISER[8];
    volatile u32 Reserved1[24];
    volatile u32 ICER[8];
    volatile u32 Reserved2[24];
    volatile u32 ISPR[8];
    volatile u32 Reserved3[24];
    volatile u32 ICPR[8];
    volatile u32 Reserved4[24];
    volatile u32 IABR[8];
    volatile u32 Reserved5[56];
    volatile u8  IPR[240];
    volatile u32 Reserved6[580];
    volatile u32 STIR;
  }NVIC_tstrRegisters;
  #define NVIC_strRegisters                   ((NVIC_tstrRegisters*)(NVIC_u32BASE_ADD))
  /* ************************************************************************************ */
  /* ******************************** USART ********************************************* */
  #define USART1_u32BASE_ADD                                0x40011000
  #define USART2_u32BASE_ADD                                0x40004400
  #define USART6_u32BASE_ADD                                0x40011400
  typedef struct
  {
    volatile u32 SR;
    volatile u32 DR;
    volatile u32 BRR;
    volatile u32 CR1;
    volatile u32 CR2;
    volatile u32 CR3;
    volatile u32 GTPR;
  }USART_tstrRegisters;
  /* ************************************************************************************ */
  
  /* /////////////////////////////////// SCB //////////////////////////////////////////// */
  #define SCB_u32BASE_ADD                                     ((u32)(0xE000ED00))
  typedef struct
  {
    volatile u32 CPUID;
    volatile u32 ICSR;
    volatile u32 VTOR;
    volatile u32 AIRCR;
    volatile u32 SCR;
    volatile u32 CCR;
    volatile u8  SHP[12];
    volatile u32 SHCSR;
    volatile u32 CFSR;
    volatile u32 HFSR;
    volatile u32 Reserved;
    volatile u32 MMAR;
    volatile u32 BFAR;
    volatile u32 AFSR;
  }SCB_strRegisters_t;
  #define SCB_pstrRegisters                                    ((SCB_strRegisters_t*)(SCB_u32BASE_ADD))
  /* //////////////////////////////////////////////////////////////////////////////////// */

#endif
